--R32_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

R32_sload_path[7]_lut_out = R32_sload_path[7] $ R32L51;
R32_sload_path[7] = DFFE(R32_sload_path[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , !R32L81);

--R32_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

R32_cout = CARRY(!R32L51 # !R32_sload_path[7]);


--R32_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

R32_sload_path[6]_lut_out = R32_sload_path[6] $ !R32L31;
R32_sload_path[6] = DFFE(R32_sload_path[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , !R32L81);

--R32L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

R32L51 = CARRY(R32_sload_path[6] & !R32L31);


--R32_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

R32_sload_path[5]_lut_out = R32_sload_path[5] $ R32L11;
R32_sload_path[5] = DFFE(R32_sload_path[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , !R32L81);

--R32L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

R32L31 = CARRY(!R32L11 # !R32_sload_path[5]);


--R32_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

R32_sload_path[4]_lut_out = R32_sload_path[4] $ !R32L9;
R32_sload_path[4] = DFFE(R32_sload_path[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , !R32L81);

--R32L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

R32L11 = CARRY(R32_sload_path[4] & !R32L9);


--R32_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

R32_sload_path[3]_lut_out = R32_sload_path[3] $ R32L7;
R32_sload_path[3] = DFFE(R32_sload_path[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , !R32L81);

--R32L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

R32L9 = CARRY(!R32L7 # !R32_sload_path[3]);


--R32_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

R32_sload_path[2]_lut_out = R32_sload_path[2] $ !R32L5;
R32_sload_path[2] = DFFE(R32_sload_path[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , !R32L81);

--R32L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

R32L7 = CARRY(R32_sload_path[2] & !R32L5);


--R32_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

R32_sload_path[1]_lut_out = R32_sload_path[1] $ R32L3;
R32_sload_path[1] = DFFE(R32_sload_path[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , !R32L81);

--R32L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

R32L5 = CARRY(!R32L3 # !R32_sload_path[1]);


--R32_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R32_sload_path[0]_lut_out = !R32_sload_path[0];
R32_sload_path[0] = DFFE(R32_sload_path[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , !R32L81);

--R32L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R32L3 = CARRY(R32_sload_path[0]);


--R42_sload_path[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is normal

R42_sload_path[14]_lut_out = R42_sload_path[14] $ !R42L92;
R42_sload_path[14]_reg_input = !XB91_aeb_out & R42_sload_path[14]_lut_out;
R42_sload_path[14] = DFFE(R42_sload_path[14]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );


--R42_sload_path[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

R42_sload_path[13]_lut_out = R42_sload_path[13] $ R42L72;
R42_sload_path[13]_reg_input = !XB91_aeb_out & R42_sload_path[13]_lut_out;
R42_sload_path[13] = DFFE(R42_sload_path[13]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

R42L92 = CARRY(!R42L72 # !R42_sload_path[13]);


--R42_sload_path[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

R42_sload_path[12]_lut_out = R42_sload_path[12] $ !R42L52;
R42_sload_path[12]_reg_input = !XB91_aeb_out & R42_sload_path[12]_lut_out;
R42_sload_path[12] = DFFE(R42_sload_path[12]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

R42L72 = CARRY(R42_sload_path[12] & !R42L52);


--R42_sload_path[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

R42_sload_path[11]_lut_out = R42_sload_path[11] $ R42L32;
R42_sload_path[11]_reg_input = !XB91_aeb_out & R42_sload_path[11]_lut_out;
R42_sload_path[11] = DFFE(R42_sload_path[11]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

R42L52 = CARRY(!R42L32 # !R42_sload_path[11]);


--R42_sload_path[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

R42_sload_path[10]_lut_out = R42_sload_path[10] $ !R42L12;
R42_sload_path[10]_reg_input = !XB91_aeb_out & R42_sload_path[10]_lut_out;
R42_sload_path[10] = DFFE(R42_sload_path[10]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

R42L32 = CARRY(R42_sload_path[10] & !R42L12);


--R42_sload_path[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

R42_sload_path[9]_lut_out = R42_sload_path[9] $ R42L91;
R42_sload_path[9]_reg_input = !XB91_aeb_out & R42_sload_path[9]_lut_out;
R42_sload_path[9] = DFFE(R42_sload_path[9]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

R42L12 = CARRY(!R42L91 # !R42_sload_path[9]);


--R42_sload_path[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

R42_sload_path[8]_lut_out = R42_sload_path[8] $ !R42L71;
R42_sload_path[8]_reg_input = !XB91_aeb_out & R42_sload_path[8]_lut_out;
R42_sload_path[8] = DFFE(R42_sload_path[8]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R42L91 = CARRY(R42_sload_path[8] & !R42L71);


--R42_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

R42_sload_path[7]_lut_out = R42_sload_path[7] $ R42L51;
R42_sload_path[7]_reg_input = !XB91_aeb_out & R42_sload_path[7]_lut_out;
R42_sload_path[7] = DFFE(R42_sload_path[7]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R42L71 = CARRY(!R42L51 # !R42_sload_path[7]);


--R42_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

R42_sload_path[6]_lut_out = R42_sload_path[6] $ !R42L31;
R42_sload_path[6]_reg_input = !XB91_aeb_out & R42_sload_path[6]_lut_out;
R42_sload_path[6] = DFFE(R42_sload_path[6]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R42L51 = CARRY(R42_sload_path[6] & !R42L31);


--R42_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

R42_sload_path[5]_lut_out = R42_sload_path[5] $ R42L11;
R42_sload_path[5]_reg_input = !XB91_aeb_out & R42_sload_path[5]_lut_out;
R42_sload_path[5] = DFFE(R42_sload_path[5]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R42L31 = CARRY(!R42L11 # !R42_sload_path[5]);


--R42_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

R42_sload_path[4]_lut_out = R42_sload_path[4] $ !R42L9;
R42_sload_path[4]_reg_input = !XB91_aeb_out & R42_sload_path[4]_lut_out;
R42_sload_path[4] = DFFE(R42_sload_path[4]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R42L11 = CARRY(R42_sload_path[4] & !R42L9);


--R42_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R42_sload_path[3]_lut_out = R42_sload_path[3] $ R42L7;
R42_sload_path[3]_reg_input = !XB91_aeb_out & R42_sload_path[3]_lut_out;
R42_sload_path[3] = DFFE(R42_sload_path[3]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R42L9 = CARRY(!R42L7 # !R42_sload_path[3]);


--R42_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R42_sload_path[2]_lut_out = R42_sload_path[2] $ !R42L5;
R42_sload_path[2]_reg_input = !XB91_aeb_out & R42_sload_path[2]_lut_out;
R42_sload_path[2] = DFFE(R42_sload_path[2]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R42L7 = CARRY(R42_sload_path[2] & !R42L5);


--R42_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R42_sload_path[1]_lut_out = R42_sload_path[1] $ R42L3;
R42_sload_path[1]_reg_input = !XB91_aeb_out & R42_sload_path[1]_lut_out;
R42_sload_path[1] = DFFE(R42_sload_path[1]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R42L5 = CARRY(!R42L3 # !R42_sload_path[1]);


--R42_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R42_sload_path[0]_lut_out = !R42_sload_path[0];
R42_sload_path[0]_reg_input = !XB91_aeb_out & R42_sload_path[0]_lut_out;
R42_sload_path[0] = DFFE(R42_sload_path[0]_reg_input, GLOBAL(UE1_outclock0), !T1L25, , );

--R42L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R42L3 = CARRY(R42_sload_path[0]);


--R5_sload_path[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

R5_sload_path[15]_lut_out = R5_sload_path[15] $ R5L13;
R5_sload_path[15] = DFFE(R5_sload_path[15]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

R5_cout = CARRY(!R5L13 # !R5_sload_path[15]);


--R5_sload_path[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

R5_sload_path[14]_lut_out = R5_sload_path[14] $ !R5L92;
R5_sload_path[14] = DFFE(R5_sload_path[14]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

R5L13 = CARRY(R5_sload_path[14] & !R5L92);


--R5_sload_path[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

R5_sload_path[13]_lut_out = R5_sload_path[13] $ R5L72;
R5_sload_path[13] = DFFE(R5_sload_path[13]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

R5L92 = CARRY(!R5L72 # !R5_sload_path[13]);


--R5_sload_path[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

R5_sload_path[12]_lut_out = R5_sload_path[12] $ !R5L52;
R5_sload_path[12] = DFFE(R5_sload_path[12]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

R5L72 = CARRY(R5_sload_path[12] & !R5L52);


--R5_sload_path[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

R5_sload_path[11]_lut_out = R5_sload_path[11] $ R5L32;
R5_sload_path[11] = DFFE(R5_sload_path[11]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

R5L52 = CARRY(!R5L32 # !R5_sload_path[11]);


--R5_sload_path[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

R5_sload_path[10]_lut_out = R5_sload_path[10] $ !R5L12;
R5_sload_path[10] = DFFE(R5_sload_path[10]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

R5L32 = CARRY(R5_sload_path[10] & !R5L12);


--R5_sload_path[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

R5_sload_path[9]_lut_out = R5_sload_path[9] $ R5L91;
R5_sload_path[9] = DFFE(R5_sload_path[9]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

R5L12 = CARRY(!R5L91 # !R5_sload_path[9]);


--R5_sload_path[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

R5_sload_path[8]_lut_out = R5_sload_path[8] $ !R5L71;
R5_sload_path[8] = DFFE(R5_sload_path[8]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

R5L91 = CARRY(R5_sload_path[8] & !R5L71);


--R5_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

R5_sload_path[7]_lut_out = R5_sload_path[7] $ R5L51;
R5_sload_path[7] = DFFE(R5_sload_path[7]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

R5L71 = CARRY(!R5L51 # !R5_sload_path[7]);


--R5_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

R5_sload_path[6]_lut_out = R5_sload_path[6] $ !R5L31;
R5_sload_path[6] = DFFE(R5_sload_path[6]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

R5L51 = CARRY(R5_sload_path[6] & !R5L31);


--R5_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

R5_sload_path[5]_lut_out = R5_sload_path[5] $ R5L11;
R5_sload_path[5] = DFFE(R5_sload_path[5]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

R5L31 = CARRY(!R5L11 # !R5_sload_path[5]);


--R5_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

R5_sload_path[4]_lut_out = R5_sload_path[4] $ !R5L9;
R5_sload_path[4] = DFFE(R5_sload_path[4]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

R5L11 = CARRY(R5_sload_path[4] & !R5L9);


--R5_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

R5_sload_path[3]_lut_out = R5_sload_path[3] $ R5L7;
R5_sload_path[3] = DFFE(R5_sload_path[3]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

R5L9 = CARRY(!R5L7 # !R5_sload_path[3]);


--R5_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

R5_sload_path[2]_lut_out = R5_sload_path[2] $ !R5L5;
R5_sload_path[2] = DFFE(R5_sload_path[2]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

R5L7 = CARRY(R5_sload_path[2] & !R5L5);


--R5_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

R5_sload_path[1]_lut_out = R5_sload_path[1] $ R5L3;
R5_sload_path[1] = DFFE(R5_sload_path[1]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

R5L5 = CARRY(!R5L3 # !R5_sload_path[1]);


--R5_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R5_sload_path[0]_lut_out = !R5_sload_path[0];
R5_sload_path[0] = DFFE(R5_sload_path[0]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst39);

--R5L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R5L3 = CARRY(R5_sload_path[0]);


--R7_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R7_sload_path[0]_lut_out = !R7_sload_path[0];
R7_sload_path[0] = DFFE(R7_sload_path[0]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

R7_the_carries[1] = CARRY(U1L3 $ !R7_sload_path[0]);


--R7_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

R7_pre_out[1]_lut_out = R7_pre_out[1] $ R7_the_carries[1];
R7_pre_out[1] = DFFE(R7_pre_out[1]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

R7_the_carries[2] = CARRY(R7_pre_out[1] $ U1L3 # !R7_the_carries[1]);


--R7_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

R7_pre_out[2]_lut_out = R7_pre_out[2] $ !R7_the_carries[2];
R7_pre_out[2] = DFFE(R7_pre_out[2]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

R7_the_carries[3] = CARRY(!R7_the_carries[2] & (R7_pre_out[2] $ !U1L3));


--R7_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

R7_pre_out[3]_lut_out = R7_pre_out[3] $ R7_the_carries[3];
R7_pre_out[3] = DFFE(R7_pre_out[3]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

R7_the_carries[4] = CARRY(R7_pre_out[3] $ U1L3 # !R7_the_carries[3]);


--R7_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

R7_pre_out[4]_lut_out = R7_pre_out[4] $ !R7_the_carries[4];
R7_pre_out[4] = DFFE(R7_pre_out[4]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

R7_the_carries[5] = CARRY(!R7_the_carries[4] & (R7_pre_out[4] $ !U1L3));


--R7_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

R7_pre_out[5]_lut_out = R7_pre_out[5] $ R7_the_carries[5];
R7_pre_out[5] = DFFE(R7_pre_out[5]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

R7_the_carries[6] = CARRY(R7_pre_out[5] $ U1L3 # !R7_the_carries[5]);


--R7_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

R7_pre_out[6]_lut_out = R7_pre_out[6] $ !R7_the_carries[6];
R7_pre_out[6] = DFFE(R7_pre_out[6]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

R7_the_carries[7] = CARRY(!R7_the_carries[6] & (R7_pre_out[6] $ !U1L3));


--R7_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is arithmetic

R7_pre_out[7]_lut_out = R7_pre_out[7] $ R7_the_carries[7];
R7_pre_out[7] = DFFE(R7_pre_out[7]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is arithmetic

R7_the_carries[8] = CARRY(R7_pre_out[7] $ U1L3 # !R7_the_carries[7]);


--R7_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is arithmetic

R7_pre_out[8]_lut_out = R7_pre_out[8] $ !R7_the_carries[8];
R7_pre_out[8] = DFFE(R7_pre_out[8]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is arithmetic

R7_the_carries[9] = CARRY(!R7_the_carries[8] & (R7_pre_out[8] $ !U1L3));


--R7_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is arithmetic

R7_pre_out[9]_lut_out = R7_pre_out[9] $ R7_the_carries[9];
R7_pre_out[9] = DFFE(R7_pre_out[9]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is arithmetic

R7_the_carries[10] = CARRY(R7_pre_out[9] $ U1L3 # !R7_the_carries[9]);


--R7_pre_out[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10]
--operation mode is arithmetic

R7_pre_out[10]_lut_out = R7_pre_out[10] $ !R7_the_carries[10];
R7_pre_out[10] = DFFE(R7_pre_out[10]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11]
--operation mode is arithmetic

R7_the_carries[11] = CARRY(!R7_the_carries[10] & (R7_pre_out[10] $ !U1L3));


--R7_pre_out[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11]
--operation mode is arithmetic

R7_pre_out[11]_lut_out = R7_pre_out[11] $ R7_the_carries[11];
R7_pre_out[11] = DFFE(R7_pre_out[11]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12]
--operation mode is arithmetic

R7_the_carries[12] = CARRY(R7_pre_out[11] $ U1L3 # !R7_the_carries[11]);


--R7_pre_out[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12]
--operation mode is arithmetic

R7_pre_out[12]_lut_out = R7_pre_out[12] $ !R7_the_carries[12];
R7_pre_out[12] = DFFE(R7_pre_out[12]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13]
--operation mode is arithmetic

R7_the_carries[13] = CARRY(!R7_the_carries[12] & (R7_pre_out[12] $ !U1L3));


--R7_pre_out[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13]
--operation mode is arithmetic

R7_pre_out[13]_lut_out = R7_pre_out[13] $ R7_the_carries[13];
R7_pre_out[13] = DFFE(R7_pre_out[13]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14]
--operation mode is arithmetic

R7_the_carries[14] = CARRY(R7_pre_out[13] $ U1L3 # !R7_the_carries[13]);


--R7_pre_out[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14]
--operation mode is arithmetic

R7_pre_out[14]_lut_out = R7_pre_out[14] $ !R7_the_carries[14];
R7_pre_out[14] = DFFE(R7_pre_out[14]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);

--R7_the_carries[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15]
--operation mode is arithmetic

R7_the_carries[15] = CARRY(!R7_the_carries[14] & (R7_pre_out[14] $ !U1L3));


--R7_pre_out[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15]
--operation mode is normal

R7_pre_out[15]_lut_out = R7_pre_out[15] $ R7_the_carries[15];
R7_pre_out[15] = DFFE(R7_pre_out[15]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst22);


--R8_q[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15]
--operation mode is normal

R8_q[15]_lut_out = R8_q[15] $ R8L13;
R8_q[15]_sload_eqn = (DB1_CRC_ERR & U1_inst40[15]) # (!DB1_CRC_ERR & R8_q[15]_lut_out);
R8_q[15] = DFFE(R8_q[15]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);


--R8_q[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14]
--operation mode is counter

R8_q[14]_lut_out = R8_q[14] $ !R8L92;
R8_q[14]_sload_eqn = (DB1_CRC_ERR & U1_inst40[14]) # (!DB1_CRC_ERR & R8_q[14]_lut_out);
R8_q[14] = DFFE(R8_q[14]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

R8L13 = CARRY(R8_q[14] & !R8L92);


--R8_q[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13]
--operation mode is counter

R8_q[13]_lut_out = R8_q[13] $ R8L72;
R8_q[13]_sload_eqn = (DB1_CRC_ERR & U1_inst40[13]) # (!DB1_CRC_ERR & R8_q[13]_lut_out);
R8_q[13] = DFFE(R8_q[13]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

R8L92 = CARRY(!R8L72 # !R8_q[13]);


--R8_q[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12]
--operation mode is counter

R8_q[12]_lut_out = R8_q[12] $ !R8L52;
R8_q[12]_sload_eqn = (DB1_CRC_ERR & U1_inst40[12]) # (!DB1_CRC_ERR & R8_q[12]_lut_out);
R8_q[12] = DFFE(R8_q[12]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

R8L72 = CARRY(R8_q[12] & !R8L52);


--R8_q[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11]
--operation mode is counter

R8_q[11]_lut_out = R8_q[11] $ R8L32;
R8_q[11]_sload_eqn = (DB1_CRC_ERR & U1_inst40[11]) # (!DB1_CRC_ERR & R8_q[11]_lut_out);
R8_q[11] = DFFE(R8_q[11]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

R8L52 = CARRY(!R8L32 # !R8_q[11]);


--R8_q[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10]
--operation mode is counter

R8_q[10]_lut_out = R8_q[10] $ !R8L12;
R8_q[10]_sload_eqn = (DB1_CRC_ERR & U1_inst40[10]) # (!DB1_CRC_ERR & R8_q[10]_lut_out);
R8_q[10] = DFFE(R8_q[10]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

R8L32 = CARRY(R8_q[10] & !R8L12);


--R8_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9]
--operation mode is counter

R8_q[9]_lut_out = R8_q[9] $ R8L91;
R8_q[9]_sload_eqn = (DB1_CRC_ERR & U1_inst40[9]) # (!DB1_CRC_ERR & R8_q[9]_lut_out);
R8_q[9] = DFFE(R8_q[9]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

R8L12 = CARRY(!R8L91 # !R8_q[9]);


--R8_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

R8_q[8]_lut_out = R8_q[8] $ !R8L71;
R8_q[8]_sload_eqn = (DB1_CRC_ERR & U1_inst40[8]) # (!DB1_CRC_ERR & R8_q[8]_lut_out);
R8_q[8] = DFFE(R8_q[8]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R8L91 = CARRY(R8_q[8] & !R8L71);


--R8_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

R8_q[7]_lut_out = R8_q[7] $ R8L51;
R8_q[7]_sload_eqn = (DB1_CRC_ERR & U1_inst40[7]) # (!DB1_CRC_ERR & R8_q[7]_lut_out);
R8_q[7] = DFFE(R8_q[7]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R8L71 = CARRY(!R8L51 # !R8_q[7]);


--R8_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

R8_q[6]_lut_out = R8_q[6] $ !R8L31;
R8_q[6]_sload_eqn = (DB1_CRC_ERR & U1_inst40[6]) # (!DB1_CRC_ERR & R8_q[6]_lut_out);
R8_q[6] = DFFE(R8_q[6]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R8L51 = CARRY(R8_q[6] & !R8L31);


--R8_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

R8_q[5]_lut_out = R8_q[5] $ R8L11;
R8_q[5]_sload_eqn = (DB1_CRC_ERR & U1_inst40[5]) # (!DB1_CRC_ERR & R8_q[5]_lut_out);
R8_q[5] = DFFE(R8_q[5]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R8L31 = CARRY(!R8L11 # !R8_q[5]);


--R8_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

R8_q[4]_lut_out = R8_q[4] $ !R8L9;
R8_q[4]_sload_eqn = (DB1_CRC_ERR & U1_inst40[4]) # (!DB1_CRC_ERR & R8_q[4]_lut_out);
R8_q[4] = DFFE(R8_q[4]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R8L11 = CARRY(R8_q[4] & !R8L9);


--R8_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

R8_q[3]_lut_out = R8_q[3] $ R8L7;
R8_q[3]_sload_eqn = (DB1_CRC_ERR & U1_inst40[3]) # (!DB1_CRC_ERR & R8_q[3]_lut_out);
R8_q[3] = DFFE(R8_q[3]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R8L9 = CARRY(!R8L7 # !R8_q[3]);


--R8_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

R8_q[2]_lut_out = R8_q[2] $ !R8L5;
R8_q[2]_sload_eqn = (DB1_CRC_ERR & U1_inst40[2]) # (!DB1_CRC_ERR & R8_q[2]_lut_out);
R8_q[2] = DFFE(R8_q[2]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R8L7 = CARRY(R8_q[2] & !R8L5);


--R8_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

R8_q[1]_lut_out = R8_q[1] $ R8L3;
R8_q[1]_sload_eqn = (DB1_CRC_ERR & U1_inst40[1]) # (!DB1_CRC_ERR & R8_q[1]_lut_out);
R8_q[1] = DFFE(R8_q[1]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R8L5 = CARRY(!R8L3 # !R8_q[1]);


--R8_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R8_q[0]_lut_out = !R8_q[0];
R8_q[0]_sload_eqn = (DB1_CRC_ERR & U1_inst40[0]) # (!DB1_CRC_ERR & R8_q[0]_lut_out);
R8_q[0] = DFFE(R8_q[0]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , U1_inst5);

--R8L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R8L3 = CARRY(R8_q[0]);


--R21_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is normal

R21_sload_path[5]_lut_out = R21_sload_path[5] $ (LC1_valid_wreq & R21L11);
R21_sload_path[5] = DFFE(R21_sload_path[5]_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );


--R21_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

R21_sload_path[4]_lut_out = R21_sload_path[4] $ (LC1_valid_wreq & !R21L9);
R21_sload_path[4] = DFFE(R21_sload_path[4]_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R21L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

R21L11 = CARRY(R21_sload_path[4] & !R21L9);


--R21_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

R21_sload_path[3]_lut_out = R21_sload_path[3] $ (LC1_valid_wreq & R21L7);
R21_sload_path[3] = DFFE(R21_sload_path[3]_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R21L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

R21L9 = CARRY(!R21L7 # !R21_sload_path[3]);


--R21_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

R21_sload_path[2]_lut_out = R21_sload_path[2] $ (LC1_valid_wreq & !R21L5);
R21_sload_path[2] = DFFE(R21_sload_path[2]_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R21L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

R21L7 = CARRY(R21_sload_path[2] & !R21L5);


--R21_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

R21_sload_path[1]_lut_out = R21_sload_path[1] $ (LC1_valid_wreq & R21L3);
R21_sload_path[1] = DFFE(R21_sload_path[1]_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R21L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

R21L5 = CARRY(!R21L3 # !R21_sload_path[1]);


--R21_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R21_sload_path[0]_lut_out = LC1_valid_wreq $ R21_sload_path[0];
R21_sload_path[0] = DFFE(R21_sload_path[0]_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R21L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R21L3 = CARRY(R21_sload_path[0]);


--R11_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

R11_sload_path[4]_lut_out = R11_sload_path[4] $ (LC1L1 & !R11L9);
R11_sload_path[4] = DFFE(R11_sload_path[4]_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );


--R11_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

R11_sload_path[3]_lut_out = R11_sload_path[3] $ (LC1L1 & R11L7);
R11_sload_path[3] = DFFE(R11_sload_path[3]_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R11L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

R11L9 = CARRY(!R11L7 # !R11_sload_path[3]);


--R11_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

R11_sload_path[2]_lut_out = R11_sload_path[2] $ (LC1L1 & !R11L5);
R11_sload_path[2] = DFFE(R11_sload_path[2]_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R11L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

R11L7 = CARRY(R11_sload_path[2] & !R11L5);


--R11_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

R11_sload_path[1]_lut_out = R11_sload_path[1] $ (LC1L1 & R11L3);
R11_sload_path[1] = DFFE(R11_sload_path[1]_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R11L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

R11L5 = CARRY(!R11L3 # !R11_sload_path[1]);


--R11_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R11_sload_path[0]_lut_out = LC1L1 $ R11_sload_path[0];
R11_sload_path[0] = DFFE(R11_sload_path[0]_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R11L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R11L3 = CARRY(R11_sload_path[0]);


--R01_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R01_sload_path[0]_lut_out = !R01_sload_path[0];
R01_sload_path[0]_sload_eqn = (MC1L1 & R01_sload_path[0]) # (!MC1L1 & R01_sload_path[0]_lut_out);
R01_sload_path[0] = DFFE(R01_sload_path[0]_sload_eqn, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R01_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

R01_the_carries[1] = CARRY(LC1_valid_wreq $ !R01_sload_path[0]);


--R01_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

R01_pre_out[1]_lut_out = R01_pre_out[1] $ R01_the_carries[1];
R01_pre_out[1]_sload_eqn = (MC1L1 & R01_pre_out[1]) # (!MC1L1 & R01_pre_out[1]_lut_out);
R01_pre_out[1] = DFFE(R01_pre_out[1]_sload_eqn, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R01_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

R01_the_carries[2] = CARRY(R01_pre_out[1] $ LC1_valid_wreq # !R01_the_carries[1]);


--R01_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

R01_pre_out[2]_lut_out = R01_pre_out[2] $ !R01_the_carries[2];
R01_pre_out[2]_sload_eqn = (MC1L1 & R01_pre_out[2]) # (!MC1L1 & R01_pre_out[2]_lut_out);
R01_pre_out[2] = DFFE(R01_pre_out[2]_sload_eqn, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R01_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

R01_the_carries[3] = CARRY(!R01_the_carries[2] & (R01_pre_out[2] $ !LC1_valid_wreq));


--R01_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

R01_pre_out[3]_lut_out = R01_pre_out[3] $ R01_the_carries[3];
R01_pre_out[3]_sload_eqn = (MC1L1 & R01_pre_out[3]) # (!MC1L1 & R01_pre_out[3]_lut_out);
R01_pre_out[3] = DFFE(R01_pre_out[3]_sload_eqn, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R01_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

R01_the_carries[4] = CARRY(R01_pre_out[3] $ LC1_valid_wreq # !R01_the_carries[3]);


--R01_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

R01_pre_out[4]_lut_out = R01_pre_out[4] $ !R01_the_carries[4];
R01_pre_out[4]_sload_eqn = (MC1L1 & R01_pre_out[4]) # (!MC1L1 & R01_pre_out[4]_lut_out);
R01_pre_out[4] = DFFE(R01_pre_out[4]_sload_eqn, GLOBAL(UE1_outclock0), EC1L41Q, , );

--R01_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

R01_the_carries[5] = CARRY(!R01_the_carries[4] & (R01_pre_out[4] $ !LC1_valid_wreq));


--R01_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is normal

R01_pre_out[5]_lut_out = R01_pre_out[5] $ R01_the_carries[5];
R01_pre_out[5]_sload_eqn = (MC1L1 & R01_pre_out[5]) # (!MC1L1 & R01_pre_out[5]_lut_out);
R01_pre_out[5] = DFFE(R01_pre_out[5]_sload_eqn, GLOBAL(UE1_outclock0), EC1L41Q, , );


--R9_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

R9_q[5]_lut_out = R9_q[5] $ R9L11;
R9_q[5]_sload_eqn = (EC1L02Q & VCC) # (!EC1L02Q & R9_q[5]_lut_out);
R9_q[5] = DFFE(R9_q[5]_sload_eqn, GLOBAL(UE1_outclock0), , , EC1L91Q);

--R9_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

R9_cout = CARRY(R9_q[5] # !R9L11);


--R9_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

R9_q[4]_lut_out = R9_q[4] $ !R9L9;
R9_q[4]_sload_eqn = (EC1L02Q & VCC) # (!EC1L02Q & R9_q[4]_lut_out);
R9_q[4] = DFFE(R9_q[4]_sload_eqn, GLOBAL(UE1_outclock0), , , EC1L91Q);

--R9L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R9L11 = CARRY(!R9_q[4] & !R9L9);


--R9_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

R9_q[3]_lut_out = R9_q[3] $ R9L7;
R9_q[3]_sload_eqn = (EC1L02Q & ~GND) # (!EC1L02Q & R9_q[3]_lut_out);
R9_q[3] = DFFE(R9_q[3]_sload_eqn, GLOBAL(UE1_outclock0), , , EC1L91Q);

--R9L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R9L9 = CARRY(R9_q[3] # !R9L7);


--R9_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

R9_q[2]_lut_out = R9_q[2] $ !R9L5;
R9_q[2]_sload_eqn = (EC1L02Q & ~GND) # (!EC1L02Q & R9_q[2]_lut_out);
R9_q[2] = DFFE(R9_q[2]_sload_eqn, GLOBAL(UE1_outclock0), , , EC1L91Q);

--R9L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R9L7 = CARRY(!R9_q[2] & !R9L5);


--R9_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

R9_q[1]_lut_out = R9_q[1] $ R9L3;
R9_q[1]_sload_eqn = (EC1L02Q & ~GND) # (!EC1L02Q & R9_q[1]_lut_out);
R9_q[1] = DFFE(R9_q[1]_sload_eqn, GLOBAL(UE1_outclock0), , , EC1L91Q);

--R9L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R9L5 = CARRY(R9_q[1] # !R9L3);


--R9_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R9_q[0]_lut_out = !R9_q[0];
R9_q[0]_sload_eqn = (EC1L02Q & ~GND) # (!EC1L02Q & R9_q[0]_lut_out);
R9_q[0] = DFFE(R9_q[0]_sload_eqn, GLOBAL(UE1_outclock0), , , EC1L91Q);

--R9L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R9L3 = CARRY(!R9_q[0]);


--R31_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

R31_q[7]_lut_out = R31_q[7] $ R31L51;
R31_q[7]_sload_eqn = (MB1L1 & ~GND) # (!MB1L1 & R31_q[7]_lut_out);
R31_q[7] = DFFE(R31_q[7]_sload_eqn, GLOBAL(UE1_outclock0), !W1L81Q, , MB1L2);

--R31_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

R31_cout = CARRY(R31_q[7] # !R31L51);


--R31_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

R31_q[6]_lut_out = R31_q[6] $ !R31L31;
R31_q[6]_sload_eqn = (MB1L1 & ~GND) # (!MB1L1 & R31_q[6]_lut_out);
R31_q[6] = DFFE(R31_q[6]_sload_eqn, GLOBAL(UE1_outclock0), !W1L81Q, , MB1L2);

--R31L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R31L51 = CARRY(!R31_q[6] & !R31L31);


--R31_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

R31_q[5]_lut_out = R31_q[5] $ R31L11;
R31_q[5]_sload_eqn = (MB1L1 & ~GND) # (!MB1L1 & R31_q[5]_lut_out);
R31_q[5] = DFFE(R31_q[5]_sload_eqn, GLOBAL(UE1_outclock0), !W1L81Q, , MB1L2);

--R31L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R31L31 = CARRY(R31_q[5] # !R31L11);


--R31_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

R31_q[4]_lut_out = R31_q[4] $ !R31L9;
R31_q[4]_sload_eqn = (MB1L1 & ~GND) # (!MB1L1 & R31_q[4]_lut_out);
R31_q[4] = DFFE(R31_q[4]_sload_eqn, GLOBAL(UE1_outclock0), !W1L81Q, , MB1L2);

--R31L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R31L11 = CARRY(!R31_q[4] & !R31L9);


--R31_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

R31_q[3]_lut_out = R31_q[3] $ R31L7;
R31_q[3]_sload_eqn = (MB1L1 & VCC) # (!MB1L1 & R31_q[3]_lut_out);
R31_q[3] = DFFE(R31_q[3]_sload_eqn, GLOBAL(UE1_outclock0), !W1L81Q, , MB1L2);

--R31L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R31L9 = CARRY(R31_q[3] # !R31L7);


--R31_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

R31_q[2]_lut_out = R31_q[2] $ !R31L5;
R31_q[2]_sload_eqn = (MB1L1 & ~GND) # (!MB1L1 & R31_q[2]_lut_out);
R31_q[2] = DFFE(R31_q[2]_sload_eqn, GLOBAL(UE1_outclock0), !W1L81Q, , MB1L2);

--R31L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R31L7 = CARRY(!R31_q[2] & !R31L5);


--R31_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

R31_q[1]_lut_out = R31_q[1] $ R31L3;
R31_q[1]_sload_eqn = (MB1L1 & VCC) # (!MB1L1 & R31_q[1]_lut_out);
R31_q[1] = DFFE(R31_q[1]_sload_eqn, GLOBAL(UE1_outclock0), !W1L81Q, , MB1L2);

--R31L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R31L5 = CARRY(R31_q[1] # !R31L3);


--R31_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R31_q[0]_lut_out = !R31_q[0];
R31_q[0]_sload_eqn = (MB1L1 & ~GND) # (!MB1L1 & R31_q[0]_lut_out);
R31_q[0] = DFFE(R31_q[0]_sload_eqn, GLOBAL(UE1_outclock0), !W1L81Q, , MB1L2);

--R31L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R31L3 = CARRY(!R31_q[0]);


--R6_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

R6_sload_path[4]_lut_out = R6_sload_path[4] $ !R6L9;
R6_sload_path[4] = DFFE(R6_sload_path[4]_lut_out, GLOBAL(UE1_outclock0), AC1L5Q, , );


--R6_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

R6_sload_path[3]_lut_out = R6_sload_path[3] $ R6L7;
R6_sload_path[3] = DFFE(R6_sload_path[3]_lut_out, GLOBAL(UE1_outclock0), AC1L5Q, , );

--R6L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

R6L9 = CARRY(!R6L7 # !R6_sload_path[3]);


--R6_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

R6_sload_path[2]_lut_out = R6_sload_path[2] $ !R6L5;
R6_sload_path[2] = DFFE(R6_sload_path[2]_lut_out, GLOBAL(UE1_outclock0), AC1L5Q, , );

--R6L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

R6L7 = CARRY(R6_sload_path[2] & !R6L5);


--R6_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

R6_sload_path[1]_lut_out = R6_sload_path[1] $ R6L3;
R6_sload_path[1] = DFFE(R6_sload_path[1]_lut_out, GLOBAL(UE1_outclock0), AC1L5Q, , );

--R6L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

R6L5 = CARRY(!R6L3 # !R6_sload_path[1]);


--R6_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R6_sload_path[0]_lut_out = !R6_sload_path[0];
R6_sload_path[0] = DFFE(R6_sload_path[0]_lut_out, GLOBAL(UE1_outclock0), AC1L5Q, , );

--R6L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R6L3 = CARRY(R6_sload_path[0]);


--R3_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

R3_sload_path[4]_lut_out = R3_sload_path[4] $ !R3L9;
R3_sload_path[4]_reg_input = !XB5_aeb_out & R3_sload_path[4]_lut_out;
R3_sload_path[4] = DFFE(R3_sload_path[4]_reg_input, GLOBAL(UE1_outclock0), NB1L9Q, , );

--R3L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R3L11 = CARRY(R3_sload_path[4] & !R3L9);


--R3_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R3_sload_path[3]_lut_out = R3_sload_path[3] $ R3L7;
R3_sload_path[3]_reg_input = !XB5_aeb_out & R3_sload_path[3]_lut_out;
R3_sload_path[3] = DFFE(R3_sload_path[3]_reg_input, GLOBAL(UE1_outclock0), NB1L9Q, , );

--R3L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R3L9 = CARRY(!R3L7 # !R3_sload_path[3]);


--R3_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R3_sload_path[2]_lut_out = R3_sload_path[2] $ !R3L5;
R3_sload_path[2]_reg_input = !XB5_aeb_out & R3_sload_path[2]_lut_out;
R3_sload_path[2] = DFFE(R3_sload_path[2]_reg_input, GLOBAL(UE1_outclock0), NB1L9Q, , );

--R3L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R3L7 = CARRY(R3_sload_path[2] & !R3L5);


--R3_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R3_sload_path[1]_lut_out = R3_sload_path[1] $ R3L3;
R3_sload_path[1]_reg_input = !XB5_aeb_out & R3_sload_path[1]_lut_out;
R3_sload_path[1] = DFFE(R3_sload_path[1]_reg_input, GLOBAL(UE1_outclock0), NB1L9Q, , );

--R3L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R3L5 = CARRY(!R3L3 # !R3_sload_path[1]);


--R3_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R3_sload_path[0]_lut_out = !R3_sload_path[0];
R3_sload_path[0]_reg_input = !XB5_aeb_out & R3_sload_path[0]_lut_out;
R3_sload_path[0] = DFFE(R3_sload_path[0]_reg_input, GLOBAL(UE1_outclock0), NB1L9Q, , );

--R3L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R3L3 = CARRY(R3_sload_path[0]);


--R3L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

R3L12 = XB5_aeb_out # R3L11;

--R3_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

R3_cout = CARRY(!XB5_aeb_out & !R3L11);


--R4_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

R4_sload_path[3]_lut_out = R4_sload_path[3] $ R4L7;
R4_sload_path[3] = DFFE(R4_sload_path[3]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , R3L31);


--R4_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

R4_sload_path[2]_lut_out = R4_sload_path[2] $ !R4L5;
R4_sload_path[2] = DFFE(R4_sload_path[2]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , R3L31);

--R4L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

R4L7 = CARRY(R4_sload_path[2] & !R4L5);


--R4_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

R4_sload_path[1]_lut_out = R4_sload_path[1] $ R4L3;
R4_sload_path[1] = DFFE(R4_sload_path[1]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , R3L31);

--R4L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

R4L5 = CARRY(!R4L3 # !R4_sload_path[1]);


--R4_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R4_sload_path[0]_lut_out = !R4_sload_path[0];
R4_sload_path[0] = DFFE(R4_sload_path[0]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , R3L31);

--R4L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R4L3 = CARRY(R4_sload_path[0]);


--R81_q[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15]
--operation mode is normal

R81_q[15]_lut_out = R81_q[15] $ R81L13;
R81_q[15] = DFFE(R81_q[15]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);


--R81_q[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14]
--operation mode is arithmetic

R81_q[14]_lut_out = R81_q[14] $ !R81L92;
R81_q[14] = DFFE(R81_q[14]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

R81L13 = CARRY(R81_q[14] & !R81L92);


--R81_q[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13]
--operation mode is arithmetic

R81_q[13]_lut_out = R81_q[13] $ R81L72;
R81_q[13] = DFFE(R81_q[13]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

R81L92 = CARRY(!R81L72 # !R81_q[13]);


--R81_q[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12]
--operation mode is arithmetic

R81_q[12]_lut_out = R81_q[12] $ !R81L52;
R81_q[12] = DFFE(R81_q[12]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

R81L72 = CARRY(R81_q[12] & !R81L52);


--R81_q[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11]
--operation mode is arithmetic

R81_q[11]_lut_out = R81_q[11] $ R81L32;
R81_q[11] = DFFE(R81_q[11]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

R81L52 = CARRY(!R81L32 # !R81_q[11]);


--R81_q[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10]
--operation mode is arithmetic

R81_q[10]_lut_out = R81_q[10] $ !R81L12;
R81_q[10] = DFFE(R81_q[10]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

R81L32 = CARRY(R81_q[10] & !R81L12);


--R81_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9]
--operation mode is arithmetic

R81_q[9]_lut_out = R81_q[9] $ R81L91;
R81_q[9] = DFFE(R81_q[9]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

R81L12 = CARRY(!R81L91 # !R81_q[9]);


--R81_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8]
--operation mode is arithmetic

R81_q[8]_lut_out = R81_q[8] $ !R81L71;
R81_q[8] = DFFE(R81_q[8]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

R81L91 = CARRY(R81_q[8] & !R81L71);


--R81_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is arithmetic

R81_q[7]_lut_out = R81_q[7] $ R81L51;
R81_q[7] = DFFE(R81_q[7]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

R81L71 = CARRY(!R81L51 # !R81_q[7]);


--R81_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is arithmetic

R81_q[6]_lut_out = R81_q[6] $ !R81L31;
R81_q[6] = DFFE(R81_q[6]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

R81L51 = CARRY(R81_q[6] & !R81L31);


--R81_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is arithmetic

R81_q[5]_lut_out = R81_q[5] $ R81L11;
R81_q[5] = DFFE(R81_q[5]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

R81L31 = CARRY(!R81L11 # !R81_q[5]);


--R81_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is arithmetic

R81_q[4]_lut_out = R81_q[4] $ !R81L9;
R81_q[4] = DFFE(R81_q[4]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

R81L11 = CARRY(R81_q[4] & !R81L9);


--R81_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is arithmetic

R81_q[3]_lut_out = R81_q[3] $ R81L7;
R81_q[3] = DFFE(R81_q[3]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

R81L9 = CARRY(!R81L7 # !R81_q[3]);


--R81_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is arithmetic

R81_q[2]_lut_out = R81_q[2] $ !R81L5;
R81_q[2] = DFFE(R81_q[2]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

R81L7 = CARRY(R81_q[2] & !R81L5);


--R81_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is arithmetic

R81_q[1]_lut_out = R81_q[1] $ R81L3;
R81_q[1] = DFFE(R81_q[1]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

R81L5 = CARRY(!R81L3 # !R81_q[1]);


--R81_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R81_q[0]_lut_out = !R81_q[0];
R81_q[0] = DFFE(R81_q[0]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , XC1L55Q);

--R81L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R81L3 = CARRY(R81_q[0]);


--R22_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R22_sload_path[0]_lut_out = !R22_sload_path[0];
R22_sload_path[0] = DFFE(R22_sload_path[0]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

R22_the_carries[1] = CARRY(V1_inst46 $ !R22_sload_path[0]);


--R22_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is arithmetic

R22_pre_out[1]_lut_out = R22_pre_out[1] $ R22_the_carries[1];
R22_pre_out[1] = DFFE(R22_pre_out[1]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is arithmetic

R22_the_carries[2] = CARRY(R22_pre_out[1] $ V1_inst46 # !R22_the_carries[1]);


--R22_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is arithmetic

R22_pre_out[2]_lut_out = R22_pre_out[2] $ !R22_the_carries[2];
R22_pre_out[2] = DFFE(R22_pre_out[2]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is arithmetic

R22_the_carries[3] = CARRY(!R22_the_carries[2] & (R22_pre_out[2] $ !V1_inst46));


--R22_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is arithmetic

R22_pre_out[3]_lut_out = R22_pre_out[3] $ R22_the_carries[3];
R22_pre_out[3] = DFFE(R22_pre_out[3]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is arithmetic

R22_the_carries[4] = CARRY(R22_pre_out[3] $ V1_inst46 # !R22_the_carries[3]);


--R22_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is arithmetic

R22_pre_out[4]_lut_out = R22_pre_out[4] $ !R22_the_carries[4];
R22_pre_out[4] = DFFE(R22_pre_out[4]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is arithmetic

R22_the_carries[5] = CARRY(!R22_the_carries[4] & (R22_pre_out[4] $ !V1_inst46));


--R22_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is arithmetic

R22_pre_out[5]_lut_out = R22_pre_out[5] $ R22_the_carries[5];
R22_pre_out[5] = DFFE(R22_pre_out[5]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is arithmetic

R22_the_carries[6] = CARRY(R22_pre_out[5] $ V1_inst46 # !R22_the_carries[5]);


--R22_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is arithmetic

R22_pre_out[6]_lut_out = R22_pre_out[6] $ !R22_the_carries[6];
R22_pre_out[6] = DFFE(R22_pre_out[6]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is arithmetic

R22_the_carries[7] = CARRY(!R22_the_carries[6] & (R22_pre_out[6] $ !V1_inst46));


--R22_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is arithmetic

R22_pre_out[7]_lut_out = R22_pre_out[7] $ R22_the_carries[7];
R22_pre_out[7] = DFFE(R22_pre_out[7]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is arithmetic

R22_the_carries[8] = CARRY(R22_pre_out[7] $ V1_inst46 # !R22_the_carries[7]);


--R22_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is arithmetic

R22_pre_out[8]_lut_out = R22_pre_out[8] $ !R22_the_carries[8];
R22_pre_out[8] = DFFE(R22_pre_out[8]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is arithmetic

R22_the_carries[9] = CARRY(!R22_the_carries[8] & (R22_pre_out[8] $ !V1_inst46));


--R22_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is arithmetic

R22_pre_out[9]_lut_out = R22_pre_out[9] $ R22_the_carries[9];
R22_pre_out[9] = DFFE(R22_pre_out[9]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is arithmetic

R22_the_carries[10] = CARRY(R22_pre_out[9] $ V1_inst46 # !R22_the_carries[9]);


--R22_pre_out[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10]
--operation mode is arithmetic

R22_pre_out[10]_lut_out = R22_pre_out[10] $ !R22_the_carries[10];
R22_pre_out[10] = DFFE(R22_pre_out[10]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11]
--operation mode is arithmetic

R22_the_carries[11] = CARRY(!R22_the_carries[10] & (R22_pre_out[10] $ !V1_inst46));


--R22_pre_out[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11]
--operation mode is arithmetic

R22_pre_out[11]_lut_out = R22_pre_out[11] $ R22_the_carries[11];
R22_pre_out[11] = DFFE(R22_pre_out[11]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12]
--operation mode is arithmetic

R22_the_carries[12] = CARRY(R22_pre_out[11] $ V1_inst46 # !R22_the_carries[11]);


--R22_pre_out[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12]
--operation mode is arithmetic

R22_pre_out[12]_lut_out = R22_pre_out[12] $ !R22_the_carries[12];
R22_pre_out[12] = DFFE(R22_pre_out[12]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13]
--operation mode is arithmetic

R22_the_carries[13] = CARRY(!R22_the_carries[12] & (R22_pre_out[12] $ !V1_inst46));


--R22_pre_out[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13]
--operation mode is arithmetic

R22_pre_out[13]_lut_out = R22_pre_out[13] $ R22_the_carries[13];
R22_pre_out[13] = DFFE(R22_pre_out[13]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14]
--operation mode is arithmetic

R22_the_carries[14] = CARRY(R22_pre_out[13] $ V1_inst46 # !R22_the_carries[13]);


--R22_pre_out[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14]
--operation mode is arithmetic

R22_pre_out[14]_lut_out = R22_pre_out[14] $ !R22_the_carries[14];
R22_pre_out[14] = DFFE(R22_pre_out[14]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);

--R22_the_carries[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15]
--operation mode is arithmetic

R22_the_carries[15] = CARRY(!R22_the_carries[14] & (R22_pre_out[14] $ !V1_inst46));


--R22_pre_out[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15]
--operation mode is normal

R22_pre_out[15]_lut_out = R22_pre_out[15] $ R22_the_carries[15];
R22_pre_out[15] = DFFE(R22_pre_out[15]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst48);


--R02_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

R02_sload_path[2]_lut_out = R02_sload_path[2] $ !R02L5;
R02_sload_path[2] = DFFE(R02_sload_path[2]_lut_out, GLOBAL(UE1_outclock0), !XC1_STF, , XC1L701Q);

--R02_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

R02_cout = CARRY(R02_sload_path[2] & !R02L5);


--R02_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

R02_sload_path[1]_lut_out = R02_sload_path[1] $ R02L3;
R02_sload_path[1] = DFFE(R02_sload_path[1]_lut_out, GLOBAL(UE1_outclock0), !XC1_STF, , XC1L701Q);

--R02L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

R02L5 = CARRY(!R02L3 # !R02_sload_path[1]);


--R02_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

R02_sload_path[0]_lut_out = !R02_sload_path[0];
R02_sload_path[0] = DFFE(R02_sload_path[0]_lut_out, GLOBAL(UE1_outclock0), !XC1_STF, , XC1L701Q);

--R02L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

R02L3 = CARRY(R02_sload_path[0]);


--R12_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

R12_sload_path[2]_lut_out = R12_sload_path[2] $ R12L6;
R12_sload_path[2] = DFFE(R12_sload_path[2]_lut_out, GLOBAL(UE1_outclock0), !XC1_STF, , XC1L701Q);

--R12_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

R12_cout = CARRY(!R12L6 # !R12_sload_path[2]);


--R12_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

R12_sload_path[1]_lut_out = R12_sload_path[1] $ !R12L4;
R12_sload_path[1] = DFFE(R12_sload_path[1]_lut_out, GLOBAL(UE1_outclock0), !XC1_STF, , XC1L701Q);

--R12L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

R12L6 = CARRY(R12_sload_path[1] & !R12L4);


--R12_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is arithmetic

R12_sload_path[0]_lut_out = R12_sload_path[0] $ R12L3;
R12_sload_path[0] = DFFE(R12_sload_path[0]_lut_out, GLOBAL(UE1_outclock0), !XC1_STF, , XC1L701Q);

--R12L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is arithmetic

R12L4 = CARRY(!R12L3 # !R12_sload_path[0]);


--R71_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R71_q[0]_lut_out = !R71_q[0];
R71_q[0]_sload_eqn = (XC1_STF & EF1_portadataout[2]) # (!XC1_STF & R71_q[0]_lut_out);
R71_q[0] = DFFE(R71_q[0]_sload_eqn, GLOBAL(UE1_outclock0), , , XC1L101Q);

--R71_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

R71_the_carries[1] = CARRY(XC1_PL_INC $ !R71_q[0]);


--R71_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

R71_pre_out[1]_lut_out = R71_pre_out[1] $ R71_the_carries[1];
R71_pre_out[1]_sload_eqn = (XC1_STF & EF1_portadataout[3]) # (!XC1_STF & R71_pre_out[1]_lut_out);
R71_pre_out[1] = DFFE(R71_pre_out[1]_sload_eqn, GLOBAL(UE1_outclock0), , , XC1L101Q);

--R71_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

R71_the_carries[2] = CARRY(R71_pre_out[1] $ XC1_PL_INC # !R71_the_carries[1]);


--R71_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

R71_pre_out[2]_lut_out = R71_pre_out[2] $ !R71_the_carries[2];
R71_pre_out[2]_sload_eqn = (XC1_STF & EF1_portadataout[4]) # (!XC1_STF & R71_pre_out[2]_lut_out);
R71_pre_out[2] = DFFE(R71_pre_out[2]_sload_eqn, GLOBAL(UE1_outclock0), , , XC1L101Q);

--R71_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

R71_the_carries[3] = CARRY(!R71_the_carries[2] & (R71_pre_out[2] $ !XC1_PL_INC));


--R71_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

R71_pre_out[3]_lut_out = R71_pre_out[3] $ R71_the_carries[3];
R71_pre_out[3]_sload_eqn = (XC1_STF & EF1_portadataout[5]) # (!XC1_STF & R71_pre_out[3]_lut_out);
R71_pre_out[3] = DFFE(R71_pre_out[3]_sload_eqn, GLOBAL(UE1_outclock0), , , XC1L101Q);

--R71_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

R71_the_carries[4] = CARRY(R71_pre_out[3] $ XC1_PL_INC # !R71_the_carries[3]);


--R71_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

R71_pre_out[4]_lut_out = R71_pre_out[4] $ !R71_the_carries[4];
R71_pre_out[4]_sload_eqn = (XC1_STF & EF1_portadataout[6]) # (!XC1_STF & R71_pre_out[4]_lut_out);
R71_pre_out[4] = DFFE(R71_pre_out[4]_sload_eqn, GLOBAL(UE1_outclock0), , , XC1L101Q);

--R71_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

R71_the_carries[5] = CARRY(!R71_the_carries[4] & (R71_pre_out[4] $ !XC1_PL_INC));


--R71_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is counter

R71_pre_out[5]_lut_out = R71_pre_out[5] $ R71_the_carries[5];
R71_pre_out[5]_sload_eqn = (XC1_STF & EF1_portadataout[7]) # (!XC1_STF & R71_pre_out[5]_lut_out);
R71_pre_out[5] = DFFE(R71_pre_out[5]_sload_eqn, GLOBAL(UE1_outclock0), , , XC1L101Q);

--R71_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is counter

R71_the_carries[6] = CARRY(R71_pre_out[5] $ XC1_PL_INC # !R71_the_carries[5]);


--R71_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is counter

R71_pre_out[6]_lut_out = R71_pre_out[6] $ !R71_the_carries[6];
R71_pre_out[6]_sload_eqn = (XC1_STF & EF1_portadataout[8]) # (!XC1_STF & R71_pre_out[6]_lut_out);
R71_pre_out[6] = DFFE(R71_pre_out[6]_sload_eqn, GLOBAL(UE1_outclock0), , , XC1L101Q);

--R71_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is counter

R71_the_carries[7] = CARRY(!R71_the_carries[6] & (R71_pre_out[6] $ !XC1_PL_INC));


--R71_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is counter

R71_pre_out[7]_lut_out = R71_pre_out[7] $ R71_the_carries[7];
R71_pre_out[7]_sload_eqn = (XC1_STF & EF1_portadataout[9]) # (!XC1_STF & R71_pre_out[7]_lut_out);
R71_pre_out[7] = DFFE(R71_pre_out[7]_sload_eqn, GLOBAL(UE1_outclock0), , , XC1L101Q);

--R71_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8]
--operation mode is counter

R71_the_carries[8] = CARRY(R71_pre_out[7] $ XC1_PL_INC # !R71_the_carries[7]);


--R71_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8]
--operation mode is counter

R71_pre_out[8]_lut_out = R71_pre_out[8] $ !R71_the_carries[8];
R71_pre_out[8]_sload_eqn = (XC1_STF & EF1_portadataout[10]) # (!XC1_STF & R71_pre_out[8]_lut_out);
R71_pre_out[8] = DFFE(R71_pre_out[8]_sload_eqn, GLOBAL(UE1_outclock0), , , XC1L101Q);

--R71_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9]
--operation mode is counter

R71_the_carries[9] = CARRY(!R71_the_carries[8] & (R71_pre_out[8] $ !XC1_PL_INC));


--R71_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9]
--operation mode is counter

R71_pre_out[9]_lut_out = R71_pre_out[9] $ R71_the_carries[9];
R71_pre_out[9]_sload_eqn = (XC1_STF & EF1_portadataout[11]) # (!XC1_STF & R71_pre_out[9]_lut_out);
R71_pre_out[9] = DFFE(R71_pre_out[9]_sload_eqn, GLOBAL(UE1_outclock0), , , XC1L101Q);

--R71_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]
--operation mode is counter

R71_the_carries[10] = CARRY(R71_pre_out[9] $ XC1_PL_INC # !R71_the_carries[9]);


--R41_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R41_q[0]_lut_out = !R41_q[0];
R41_q[0]_sload_eqn = (T1_CLR_BUF & VCC) # (!T1_CLR_BUF & R41_q[0]_lut_out);
R41_q[0] = DFFE(R41_q[0]_sload_eqn, GLOBAL(UE1_outclock0), , , RC1L2);

--R41_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1]
--operation mode is qfbk_counter

R41_the_carries[1] = CARRY(RC1L41 $ !R41_q[0]);


--R41_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1]
--operation mode is counter

R41_pre_out[1]_lut_out = R41_pre_out[1] $ R41_the_carries[1];
R41_pre_out[1]_sload_eqn = (T1_CLR_BUF & VCC) # (!T1_CLR_BUF & R41_pre_out[1]_lut_out);
R41_pre_out[1] = DFFE(R41_pre_out[1]_sload_eqn, GLOBAL(UE1_outclock0), , , RC1L2);

--R41_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2]
--operation mode is counter

R41_the_carries[2] = CARRY(R41_pre_out[1] $ RC1L41 # !R41_the_carries[1]);


--R41_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2]
--operation mode is counter

R41_pre_out[2]_lut_out = R41_pre_out[2] $ !R41_the_carries[2];
R41_pre_out[2]_sload_eqn = (T1_CLR_BUF & VCC) # (!T1_CLR_BUF & R41_pre_out[2]_lut_out);
R41_pre_out[2] = DFFE(R41_pre_out[2]_sload_eqn, GLOBAL(UE1_outclock0), , , RC1L2);

--R41_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3]
--operation mode is counter

R41_the_carries[3] = CARRY(!R41_the_carries[2] & (R41_pre_out[2] $ !RC1L41));


--R41_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3]
--operation mode is counter

R41_pre_out[3]_lut_out = R41_pre_out[3] $ R41_the_carries[3];
R41_pre_out[3]_sload_eqn = (T1_CLR_BUF & VCC) # (!T1_CLR_BUF & R41_pre_out[3]_lut_out);
R41_pre_out[3] = DFFE(R41_pre_out[3]_sload_eqn, GLOBAL(UE1_outclock0), , , RC1L2);

--R41_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4]
--operation mode is counter

R41_the_carries[4] = CARRY(R41_pre_out[3] $ RC1L41 # !R41_the_carries[3]);


--R41_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4]
--operation mode is counter

R41_pre_out[4]_lut_out = R41_pre_out[4] $ !R41_the_carries[4];
R41_pre_out[4]_sload_eqn = (T1_CLR_BUF & VCC) # (!T1_CLR_BUF & R41_pre_out[4]_lut_out);
R41_pre_out[4] = DFFE(R41_pre_out[4]_sload_eqn, GLOBAL(UE1_outclock0), , , RC1L2);

--R41_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5]
--operation mode is counter

R41_the_carries[5] = CARRY(!R41_the_carries[4] & (R41_pre_out[4] $ !RC1L41));


--R41_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5]
--operation mode is counter

R41_pre_out[5]_lut_out = R41_pre_out[5] $ R41_the_carries[5];
R41_pre_out[5]_sload_eqn = (T1_CLR_BUF & VCC) # (!T1_CLR_BUF & R41_pre_out[5]_lut_out);
R41_pre_out[5] = DFFE(R41_pre_out[5]_sload_eqn, GLOBAL(UE1_outclock0), , , RC1L2);

--R41_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6]
--operation mode is counter

R41_the_carries[6] = CARRY(R41_pre_out[5] $ RC1L41 # !R41_the_carries[5]);


--R41_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6]
--operation mode is counter

R41_pre_out[6]_lut_out = R41_pre_out[6] $ !R41_the_carries[6];
R41_pre_out[6]_sload_eqn = (T1_CLR_BUF & VCC) # (!T1_CLR_BUF & R41_pre_out[6]_lut_out);
R41_pre_out[6] = DFFE(R41_pre_out[6]_sload_eqn, GLOBAL(UE1_outclock0), , , RC1L2);

--R41_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7]
--operation mode is counter

R41_the_carries[7] = CARRY(!R41_the_carries[6] & (R41_pre_out[6] $ !RC1L41));


--R41_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7]
--operation mode is normal

R41_pre_out[7]_lut_out = R41_pre_out[7] $ R41_the_carries[7];
R41_pre_out[7]_sload_eqn = (T1_CLR_BUF & VCC) # (!T1_CLR_BUF & R41_pre_out[7]_lut_out);
R41_pre_out[7] = DFFE(R41_pre_out[7]_sload_eqn, GLOBAL(UE1_outclock0), , , RC1L2);


--R91_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

R91_q[7]_lut_out = R91_q[7] $ R91L51;
R91_q[7]_sload_eqn = (ZC1L1 & VCC) # (!ZC1L1 & R91_q[7]_lut_out);
R91_q[7] = DFFE(R91_q[7]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , ZC1L2);

--R91_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is counter

R91_cout = CARRY(R91_q[7] # !R91L51);


--R91_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

R91_q[6]_lut_out = R91_q[6] $ !R91L31;
R91_q[6]_sload_eqn = (ZC1L1 & VCC) # (!ZC1L1 & R91_q[6]_lut_out);
R91_q[6] = DFFE(R91_q[6]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , ZC1L2);

--R91L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R91L51 = CARRY(!R91_q[6] & !R91L31);


--R91_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

R91_q[5]_lut_out = R91_q[5] $ R91L11;
R91_q[5]_sload_eqn = (ZC1L1 & VCC) # (!ZC1L1 & R91_q[5]_lut_out);
R91_q[5] = DFFE(R91_q[5]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , ZC1L2);

--R91L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R91L31 = CARRY(R91_q[5] # !R91L11);


--R91_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

R91_q[4]_lut_out = R91_q[4] $ !R91L9;
R91_q[4]_sload_eqn = (ZC1L1 & VCC) # (!ZC1L1 & R91_q[4]_lut_out);
R91_q[4] = DFFE(R91_q[4]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , ZC1L2);

--R91L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R91L11 = CARRY(!R91_q[4] & !R91L9);


--R91_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

R91_q[3]_lut_out = R91_q[3] $ R91L7;
R91_q[3]_sload_eqn = (ZC1L1 & VCC) # (!ZC1L1 & R91_q[3]_lut_out);
R91_q[3] = DFFE(R91_q[3]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , ZC1L2);

--R91L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R91L9 = CARRY(R91_q[3] # !R91L7);


--R91_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

R91_q[2]_lut_out = R91_q[2] $ !R91L5;
R91_q[2]_sload_eqn = (ZC1L1 & VCC) # (!ZC1L1 & R91_q[2]_lut_out);
R91_q[2] = DFFE(R91_q[2]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , ZC1L2);

--R91L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R91L7 = CARRY(!R91_q[2] & !R91L5);


--R91_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

R91_q[1]_lut_out = R91_q[1] $ R91L3;
R91_q[1]_sload_eqn = (ZC1L1 & VCC) # (!ZC1L1 & R91_q[1]_lut_out);
R91_q[1] = DFFE(R91_q[1]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , ZC1L2);

--R91L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R91L5 = CARRY(R91_q[1] # !R91L3);


--R91_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R91_q[0]_lut_out = !R91_q[0];
R91_q[0]_sload_eqn = (ZC1L1 & VCC) # (!ZC1L1 & R91_q[0]_lut_out);
R91_q[0] = DFFE(R91_q[0]_sload_eqn, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , ZC1L2);

--R91L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R91L3 = CARRY(!R91_q[0]);


--R51_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

R51_sload_path[4]_lut_out = R51_sload_path[4] $ !R51L9;
R51_sload_path[4]_reg_input = !R51_pre_sclr & R51_sload_path[4]_lut_out;
R51_sload_path[4] = DFFE(R51_sload_path[4]_reg_input, GLOBAL(UE1_outclock0), , , !GD1L4Q);

--R51L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R51L11 = CARRY(R51_sload_path[4] & !R51L9);


--R51_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R51_sload_path[3]_lut_out = R51_sload_path[3] $ R51L7;
R51_sload_path[3]_reg_input = !R51_pre_sclr & R51_sload_path[3]_lut_out;
R51_sload_path[3] = DFFE(R51_sload_path[3]_reg_input, GLOBAL(UE1_outclock0), , , !GD1L4Q);

--R51L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R51L9 = CARRY(!R51L7 # !R51_sload_path[3]);


--R51_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R51_sload_path[2]_lut_out = R51_sload_path[2] $ !R51L5;
R51_sload_path[2]_reg_input = !R51_pre_sclr & R51_sload_path[2]_lut_out;
R51_sload_path[2] = DFFE(R51_sload_path[2]_reg_input, GLOBAL(UE1_outclock0), , , !GD1L4Q);

--R51L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R51L7 = CARRY(R51_sload_path[2] & !R51L5);


--R51_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R51_sload_path[1]_lut_out = R51_sload_path[1] $ R51L3;
R51_sload_path[1]_reg_input = !R51_pre_sclr & R51_sload_path[1]_lut_out;
R51_sload_path[1] = DFFE(R51_sload_path[1]_reg_input, GLOBAL(UE1_outclock0), , , !GD1L4Q);

--R51L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R51L5 = CARRY(!R51L3 # !R51_sload_path[1]);


--R51_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R51_sload_path[0]_lut_out = !R51_sload_path[0];
R51_sload_path[0]_reg_input = !R51_pre_sclr & R51_sload_path[0]_lut_out;
R51_sload_path[0] = DFFE(R51_sload_path[0]_reg_input, GLOBAL(UE1_outclock0), , , !GD1L4Q);

--R51L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R51L3 = CARRY(R51_sload_path[0]);


--R51L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

R51L22 = XB11_aeb_out # R51L11;

--R51_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

R51_cout = CARRY(!XB11_aeb_out & !R51L11);


--R61_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R61_sload_path[3]_lut_out = R61_sload_path[3] $ R61L7;
R61_sload_path[3]_reg_input = !XB21_aeb_out & R61_sload_path[3]_lut_out;
R61_sload_path[3] = DFFE(R61_sload_path[3]_reg_input, GLOBAL(UE1_outclock0), GD1L7Q, , R51L31);

--R61L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R61L9 = CARRY(!R61L7 # !R61_sload_path[3]);


--R61_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R61_sload_path[2]_lut_out = R61_sload_path[2] $ !R61L5;
R61_sload_path[2]_reg_input = !XB21_aeb_out & R61_sload_path[2]_lut_out;
R61_sload_path[2] = DFFE(R61_sload_path[2]_reg_input, GLOBAL(UE1_outclock0), GD1L7Q, , R51L31);

--R61L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R61L7 = CARRY(R61_sload_path[2] & !R61L5);


--R61_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R61_sload_path[1]_lut_out = R61_sload_path[1] $ R61L3;
R61_sload_path[1]_reg_input = !XB21_aeb_out & R61_sload_path[1]_lut_out;
R61_sload_path[1] = DFFE(R61_sload_path[1]_reg_input, GLOBAL(UE1_outclock0), GD1L7Q, , R51L31);

--R61L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R61L5 = CARRY(!R61L3 # !R61_sload_path[1]);


--R61_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R61_sload_path[0]_lut_out = !R61_sload_path[0];
R61_sload_path[0]_reg_input = !XB21_aeb_out & R61_sload_path[0]_lut_out;
R61_sload_path[0] = DFFE(R61_sload_path[0]_reg_input, GLOBAL(UE1_outclock0), GD1L7Q, , R51L31);

--R61L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R61L3 = CARRY(R61_sload_path[0]);


--R61L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

R61L81 = XB21_aeb_out # !R61L9;

--R61_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

R61_cout = CARRY(XB21_aeb_out # !R61L9);


--CF1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant
--operation mode is normal

CF1_lcell_hgrant = GND;


--CF1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
--operation mode is normal

CF1_lcell_hresp0 = !VE1L43Q;


--CF1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
--operation mode is normal

CF1_lcell_hresp1 = VCC;


--UE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1
UE2_outclock1 = PLL(CLK1p, , );


--UE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0
UE1_outclock0 = PLL(CLK2p, , );

--UE1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1
UE1_outclock1 = PLL(CLK2p, , );


--EB1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~0COMBOUT
--operation mode is arithmetic

EB1L53 = !EB1_ina[0] & EB1_ind[0];

--EB1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~0
--operation mode is arithmetic

EB1L43 = CARRY(!EB1_ina[0] & EB1_ind[0]);


--EB1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~1COMBOUT
--operation mode is arithmetic

EB1L73 = EB1_ina[1] & EB1_ind[1] & EB1L43 # !EB1_ina[1] & (EB1_ind[1] # EB1L43);

--EB1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~1
--operation mode is arithmetic

EB1L63 = CARRY(EB1_ina[1] & (!EB1L43 # !EB1_ind[1]) # !EB1_ina[1] & !EB1_ind[1] & !EB1L43);


--EB1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~2COMBOUT
--operation mode is arithmetic

EB1L93 = EB1_ina[2] & EB1_ind[2] & !EB1L63 # !EB1_ina[2] & (EB1_ind[2] # !EB1L63);

--EB1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~2
--operation mode is arithmetic

EB1L83 = CARRY(EB1_ina[2] & EB1_ind[2] & !EB1L63 # !EB1_ina[2] & (EB1_ind[2] # !EB1L63));


--EB1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~3COMBOUT
--operation mode is arithmetic

EB1L14 = EB1_ina[3] & EB1_ind[3] & EB1L83 # !EB1_ina[3] & (EB1_ind[3] # EB1L83);

--EB1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~3
--operation mode is arithmetic

EB1L04 = CARRY(EB1_ina[3] & (!EB1L83 # !EB1_ind[3]) # !EB1_ina[3] & !EB1_ind[3] & !EB1L83);


--EB1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~4COMBOUT
--operation mode is arithmetic

EB1L34 = EB1_ina[4] & EB1_ind[4] & !EB1L04 # !EB1_ina[4] & (EB1_ind[4] # !EB1L04);

--EB1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~4
--operation mode is arithmetic

EB1L24 = CARRY(EB1_ina[4] & EB1_ind[4] & !EB1L04 # !EB1_ina[4] & (EB1_ind[4] # !EB1L04));


--EB1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~5COMBOUT
--operation mode is arithmetic

EB1L54 = EB1_ina[5] & EB1_ind[5] & EB1L24 # !EB1_ina[5] & (EB1_ind[5] # EB1L24);

--EB1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~5
--operation mode is arithmetic

EB1L44 = CARRY(EB1_ina[5] & (!EB1L24 # !EB1_ind[5]) # !EB1_ina[5] & !EB1_ind[5] & !EB1L24);


--EB1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~6COMBOUT
--operation mode is arithmetic

EB1L74 = EB1_ina[6] & EB1_ind[6] & !EB1L44 # !EB1_ina[6] & (EB1_ind[6] # !EB1L44);

--EB1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~6
--operation mode is arithmetic

EB1L64 = CARRY(EB1_ina[6] & EB1_ind[6] & !EB1L44 # !EB1_ina[6] & (EB1_ind[6] # !EB1L44));


--EB1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~7COMBOUT
--operation mode is arithmetic

EB1L94 = EB1_ina[7] & EB1_ind[7] & EB1L64 # !EB1_ina[7] & (EB1_ind[7] # EB1L64);

--EB1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~7
--operation mode is arithmetic

EB1L84 = CARRY(EB1_ina[7] & (!EB1L64 # !EB1_ind[7]) # !EB1_ina[7] & !EB1_ind[7] & !EB1L64);


--EB1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~8COMBOUT
--operation mode is arithmetic

EB1L15 = EB1_ina[8] & EB1_ind[8] & !EB1L84 # !EB1_ina[8] & (EB1_ind[8] # !EB1L84);

--EB1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~8
--operation mode is arithmetic

EB1L05 = CARRY(EB1_ina[8] & EB1_ind[8] & !EB1L84 # !EB1_ina[8] & (EB1_ind[8] # !EB1L84));


--EB1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|d_greater_a~9
--operation mode is normal

EB1L25 = EB1_ina[9] & EB1_ind[9] & EB1L05 # !EB1_ina[9] & (EB1_ind[9] # EB1L05);


--EB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~0COMBOUT
--operation mode is arithmetic

EB1L5 = !EB1_ind[0] & EB1_ina[0];

--EB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~0
--operation mode is arithmetic

EB1L4 = CARRY(!EB1_ind[0] & EB1_ina[0]);


--EB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~1COMBOUT
--operation mode is arithmetic

EB1L7 = EB1_ind[1] & EB1_ina[1] & EB1L4 # !EB1_ind[1] & (EB1_ina[1] # EB1L4);

--EB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~1
--operation mode is arithmetic

EB1L6 = CARRY(EB1_ind[1] & (!EB1L4 # !EB1_ina[1]) # !EB1_ind[1] & !EB1_ina[1] & !EB1L4);


--EB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~2COMBOUT
--operation mode is arithmetic

EB1L9 = EB1_ind[2] & EB1_ina[2] & !EB1L6 # !EB1_ind[2] & (EB1_ina[2] # !EB1L6);

--EB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~2
--operation mode is arithmetic

EB1L8 = CARRY(EB1_ind[2] & EB1_ina[2] & !EB1L6 # !EB1_ind[2] & (EB1_ina[2] # !EB1L6));


--EB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~3COMBOUT
--operation mode is arithmetic

EB1L11 = EB1_ind[3] & EB1_ina[3] & EB1L8 # !EB1_ind[3] & (EB1_ina[3] # EB1L8);

--EB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~3
--operation mode is arithmetic

EB1L01 = CARRY(EB1_ind[3] & (!EB1L8 # !EB1_ina[3]) # !EB1_ind[3] & !EB1_ina[3] & !EB1L8);


--EB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~4COMBOUT
--operation mode is arithmetic

EB1L31 = EB1_ind[4] & EB1_ina[4] & !EB1L01 # !EB1_ind[4] & (EB1_ina[4] # !EB1L01);

--EB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~4
--operation mode is arithmetic

EB1L21 = CARRY(EB1_ind[4] & EB1_ina[4] & !EB1L01 # !EB1_ind[4] & (EB1_ina[4] # !EB1L01));


--EB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~5COMBOUT
--operation mode is arithmetic

EB1L51 = EB1_ind[5] & EB1_ina[5] & EB1L21 # !EB1_ind[5] & (EB1_ina[5] # EB1L21);

--EB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~5
--operation mode is arithmetic

EB1L41 = CARRY(EB1_ind[5] & (!EB1L21 # !EB1_ina[5]) # !EB1_ind[5] & !EB1_ina[5] & !EB1L21);


--EB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~6COMBOUT
--operation mode is arithmetic

EB1L71 = EB1_ind[6] & EB1_ina[6] & !EB1L41 # !EB1_ind[6] & (EB1_ina[6] # !EB1L41);

--EB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~6
--operation mode is arithmetic

EB1L61 = CARRY(EB1_ind[6] & EB1_ina[6] & !EB1L41 # !EB1_ind[6] & (EB1_ina[6] # !EB1L41));


--EB1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~7COMBOUT
--operation mode is arithmetic

EB1L91 = EB1_ind[7] & EB1_ina[7] & EB1L61 # !EB1_ind[7] & (EB1_ina[7] # EB1L61);

--EB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~7
--operation mode is arithmetic

EB1L81 = CARRY(EB1_ind[7] & (!EB1L61 # !EB1_ina[7]) # !EB1_ind[7] & !EB1_ina[7] & !EB1L61);


--EB1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~8COMBOUT
--operation mode is arithmetic

EB1L12 = EB1_ind[8] & EB1_ina[8] & !EB1L81 # !EB1_ind[8] & (EB1_ina[8] # !EB1L81);

--EB1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~8
--operation mode is arithmetic

EB1L02 = CARRY(EB1_ind[8] & EB1_ina[8] & !EB1L81 # !EB1_ind[8] & (EB1_ina[8] # !EB1L81));


--EB1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|a_greater_d~9
--operation mode is normal

EB1L22 = EB1_ind[9] & EB1_ina[9] & EB1L02 # !EB1_ind[9] & (EB1_ina[9] # EB1L02);


--EE2L2 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2COMBOUT
--operation mode is arithmetic

EE2L2 = !NC91_q[0] & DE2_i12;

--EE2L1 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2
--operation mode is arithmetic

EE2L1 = CARRY(!NC91_q[0] & DE2_i12);


--EE2L4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3COMBOUT
--operation mode is arithmetic

EE2L4 = NC91_q[1] & DE2_i11 & EE2L1 # !NC91_q[1] & (DE2_i11 # EE2L1);

--EE2L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3
--operation mode is arithmetic

EE2L3 = CARRY(NC91_q[1] & (!EE2L1 # !DE2_i11) # !NC91_q[1] & !DE2_i11 & !EE2L1);


--EE2L6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4COMBOUT
--operation mode is arithmetic

EE2L6 = NC91_q[2] & DE2_i10 & !EE2L3 # !NC91_q[2] & (DE2_i10 # !EE2L3);

--EE2L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4
--operation mode is arithmetic

EE2L5 = CARRY(NC91_q[2] & DE2_i10 & !EE2L3 # !NC91_q[2] & (DE2_i10 # !EE2L3));


--EE2L8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5COMBOUT
--operation mode is arithmetic

EE2L8 = NC91_q[3] & DE2_i9 & EE2L5 # !NC91_q[3] & (DE2_i9 # EE2L5);

--EE2L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5
--operation mode is arithmetic

EE2L7 = CARRY(NC91_q[3] & (!EE2L5 # !DE2_i9) # !NC91_q[3] & !DE2_i9 & !EE2L5);


--EE2L01 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6COMBOUT
--operation mode is arithmetic

EE2L01 = NC91_q[4] & DE2_i8 & !EE2L7 # !NC91_q[4] & (DE2_i8 # !EE2L7);

--EE2L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6
--operation mode is arithmetic

EE2L9 = CARRY(NC91_q[4] & DE2_i8 & !EE2L7 # !NC91_q[4] & (DE2_i8 # !EE2L7));


--EE2L21 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7COMBOUT
--operation mode is arithmetic

EE2L21 = NC91_q[5] & DE2_i7 & EE2L9 # !NC91_q[5] & (DE2_i7 # EE2L9);

--EE2L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7
--operation mode is arithmetic

EE2L11 = CARRY(NC91_q[5] & (!EE2L9 # !DE2_i7) # !NC91_q[5] & !DE2_i7 & !EE2L9);


--EE2L41 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8COMBOUT
--operation mode is arithmetic

EE2L41 = NC91_q[6] & DE2_i6 & !EE2L11 # !NC91_q[6] & (DE2_i6 # !EE2L11);

--EE2L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8
--operation mode is arithmetic

EE2L31 = CARRY(NC91_q[6] & DE2_i6 & !EE2L11 # !NC91_q[6] & (DE2_i6 # !EE2L11));


--EE2L61 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9COMBOUT
--operation mode is arithmetic

EE2L61 = NC91_q[7] & DE2_i5 & EE2L31 # !NC91_q[7] & (DE2_i5 # EE2L31);

--EE2L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9
--operation mode is arithmetic

EE2L51 = CARRY(NC91_q[7] & (!EE2L31 # !DE2_i5) # !NC91_q[7] & !DE2_i5 & !EE2L31);


--EE2L81 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10COMBOUT
--operation mode is arithmetic

EE2L81 = NC91_q[8] & DE2_i4 & !EE2L51 # !NC91_q[8] & (DE2_i4 # !EE2L51);

--EE2L71 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10
--operation mode is arithmetic

EE2L71 = CARRY(NC91_q[8] & DE2_i4 & !EE2L51 # !NC91_q[8] & (DE2_i4 # !EE2L51));


--EE2L91 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~11
--operation mode is normal

EE2L91 = NC91_q[9] & CE2L31Q & EE2L71 # !NC91_q[9] & (CE2L31Q # EE2L71);


--EE1L2 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2COMBOUT
--operation mode is arithmetic

EE1L2 = !NC81_q[0] & DE1_i12;

--EE1L1 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2
--operation mode is arithmetic

EE1L1 = CARRY(!NC81_q[0] & DE1_i12);


--EE1L4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3COMBOUT
--operation mode is arithmetic

EE1L4 = NC81_q[1] & DE1_i11 & EE1L1 # !NC81_q[1] & (DE1_i11 # EE1L1);

--EE1L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3
--operation mode is arithmetic

EE1L3 = CARRY(NC81_q[1] & (!EE1L1 # !DE1_i11) # !NC81_q[1] & !DE1_i11 & !EE1L1);


--EE1L6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4COMBOUT
--operation mode is arithmetic

EE1L6 = NC81_q[2] & DE1_i10 & !EE1L3 # !NC81_q[2] & (DE1_i10 # !EE1L3);

--EE1L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4
--operation mode is arithmetic

EE1L5 = CARRY(NC81_q[2] & DE1_i10 & !EE1L3 # !NC81_q[2] & (DE1_i10 # !EE1L3));


--EE1L8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5COMBOUT
--operation mode is arithmetic

EE1L8 = NC81_q[3] & DE1_i9 & EE1L5 # !NC81_q[3] & (DE1_i9 # EE1L5);

--EE1L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5
--operation mode is arithmetic

EE1L7 = CARRY(NC81_q[3] & (!EE1L5 # !DE1_i9) # !NC81_q[3] & !DE1_i9 & !EE1L5);


--EE1L01 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6COMBOUT
--operation mode is arithmetic

EE1L01 = NC81_q[4] & DE1_i8 & !EE1L7 # !NC81_q[4] & (DE1_i8 # !EE1L7);

--EE1L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6
--operation mode is arithmetic

EE1L9 = CARRY(NC81_q[4] & DE1_i8 & !EE1L7 # !NC81_q[4] & (DE1_i8 # !EE1L7));


--EE1L21 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7COMBOUT
--operation mode is arithmetic

EE1L21 = NC81_q[5] & DE1_i7 & EE1L9 # !NC81_q[5] & (DE1_i7 # EE1L9);

--EE1L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7
--operation mode is arithmetic

EE1L11 = CARRY(NC81_q[5] & (!EE1L9 # !DE1_i7) # !NC81_q[5] & !DE1_i7 & !EE1L9);


--EE1L41 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8COMBOUT
--operation mode is arithmetic

EE1L41 = NC81_q[6] & DE1_i6 & !EE1L11 # !NC81_q[6] & (DE1_i6 # !EE1L11);

--EE1L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8
--operation mode is arithmetic

EE1L31 = CARRY(NC81_q[6] & DE1_i6 & !EE1L11 # !NC81_q[6] & (DE1_i6 # !EE1L11));


--EE1L61 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9COMBOUT
--operation mode is arithmetic

EE1L61 = NC81_q[7] & DE1_i5 & EE1L31 # !NC81_q[7] & (DE1_i5 # EE1L31);

--EE1L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9
--operation mode is arithmetic

EE1L51 = CARRY(NC81_q[7] & (!EE1L31 # !DE1_i5) # !NC81_q[7] & !DE1_i5 & !EE1L31);


--EE1L81 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10COMBOUT
--operation mode is arithmetic

EE1L81 = NC81_q[8] & DE1_i4 & !EE1L51 # !NC81_q[8] & (DE1_i4 # !EE1L51);

--EE1L71 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10
--operation mode is arithmetic

EE1L71 = CARRY(NC81_q[8] & DE1_i4 & !EE1L51 # !NC81_q[8] & (DE1_i4 # !EE1L51));


--EE1L91 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~11
--operation mode is normal

EE1L91 = NC81_q[9] & CE1L31Q & EE1L71 # !NC81_q[9] & (CE1L31Q # EE1L71);


--N1L35 is xfer_time:Inst_xfer_time|i~134COMBOUT
--operation mode is arithmetic

N1L35 = !N1_i162 & N1L411;

--N1L25 is xfer_time:Inst_xfer_time|i~134
--operation mode is arithmetic

N1L25 = CARRY(!N1_i162 & N1L411);


--N1L55 is xfer_time:Inst_xfer_time|i~135COMBOUT
--operation mode is arithmetic

N1L55 = N1_i160 & N1L611 & N1L25 # !N1_i160 & (N1L611 # N1L25);

--N1L45 is xfer_time:Inst_xfer_time|i~135
--operation mode is arithmetic

N1L45 = CARRY(N1_i160 & (!N1L25 # !N1L611) # !N1_i160 & !N1L611 & !N1L25);


--N1L75 is xfer_time:Inst_xfer_time|i~136COMBOUT
--operation mode is arithmetic

N1L75 = N1_i158 & N1L811 & !N1L45 # !N1_i158 & (N1L811 # !N1L45);

--N1L65 is xfer_time:Inst_xfer_time|i~136
--operation mode is arithmetic

N1L65 = CARRY(N1_i158 & N1L811 & !N1L45 # !N1_i158 & (N1L811 # !N1L45));


--N1L95 is xfer_time:Inst_xfer_time|i~137COMBOUT
--operation mode is arithmetic

N1L95 = N1_i156 & N1L021 & N1L65 # !N1_i156 & (N1L021 # N1L65);

--N1L85 is xfer_time:Inst_xfer_time|i~137
--operation mode is arithmetic

N1L85 = CARRY(N1_i156 & (!N1L65 # !N1L021) # !N1_i156 & !N1L021 & !N1L65);


--N1L16 is xfer_time:Inst_xfer_time|i~138COMBOUT
--operation mode is arithmetic

N1L16 = N1_i154 & N1L221 & !N1L85 # !N1_i154 & (N1L221 # !N1L85);

--N1L06 is xfer_time:Inst_xfer_time|i~138
--operation mode is arithmetic

N1L06 = CARRY(N1_i154 & N1L221 & !N1L85 # !N1_i154 & (N1L221 # !N1L85));


--N1L36 is xfer_time:Inst_xfer_time|i~139COMBOUT
--operation mode is arithmetic

N1L36 = N1_i152 & N1L421 & N1L06 # !N1_i152 & (N1L421 # N1L06);

--N1L26 is xfer_time:Inst_xfer_time|i~139
--operation mode is arithmetic

N1L26 = CARRY(N1_i152 & (!N1L06 # !N1L421) # !N1_i152 & !N1L421 & !N1L06);


--N1L56 is xfer_time:Inst_xfer_time|i~140COMBOUT
--operation mode is arithmetic

N1L56 = N1_i150 & N1L621 & !N1L26 # !N1_i150 & (N1L621 # !N1L26);

--N1L46 is xfer_time:Inst_xfer_time|i~140
--operation mode is arithmetic

N1L46 = CARRY(N1_i150 & N1L621 & !N1L26 # !N1_i150 & (N1L621 # !N1L26));


--N1L76 is xfer_time:Inst_xfer_time|i~141COMBOUT
--operation mode is arithmetic

N1L76 = N1_i148 & N1L821 & N1L46 # !N1_i148 & (N1L821 # N1L46);

--N1L66 is xfer_time:Inst_xfer_time|i~141
--operation mode is arithmetic

N1L66 = CARRY(N1_i148 & (!N1L46 # !N1L821) # !N1_i148 & !N1L821 & !N1L46);


--N1L96 is xfer_time:Inst_xfer_time|i~142COMBOUT
--operation mode is arithmetic

N1L96 = N1_i146 & N1L031 & !N1L66 # !N1_i146 & (N1L031 # !N1L66);

--N1L86 is xfer_time:Inst_xfer_time|i~142
--operation mode is arithmetic

N1L86 = CARRY(N1_i146 & N1L031 & !N1L66 # !N1_i146 & (N1L031 # !N1L66));


--N1L17 is xfer_time:Inst_xfer_time|i~143COMBOUT
--operation mode is arithmetic

N1L17 = N1_i144 & N1L231 & N1L86 # !N1_i144 & (N1L231 # N1L86);

--N1L07 is xfer_time:Inst_xfer_time|i~143
--operation mode is arithmetic

N1L07 = CARRY(N1_i144 & (!N1L86 # !N1L231) # !N1_i144 & !N1L231 & !N1L86);


--N1L37 is xfer_time:Inst_xfer_time|i~144COMBOUT
--operation mode is arithmetic

N1L37 = N1_i142 & N1L431 & !N1L07 # !N1_i142 & (N1L431 # !N1L07);

--N1L27 is xfer_time:Inst_xfer_time|i~144
--operation mode is arithmetic

N1L27 = CARRY(N1_i142 & N1L431 & !N1L07 # !N1_i142 & (N1L431 # !N1L07));


--N1L57 is xfer_time:Inst_xfer_time|i~145COMBOUT
--operation mode is arithmetic

N1L57 = N1_i140 & N1L631 & N1L27 # !N1_i140 & (N1L631 # N1L27);

--N1L47 is xfer_time:Inst_xfer_time|i~145
--operation mode is arithmetic

N1L47 = CARRY(N1_i140 & (!N1L27 # !N1L631) # !N1_i140 & !N1L631 & !N1L27);


--N1L77 is xfer_time:Inst_xfer_time|i~146COMBOUT
--operation mode is arithmetic

N1L77 = N1_i138 & N1L831 & !N1L47 # !N1_i138 & (N1L831 # !N1L47);

--N1L67 is xfer_time:Inst_xfer_time|i~146
--operation mode is arithmetic

N1L67 = CARRY(N1_i138 & N1L831 & !N1L47 # !N1_i138 & (N1L831 # !N1L47));


--N1L97 is xfer_time:Inst_xfer_time|i~147COMBOUT
--operation mode is arithmetic

N1L97 = N1L102Q & N1L041 & N1L67 # !N1L102Q & (N1L041 # N1L67);

--N1L87 is xfer_time:Inst_xfer_time|i~147
--operation mode is arithmetic

N1L87 = CARRY(N1L102Q & (!N1L67 # !N1L041) # !N1L102Q & !N1L041 & !N1L67);


--N1L18 is xfer_time:Inst_xfer_time|i~148COMBOUT
--operation mode is arithmetic

N1L18 = N1L302Q & N1L241 & !N1L87 # !N1L302Q & (N1L241 # !N1L87);

--N1L08 is xfer_time:Inst_xfer_time|i~148
--operation mode is arithmetic

N1L08 = CARRY(N1L302Q & N1L241 & !N1L87 # !N1L302Q & (N1L241 # !N1L87));


--N1L28 is xfer_time:Inst_xfer_time|i~149
--operation mode is normal

N1L28 = N1_max_cnt[15] & N1L441 & N1L08 # !N1_max_cnt[15] & (N1L441 # N1L08);


--N1L48 is xfer_time:Inst_xfer_time|i~150COMBOUT
--operation mode is arithmetic

N1L48 = !N1_max_cnt[0] & N1L541;

--N1L38 is xfer_time:Inst_xfer_time|i~150
--operation mode is arithmetic

N1L38 = CARRY(!N1_max_cnt[0] & N1L541);


--N1L68 is xfer_time:Inst_xfer_time|i~151COMBOUT
--operation mode is arithmetic

N1L68 = N1_max_cnt[1] & N1L741 & N1L38 # !N1_max_cnt[1] & (N1L741 # N1L38);

--N1L58 is xfer_time:Inst_xfer_time|i~151
--operation mode is arithmetic

N1L58 = CARRY(N1_max_cnt[1] & (!N1L38 # !N1L741) # !N1_max_cnt[1] & !N1L741 & !N1L38);


--N1L88 is xfer_time:Inst_xfer_time|i~152COMBOUT
--operation mode is arithmetic

N1L88 = N1_max_cnt[2] & N1L941 & !N1L58 # !N1_max_cnt[2] & (N1L941 # !N1L58);

--N1L78 is xfer_time:Inst_xfer_time|i~152
--operation mode is arithmetic

N1L78 = CARRY(N1_max_cnt[2] & N1L941 & !N1L58 # !N1_max_cnt[2] & (N1L941 # !N1L58));


--N1L09 is xfer_time:Inst_xfer_time|i~153COMBOUT
--operation mode is arithmetic

N1L09 = N1_max_cnt[3] & N1L151 & N1L78 # !N1_max_cnt[3] & (N1L151 # N1L78);

--N1L98 is xfer_time:Inst_xfer_time|i~153
--operation mode is arithmetic

N1L98 = CARRY(N1_max_cnt[3] & (!N1L78 # !N1L151) # !N1_max_cnt[3] & !N1L151 & !N1L78);


--N1L29 is xfer_time:Inst_xfer_time|i~154COMBOUT
--operation mode is arithmetic

N1L29 = N1_max_cnt[4] & N1L351 & !N1L98 # !N1_max_cnt[4] & (N1L351 # !N1L98);

--N1L19 is xfer_time:Inst_xfer_time|i~154
--operation mode is arithmetic

N1L19 = CARRY(N1_max_cnt[4] & N1L351 & !N1L98 # !N1_max_cnt[4] & (N1L351 # !N1L98));


--N1L49 is xfer_time:Inst_xfer_time|i~155COMBOUT
--operation mode is arithmetic

N1L49 = N1_max_cnt[5] & N1L551 & N1L19 # !N1_max_cnt[5] & (N1L551 # N1L19);

--N1L39 is xfer_time:Inst_xfer_time|i~155
--operation mode is arithmetic

N1L39 = CARRY(N1_max_cnt[5] & (!N1L19 # !N1L551) # !N1_max_cnt[5] & !N1L551 & !N1L19);


--N1L69 is xfer_time:Inst_xfer_time|i~156COMBOUT
--operation mode is arithmetic

N1L69 = N1_max_cnt[6] & N1L751 & !N1L39 # !N1_max_cnt[6] & (N1L751 # !N1L39);

--N1L59 is xfer_time:Inst_xfer_time|i~156
--operation mode is arithmetic

N1L59 = CARRY(N1_max_cnt[6] & N1L751 & !N1L39 # !N1_max_cnt[6] & (N1L751 # !N1L39));


--N1L89 is xfer_time:Inst_xfer_time|i~157COMBOUT
--operation mode is arithmetic

N1L89 = N1_max_cnt[7] & N1L951 & N1L59 # !N1_max_cnt[7] & (N1L951 # N1L59);

--N1L79 is xfer_time:Inst_xfer_time|i~157
--operation mode is arithmetic

N1L79 = CARRY(N1_max_cnt[7] & (!N1L59 # !N1L951) # !N1_max_cnt[7] & !N1L951 & !N1L59);


--N1L001 is xfer_time:Inst_xfer_time|i~158COMBOUT
--operation mode is arithmetic

N1L001 = N1_max_cnt[8] & N1L161 & !N1L79 # !N1_max_cnt[8] & (N1L161 # !N1L79);

--N1L99 is xfer_time:Inst_xfer_time|i~158
--operation mode is arithmetic

N1L99 = CARRY(N1_max_cnt[8] & N1L161 & !N1L79 # !N1_max_cnt[8] & (N1L161 # !N1L79));


--N1L201 is xfer_time:Inst_xfer_time|i~159COMBOUT
--operation mode is arithmetic

N1L201 = N1_max_cnt[9] & N1L361 & N1L99 # !N1_max_cnt[9] & (N1L361 # N1L99);

--N1L101 is xfer_time:Inst_xfer_time|i~159
--operation mode is arithmetic

N1L101 = CARRY(N1_max_cnt[9] & (!N1L99 # !N1L361) # !N1_max_cnt[9] & !N1L361 & !N1L99);


--N1L401 is xfer_time:Inst_xfer_time|i~160COMBOUT
--operation mode is arithmetic

N1L401 = N1_max_cnt[10] & N1L561 & !N1L101 # !N1_max_cnt[10] & (N1L561 # !N1L101);

--N1L301 is xfer_time:Inst_xfer_time|i~160
--operation mode is arithmetic

N1L301 = CARRY(N1_max_cnt[10] & N1L561 & !N1L101 # !N1_max_cnt[10] & (N1L561 # !N1L101));


--N1L601 is xfer_time:Inst_xfer_time|i~161COMBOUT
--operation mode is arithmetic

N1L601 = N1_max_cnt[11] & N1L761 & N1L301 # !N1_max_cnt[11] & (N1L761 # N1L301);

--N1L501 is xfer_time:Inst_xfer_time|i~161
--operation mode is arithmetic

N1L501 = CARRY(N1_max_cnt[11] & (!N1L301 # !N1L761) # !N1_max_cnt[11] & !N1L761 & !N1L301);


--N1L801 is xfer_time:Inst_xfer_time|i~162COMBOUT
--operation mode is arithmetic

N1L801 = N1_max_cnt[12] & N1L961 & !N1L501 # !N1_max_cnt[12] & (N1L961 # !N1L501);

--N1L701 is xfer_time:Inst_xfer_time|i~162
--operation mode is arithmetic

N1L701 = CARRY(N1_max_cnt[12] & N1L961 & !N1L501 # !N1_max_cnt[12] & (N1L961 # !N1L501));


--N1L011 is xfer_time:Inst_xfer_time|i~163COMBOUT
--operation mode is arithmetic

N1L011 = N1_max_cnt[13] & N1L171 & N1L701 # !N1_max_cnt[13] & (N1L171 # N1L701);

--N1L901 is xfer_time:Inst_xfer_time|i~163
--operation mode is arithmetic

N1L901 = CARRY(N1_max_cnt[13] & (!N1L701 # !N1L171) # !N1_max_cnt[13] & !N1L171 & !N1L701);


--N1L211 is xfer_time:Inst_xfer_time|i~164COMBOUT
--operation mode is arithmetic

N1L211 = N1_max_cnt[14] & N1L371 & !N1L901 # !N1_max_cnt[14] & (N1L371 # !N1L901);

--N1L111 is xfer_time:Inst_xfer_time|i~164
--operation mode is arithmetic

N1L111 = CARRY(N1_max_cnt[14] & N1L371 & !N1L901 # !N1_max_cnt[14] & (N1L371 # !N1L901));


--N1L311 is xfer_time:Inst_xfer_time|i~165
--operation mode is normal

N1L311 = N1L502Q & N1L571 & N1L111 # !N1L502Q & (N1L571 # N1L111);


--NE2L901 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~202COMBOUT
--operation mode is arithmetic

NE2L901 = !NE2L592 & NE2L703;

--NE2L801 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~202
--operation mode is arithmetic

NE2L801 = CARRY(!NE2L592 & NE2L703);


--NE2L111 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~203COMBOUT
--operation mode is arithmetic

NE2L111 = NE2L792 & NE2L903 & NE2L801 # !NE2L792 & (NE2L903 # NE2L801);

--NE2L011 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~203
--operation mode is arithmetic

NE2L011 = CARRY(NE2L792 & (!NE2L801 # !NE2L903) # !NE2L792 & !NE2L903 & !NE2L801);


--NE2L311 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~204COMBOUT
--operation mode is arithmetic

NE2L311 = NE2L992 & NE2L113 & !NE2L011 # !NE2L992 & (NE2L113 # !NE2L011);

--NE2L211 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~204
--operation mode is arithmetic

NE2L211 = CARRY(NE2L992 & NE2L113 & !NE2L011 # !NE2L992 & (NE2L113 # !NE2L011));


--NE2L511 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~205COMBOUT
--operation mode is arithmetic

NE2L511 = NE2L103 & NE2L313 & NE2L211 # !NE2L103 & (NE2L313 # NE2L211);

--NE2L411 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~205
--operation mode is arithmetic

NE2L411 = CARRY(NE2L103 & (!NE2L211 # !NE2L313) # !NE2L103 & !NE2L313 & !NE2L211);


--NE2L711 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~206COMBOUT
--operation mode is arithmetic

NE2L711 = NE2L303 & NE2L513 & !NE2L411 # !NE2L303 & (NE2L513 # !NE2L411);

--NE2L611 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~206
--operation mode is arithmetic

NE2L611 = CARRY(NE2L303 & NE2L513 & !NE2L411 # !NE2L303 & (NE2L513 # !NE2L411));


--NE2L911 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~207COMBOUT
--operation mode is arithmetic

NE2L911 = NE2L503 & NE2L713 & NE2L611 # !NE2L503 & (NE2L713 # NE2L611);

--NE2L811 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~207
--operation mode is arithmetic

NE2L811 = CARRY(NE2L503 & (!NE2L611 # !NE2L713) # !NE2L503 & !NE2L713 & !NE2L611);


--NE2L021 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~208
--operation mode is normal

NE2L021 = NE2L192 & NE2L392 & !NE2L811 # !NE2L192 & (NE2L392 # !NE2L811);


--NE2L221 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~209COMBOUT
--operation mode is arithmetic

NE2L221 = !NE2L703 & NE2L592;

--NE2L121 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~209
--operation mode is arithmetic

NE2L121 = CARRY(!NE2L703 & NE2L592);


--NE2L421 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~210COMBOUT
--operation mode is arithmetic

NE2L421 = NE2L903 & NE2L792 & NE2L121 # !NE2L903 & (NE2L792 # NE2L121);

--NE2L321 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~210
--operation mode is arithmetic

NE2L321 = CARRY(NE2L903 & (!NE2L121 # !NE2L792) # !NE2L903 & !NE2L792 & !NE2L121);


--NE2L621 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~211COMBOUT
--operation mode is arithmetic

NE2L621 = NE2L113 & NE2L992 & !NE2L321 # !NE2L113 & (NE2L992 # !NE2L321);

--NE2L521 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~211
--operation mode is arithmetic

NE2L521 = CARRY(NE2L113 & NE2L992 & !NE2L321 # !NE2L113 & (NE2L992 # !NE2L321));


--NE2L821 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~212COMBOUT
--operation mode is arithmetic

NE2L821 = NE2L313 & NE2L103 & NE2L521 # !NE2L313 & (NE2L103 # NE2L521);

--NE2L721 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~212
--operation mode is arithmetic

NE2L721 = CARRY(NE2L313 & (!NE2L521 # !NE2L103) # !NE2L313 & !NE2L103 & !NE2L521);


--NE2L031 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~213COMBOUT
--operation mode is arithmetic

NE2L031 = NE2L513 & NE2L303 & !NE2L721 # !NE2L513 & (NE2L303 # !NE2L721);

--NE2L921 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~213
--operation mode is arithmetic

NE2L921 = CARRY(NE2L513 & NE2L303 & !NE2L721 # !NE2L513 & (NE2L303 # !NE2L721));


--NE2L231 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~214COMBOUT
--operation mode is arithmetic

NE2L231 = NE2L713 & NE2L503 & NE2L921 # !NE2L713 & (NE2L503 # NE2L921);

--NE2L131 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~214
--operation mode is arithmetic

NE2L131 = CARRY(NE2L713 & (!NE2L921 # !NE2L503) # !NE2L713 & !NE2L503 & !NE2L921);


--NE2L331 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~215
--operation mode is normal

NE2L331 = NE2L392 & NE2L192 & !NE2L131 # !NE2L392 & (NE2L192 # !NE2L131);


--GE2L387 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1326COMBOUT
--operation mode is arithmetic

GE2L387 = !L1_COMPR_ctrl_local.FADCthres[0] & GE2L596;

--GE2L287 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1326
--operation mode is arithmetic

GE2L287 = CARRY(!L1_COMPR_ctrl_local.FADCthres[0] & GE2L596);


--GE2L587 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1327COMBOUT
--operation mode is arithmetic

GE2L587 = L1_COMPR_ctrl_local.FADCthres[1] & GE2L496 & GE2L287 # !L1_COMPR_ctrl_local.FADCthres[1] & (GE2L496 # GE2L287);

--GE2L487 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1327
--operation mode is arithmetic

GE2L487 = CARRY(L1_COMPR_ctrl_local.FADCthres[1] & (!GE2L287 # !GE2L496) # !L1_COMPR_ctrl_local.FADCthres[1] & !GE2L496 & !GE2L287);


--GE2L787 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1328COMBOUT
--operation mode is arithmetic

GE2L787 = L1_COMPR_ctrl_local.FADCthres[2] & GE2L396 & !GE2L487 # !L1_COMPR_ctrl_local.FADCthres[2] & (GE2L396 # !GE2L487);

--GE2L687 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1328
--operation mode is arithmetic

GE2L687 = CARRY(L1_COMPR_ctrl_local.FADCthres[2] & GE2L396 & !GE2L487 # !L1_COMPR_ctrl_local.FADCthres[2] & (GE2L396 # !GE2L487));


--GE2L987 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1329COMBOUT
--operation mode is arithmetic

GE2L987 = L1_COMPR_ctrl_local.FADCthres[3] & GE2L296 & GE2L687 # !L1_COMPR_ctrl_local.FADCthres[3] & (GE2L296 # GE2L687);

--GE2L887 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1329
--operation mode is arithmetic

GE2L887 = CARRY(L1_COMPR_ctrl_local.FADCthres[3] & (!GE2L687 # !GE2L296) # !L1_COMPR_ctrl_local.FADCthres[3] & !GE2L296 & !GE2L687);


--GE2L197 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1330COMBOUT
--operation mode is arithmetic

GE2L197 = L1_COMPR_ctrl_local.FADCthres[4] & GE2L196 & !GE2L887 # !L1_COMPR_ctrl_local.FADCthres[4] & (GE2L196 # !GE2L887);

--GE2L097 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1330
--operation mode is arithmetic

GE2L097 = CARRY(L1_COMPR_ctrl_local.FADCthres[4] & GE2L196 & !GE2L887 # !L1_COMPR_ctrl_local.FADCthres[4] & (GE2L196 # !GE2L887));


--GE2L397 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1331COMBOUT
--operation mode is arithmetic

GE2L397 = L1_COMPR_ctrl_local.FADCthres[5] & GE2L096 & GE2L097 # !L1_COMPR_ctrl_local.FADCthres[5] & (GE2L096 # GE2L097);

--GE2L297 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1331
--operation mode is arithmetic

GE2L297 = CARRY(L1_COMPR_ctrl_local.FADCthres[5] & (!GE2L097 # !GE2L096) # !L1_COMPR_ctrl_local.FADCthres[5] & !GE2L096 & !GE2L097);


--GE2L597 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1332COMBOUT
--operation mode is arithmetic

GE2L597 = L1_COMPR_ctrl_local.FADCthres[6] & GE2L986 & !GE2L297 # !L1_COMPR_ctrl_local.FADCthres[6] & (GE2L986 # !GE2L297);

--GE2L497 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1332
--operation mode is arithmetic

GE2L497 = CARRY(L1_COMPR_ctrl_local.FADCthres[6] & GE2L986 & !GE2L297 # !L1_COMPR_ctrl_local.FADCthres[6] & (GE2L986 # !GE2L297));


--GE2L797 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1333COMBOUT
--operation mode is arithmetic

GE2L797 = L1_COMPR_ctrl_local.FADCthres[7] & GE2L886 & GE2L497 # !L1_COMPR_ctrl_local.FADCthres[7] & (GE2L886 # GE2L497);

--GE2L697 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1333
--operation mode is arithmetic

GE2L697 = CARRY(L1_COMPR_ctrl_local.FADCthres[7] & (!GE2L497 # !GE2L886) # !L1_COMPR_ctrl_local.FADCthres[7] & !GE2L886 & !GE2L497);


--GE2L997 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1334COMBOUT
--operation mode is arithmetic

GE2L997 = L1_COMPR_ctrl_local.FADCthres[8] & GE2L786 & !GE2L697 # !L1_COMPR_ctrl_local.FADCthres[8] & (GE2L786 # !GE2L697);

--GE2L897 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1334
--operation mode is arithmetic

GE2L897 = CARRY(L1_COMPR_ctrl_local.FADCthres[8] & GE2L786 & !GE2L697 # !L1_COMPR_ctrl_local.FADCthres[8] & (GE2L786 # !GE2L697));


--GE2L008 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1335
--operation mode is normal

GE2L008 = L1_COMPR_ctrl_local.FADCthres[9] & GE2L686 & GE2L897 # !L1_COMPR_ctrl_local.FADCthres[9] & (GE2L686 # GE2L897);


--NE2L531 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~216COMBOUT
--operation mode is arithmetic

NE2L531 = !NE2L163 & NE2L525;

--NE2L431 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~216
--operation mode is arithmetic

NE2L431 = CARRY(!NE2L163 & NE2L525);


--NE2L731 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~217COMBOUT
--operation mode is arithmetic

NE2L731 = NE2L363 & NE2L625 & NE2L431 # !NE2L363 & (NE2L625 # NE2L431);

--NE2L631 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~217
--operation mode is arithmetic

NE2L631 = CARRY(NE2L363 & (!NE2L431 # !NE2L625) # !NE2L363 & !NE2L625 & !NE2L431);


--NE2L931 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~218COMBOUT
--operation mode is arithmetic

NE2L931 = NE2L563 & NE2L725 & !NE2L631 # !NE2L563 & (NE2L725 # !NE2L631);

--NE2L831 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~218
--operation mode is arithmetic

NE2L831 = CARRY(NE2L563 & NE2L725 & !NE2L631 # !NE2L563 & (NE2L725 # !NE2L631));


--NE2L141 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~219COMBOUT
--operation mode is arithmetic

NE2L141 = NE2L763 & NE2L825 & NE2L831 # !NE2L763 & (NE2L825 # NE2L831);

--NE2L041 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~219
--operation mode is arithmetic

NE2L041 = CARRY(NE2L763 & (!NE2L831 # !NE2L825) # !NE2L763 & !NE2L825 & !NE2L831);


--NE2L341 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~220COMBOUT
--operation mode is arithmetic

NE2L341 = NE2L963 & NE2L925 & !NE2L041 # !NE2L963 & (NE2L925 # !NE2L041);

--NE2L241 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~220
--operation mode is arithmetic

NE2L241 = CARRY(NE2L963 & NE2L925 & !NE2L041 # !NE2L963 & (NE2L925 # !NE2L041));


--NE2L541 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~221COMBOUT
--operation mode is arithmetic

NE2L541 = NE2L173 & NE2L035 & NE2L241 # !NE2L173 & (NE2L035 # NE2L241);

--NE2L441 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~221
--operation mode is arithmetic

NE2L441 = CARRY(NE2L173 & (!NE2L241 # !NE2L035) # !NE2L173 & !NE2L035 & !NE2L241);


--NE2L741 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~222COMBOUT
--operation mode is arithmetic

NE2L741 = NE2L373 & NE2L135 & !NE2L441 # !NE2L373 & (NE2L135 # !NE2L441);

--NE2L641 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~222
--operation mode is arithmetic

NE2L641 = CARRY(NE2L373 & NE2L135 & !NE2L441 # !NE2L373 & (NE2L135 # !NE2L441));


--NE2L841 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~223
--operation mode is normal

NE2L841 = NE2L573 & NE2L235 & NE2L641 # !NE2L573 & (NE2L235 # NE2L641);


--NE2L051 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~224COMBOUT
--operation mode is arithmetic

NE2L051 = !NE2L525 & NE2L333;

--NE2L941 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~224
--operation mode is arithmetic

NE2L941 = CARRY(!NE2L525 & NE2L333);


--NE2L251 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~225COMBOUT
--operation mode is arithmetic

NE2L251 = NE2L625 & NE2L133 & NE2L941 # !NE2L625 & (NE2L133 # NE2L941);

--NE2L151 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~225
--operation mode is arithmetic

NE2L151 = CARRY(NE2L625 & (!NE2L941 # !NE2L133) # !NE2L625 & !NE2L133 & !NE2L941);


--NE2L451 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~226COMBOUT
--operation mode is arithmetic

NE2L451 = NE2L725 & NE2L923 & !NE2L151 # !NE2L725 & (NE2L923 # !NE2L151);

--NE2L351 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~226
--operation mode is arithmetic

NE2L351 = CARRY(NE2L725 & NE2L923 & !NE2L151 # !NE2L725 & (NE2L923 # !NE2L151));


--NE2L651 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~227COMBOUT
--operation mode is arithmetic

NE2L651 = NE2L825 & NE2L723 & NE2L351 # !NE2L825 & (NE2L723 # NE2L351);

--NE2L551 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~227
--operation mode is arithmetic

NE2L551 = CARRY(NE2L825 & (!NE2L351 # !NE2L723) # !NE2L825 & !NE2L723 & !NE2L351);


--NE2L851 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~228COMBOUT
--operation mode is arithmetic

NE2L851 = NE2L925 & NE2L523 & !NE2L551 # !NE2L925 & (NE2L523 # !NE2L551);

--NE2L751 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~228
--operation mode is arithmetic

NE2L751 = CARRY(NE2L925 & NE2L523 & !NE2L551 # !NE2L925 & (NE2L523 # !NE2L551));


--NE2L061 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~229COMBOUT
--operation mode is arithmetic

NE2L061 = NE2L035 & NE2L323 & NE2L751 # !NE2L035 & (NE2L323 # NE2L751);

--NE2L951 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~229
--operation mode is arithmetic

NE2L951 = CARRY(NE2L035 & (!NE2L751 # !NE2L323) # !NE2L035 & !NE2L323 & !NE2L751);


--NE2L161 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~230
--operation mode is normal

NE2L161 = NE2L135 & NE2L913 & !NE2L951 # !NE2L135 & (NE2L913 # !NE2L951);


--NE2L361 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~231COMBOUT
--operation mode is arithmetic

NE2L361 = !L1_LC_ctrl_local.lc_pre_window[0] & NE2L485;

--NE2L261 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~231
--operation mode is arithmetic

NE2L261 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE2L485);


--NE2L561 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~232COMBOUT
--operation mode is arithmetic

NE2L561 = L1_LC_ctrl_local.lc_pre_window[1] & NE2L675 & NE2L261 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE2L675 # NE2L261);

--NE2L461 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~232
--operation mode is arithmetic

NE2L461 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE2L261 # !NE2L675) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE2L675 & !NE2L261);


--NE2L761 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~233COMBOUT
--operation mode is arithmetic

NE2L761 = L1_LC_ctrl_local.lc_pre_window[2] & NE2L865 & !NE2L461 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L865 # !NE2L461);

--NE2L661 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~233
--operation mode is arithmetic

NE2L661 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE2L865 & !NE2L461 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L865 # !NE2L461));


--NE2L961 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~234COMBOUT
--operation mode is arithmetic

NE2L961 = L1_LC_ctrl_local.lc_pre_window[3] & NE2L065 & NE2L661 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE2L065 # NE2L661);

--NE2L861 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~234
--operation mode is arithmetic

NE2L861 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE2L661 # !NE2L065) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE2L065 & !NE2L661);


--NE2L171 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~235COMBOUT
--operation mode is arithmetic

NE2L171 = L1_LC_ctrl_local.lc_pre_window[4] & NE2L255 & !NE2L861 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L255 # !NE2L861);

--NE2L071 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~235
--operation mode is arithmetic

NE2L071 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE2L255 & !NE2L861 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L255 # !NE2L861));


--NE2L271 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~236
--operation mode is normal

NE2L271 = L1_LC_ctrl_local.lc_pre_window[5] & NE2L445 & NE2L071 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE2L445 # NE2L071);


--NE2L471 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~237COMBOUT
--operation mode is arithmetic

NE2L471 = !L1_LC_ctrl_local.lc_pre_window[0] & NE2L385;

--NE2L371 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~237
--operation mode is arithmetic

NE2L371 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE2L385);


--NE2L671 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~238COMBOUT
--operation mode is arithmetic

NE2L671 = L1_LC_ctrl_local.lc_pre_window[1] & NE2L575 & NE2L371 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE2L575 # NE2L371);

--NE2L571 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~238
--operation mode is arithmetic

NE2L571 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE2L371 # !NE2L575) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE2L575 & !NE2L371);


--NE2L871 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~239COMBOUT
--operation mode is arithmetic

NE2L871 = L1_LC_ctrl_local.lc_pre_window[2] & NE2L765 & !NE2L571 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L765 # !NE2L571);

--NE2L771 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~239
--operation mode is arithmetic

NE2L771 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE2L765 & !NE2L571 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L765 # !NE2L571));


--NE2L081 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~240COMBOUT
--operation mode is arithmetic

NE2L081 = L1_LC_ctrl_local.lc_pre_window[3] & NE2L955 & NE2L771 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE2L955 # NE2L771);

--NE2L971 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~240
--operation mode is arithmetic

NE2L971 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE2L771 # !NE2L955) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE2L955 & !NE2L771);


--NE2L281 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~241COMBOUT
--operation mode is arithmetic

NE2L281 = L1_LC_ctrl_local.lc_pre_window[4] & NE2L155 & !NE2L971 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L155 # !NE2L971);

--NE2L181 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~241
--operation mode is arithmetic

NE2L181 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE2L155 & !NE2L971 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L155 # !NE2L971));


--NE2L381 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~242
--operation mode is normal

NE2L381 = L1_LC_ctrl_local.lc_pre_window[5] & NE2L345 & NE2L181 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE2L345 # NE2L181);


--NE2L581 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~243COMBOUT
--operation mode is arithmetic

NE2L581 = !L1_LC_ctrl_local.lc_pre_window[0] & NE2L285;

--NE2L481 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~243
--operation mode is arithmetic

NE2L481 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE2L285);


--NE2L781 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~244COMBOUT
--operation mode is arithmetic

NE2L781 = L1_LC_ctrl_local.lc_pre_window[1] & NE2L475 & NE2L481 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE2L475 # NE2L481);

--NE2L681 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~244
--operation mode is arithmetic

NE2L681 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE2L481 # !NE2L475) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE2L475 & !NE2L481);


--NE2L981 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~245COMBOUT
--operation mode is arithmetic

NE2L981 = L1_LC_ctrl_local.lc_pre_window[2] & NE2L665 & !NE2L681 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L665 # !NE2L681);

--NE2L881 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~245
--operation mode is arithmetic

NE2L881 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE2L665 & !NE2L681 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L665 # !NE2L681));


--NE2L191 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~246COMBOUT
--operation mode is arithmetic

NE2L191 = L1_LC_ctrl_local.lc_pre_window[3] & NE2L855 & NE2L881 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE2L855 # NE2L881);

--NE2L091 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~246
--operation mode is arithmetic

NE2L091 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE2L881 # !NE2L855) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE2L855 & !NE2L881);


--NE2L391 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~247COMBOUT
--operation mode is arithmetic

NE2L391 = L1_LC_ctrl_local.lc_pre_window[4] & NE2L055 & !NE2L091 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L055 # !NE2L091);

--NE2L291 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~247
--operation mode is arithmetic

NE2L291 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE2L055 & !NE2L091 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L055 # !NE2L091));


--NE2L491 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~248
--operation mode is normal

NE2L491 = L1_LC_ctrl_local.lc_pre_window[5] & NE2L245 & NE2L291 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE2L245 # NE2L291);


--NE2L691 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~249COMBOUT
--operation mode is arithmetic

NE2L691 = !L1_LC_ctrl_local.lc_pre_window[0] & NE2L185;

--NE2L591 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~249
--operation mode is arithmetic

NE2L591 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE2L185);


--NE2L891 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~250COMBOUT
--operation mode is arithmetic

NE2L891 = L1_LC_ctrl_local.lc_pre_window[1] & NE2L375 & NE2L591 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE2L375 # NE2L591);

--NE2L791 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~250
--operation mode is arithmetic

NE2L791 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE2L591 # !NE2L375) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE2L375 & !NE2L591);


--NE2L002 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~251COMBOUT
--operation mode is arithmetic

NE2L002 = L1_LC_ctrl_local.lc_pre_window[2] & NE2L565 & !NE2L791 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L565 # !NE2L791);

--NE2L991 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~251
--operation mode is arithmetic

NE2L991 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE2L565 & !NE2L791 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L565 # !NE2L791));


--NE2L202 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~252COMBOUT
--operation mode is arithmetic

NE2L202 = L1_LC_ctrl_local.lc_pre_window[3] & NE2L755 & NE2L991 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE2L755 # NE2L991);

--NE2L102 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~252
--operation mode is arithmetic

NE2L102 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE2L991 # !NE2L755) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE2L755 & !NE2L991);


--NE2L402 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~253COMBOUT
--operation mode is arithmetic

NE2L402 = L1_LC_ctrl_local.lc_pre_window[4] & NE2L945 & !NE2L102 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L945 # !NE2L102);

--NE2L302 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~253
--operation mode is arithmetic

NE2L302 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE2L945 & !NE2L102 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L945 # !NE2L102));


--NE2L502 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~254
--operation mode is normal

NE2L502 = L1_LC_ctrl_local.lc_pre_window[5] & NE2L145 & NE2L302 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE2L145 # NE2L302);


--NE2L702 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~255COMBOUT
--operation mode is arithmetic

NE2L702 = !NE2L643 & NE2L525;

--NE2L602 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~255
--operation mode is arithmetic

NE2L602 = CARRY(!NE2L643 & NE2L525);


--NE2L902 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~256COMBOUT
--operation mode is arithmetic

NE2L902 = NE2L843 & NE2L625 & NE2L602 # !NE2L843 & (NE2L625 # NE2L602);

--NE2L802 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~256
--operation mode is arithmetic

NE2L802 = CARRY(NE2L843 & (!NE2L602 # !NE2L625) # !NE2L843 & !NE2L625 & !NE2L602);


--NE2L112 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~257COMBOUT
--operation mode is arithmetic

NE2L112 = NE2L053 & NE2L725 & !NE2L802 # !NE2L053 & (NE2L725 # !NE2L802);

--NE2L012 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~257
--operation mode is arithmetic

NE2L012 = CARRY(NE2L053 & NE2L725 & !NE2L802 # !NE2L053 & (NE2L725 # !NE2L802));


--NE2L312 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~258COMBOUT
--operation mode is arithmetic

NE2L312 = NE2L253 & NE2L825 & NE2L012 # !NE2L253 & (NE2L825 # NE2L012);

--NE2L212 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~258
--operation mode is arithmetic

NE2L212 = CARRY(NE2L253 & (!NE2L012 # !NE2L825) # !NE2L253 & !NE2L825 & !NE2L012);


--NE2L512 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~259COMBOUT
--operation mode is arithmetic

NE2L512 = NE2L453 & NE2L925 & !NE2L212 # !NE2L453 & (NE2L925 # !NE2L212);

--NE2L412 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~259
--operation mode is arithmetic

NE2L412 = CARRY(NE2L453 & NE2L925 & !NE2L212 # !NE2L453 & (NE2L925 # !NE2L212));


--NE2L712 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~260COMBOUT
--operation mode is arithmetic

NE2L712 = NE2L653 & NE2L035 & NE2L412 # !NE2L653 & (NE2L035 # NE2L412);

--NE2L612 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~260
--operation mode is arithmetic

NE2L612 = CARRY(NE2L653 & (!NE2L412 # !NE2L035) # !NE2L653 & !NE2L035 & !NE2L412);


--NE2L912 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~261COMBOUT
--operation mode is arithmetic

NE2L912 = NE2L853 & NE2L135 & !NE2L612 # !NE2L853 & (NE2L135 # !NE2L612);

--NE2L812 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~261
--operation mode is arithmetic

NE2L812 = CARRY(NE2L853 & NE2L135 & !NE2L612 # !NE2L853 & (NE2L135 # !NE2L612));


--NE2L022 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~262
--operation mode is normal

NE2L022 = NE2L063 & NE2L235 & NE2L812 # !NE2L063 & (NE2L235 # NE2L812);


--NE2L222 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~263COMBOUT
--operation mode is arithmetic

NE2L222 = !NE2L525 & NE2L543;

--NE2L122 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~263
--operation mode is arithmetic

NE2L122 = CARRY(!NE2L525 & NE2L543);


--NE2L422 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~264COMBOUT
--operation mode is arithmetic

NE2L422 = NE2L625 & NE2L343 & NE2L122 # !NE2L625 & (NE2L343 # NE2L122);

--NE2L322 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~264
--operation mode is arithmetic

NE2L322 = CARRY(NE2L625 & (!NE2L122 # !NE2L343) # !NE2L625 & !NE2L343 & !NE2L122);


--NE2L622 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~265COMBOUT
--operation mode is arithmetic

NE2L622 = NE2L725 & NE2L143 & !NE2L322 # !NE2L725 & (NE2L143 # !NE2L322);

--NE2L522 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~265
--operation mode is arithmetic

NE2L522 = CARRY(NE2L725 & NE2L143 & !NE2L322 # !NE2L725 & (NE2L143 # !NE2L322));


--NE2L822 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~266COMBOUT
--operation mode is arithmetic

NE2L822 = NE2L825 & NE2L933 & NE2L522 # !NE2L825 & (NE2L933 # NE2L522);

--NE2L722 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~266
--operation mode is arithmetic

NE2L722 = CARRY(NE2L825 & (!NE2L522 # !NE2L933) # !NE2L825 & !NE2L933 & !NE2L522);


--NE2L032 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~267COMBOUT
--operation mode is arithmetic

NE2L032 = NE2L925 & NE2L733 & !NE2L722 # !NE2L925 & (NE2L733 # !NE2L722);

--NE2L922 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~267
--operation mode is arithmetic

NE2L922 = CARRY(NE2L925 & NE2L733 & !NE2L722 # !NE2L925 & (NE2L733 # !NE2L722));


--NE2L232 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~268COMBOUT
--operation mode is arithmetic

NE2L232 = NE2L035 & NE2L533 & NE2L922 # !NE2L035 & (NE2L533 # NE2L922);

--NE2L132 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~268
--operation mode is arithmetic

NE2L132 = CARRY(NE2L035 & (!NE2L922 # !NE2L533) # !NE2L035 & !NE2L533 & !NE2L922);


--NE2L332 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~269
--operation mode is normal

NE2L332 = NE2L135 & NE2L123 & !NE2L132 # !NE2L135 & (NE2L123 # !NE2L132);


--NE2L532 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~270COMBOUT
--operation mode is arithmetic

NE2L532 = !L1_LC_ctrl_local.lc_pre_window[0] & NE2L885;

--NE2L432 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~270
--operation mode is arithmetic

NE2L432 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE2L885);


--NE2L732 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~271COMBOUT
--operation mode is arithmetic

NE2L732 = L1_LC_ctrl_local.lc_pre_window[1] & NE2L085 & NE2L432 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE2L085 # NE2L432);

--NE2L632 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~271
--operation mode is arithmetic

NE2L632 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE2L432 # !NE2L085) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE2L085 & !NE2L432);


--NE2L932 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~272COMBOUT
--operation mode is arithmetic

NE2L932 = L1_LC_ctrl_local.lc_pre_window[2] & NE2L275 & !NE2L632 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L275 # !NE2L632);

--NE2L832 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~272
--operation mode is arithmetic

NE2L832 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE2L275 & !NE2L632 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L275 # !NE2L632));


--NE2L142 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~273COMBOUT
--operation mode is arithmetic

NE2L142 = L1_LC_ctrl_local.lc_pre_window[3] & NE2L465 & NE2L832 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE2L465 # NE2L832);

--NE2L042 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~273
--operation mode is arithmetic

NE2L042 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE2L832 # !NE2L465) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE2L465 & !NE2L832);


--NE2L342 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~274COMBOUT
--operation mode is arithmetic

NE2L342 = L1_LC_ctrl_local.lc_pre_window[4] & NE2L655 & !NE2L042 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L655 # !NE2L042);

--NE2L242 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~274
--operation mode is arithmetic

NE2L242 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE2L655 & !NE2L042 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L655 # !NE2L042));


--NE2L442 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~275
--operation mode is normal

NE2L442 = L1_LC_ctrl_local.lc_pre_window[5] & NE2L845 & NE2L242 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE2L845 # NE2L242);


--NE2L642 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~276COMBOUT
--operation mode is arithmetic

NE2L642 = !L1_LC_ctrl_local.lc_pre_window[0] & NE2L785;

--NE2L542 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~276
--operation mode is arithmetic

NE2L542 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE2L785);


--NE2L842 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~277COMBOUT
--operation mode is arithmetic

NE2L842 = L1_LC_ctrl_local.lc_pre_window[1] & NE2L975 & NE2L542 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE2L975 # NE2L542);

--NE2L742 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~277
--operation mode is arithmetic

NE2L742 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE2L542 # !NE2L975) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE2L975 & !NE2L542);


--NE2L052 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~278COMBOUT
--operation mode is arithmetic

NE2L052 = L1_LC_ctrl_local.lc_pre_window[2] & NE2L175 & !NE2L742 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L175 # !NE2L742);

--NE2L942 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~278
--operation mode is arithmetic

NE2L942 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE2L175 & !NE2L742 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L175 # !NE2L742));


--NE2L252 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~279COMBOUT
--operation mode is arithmetic

NE2L252 = L1_LC_ctrl_local.lc_pre_window[3] & NE2L365 & NE2L942 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE2L365 # NE2L942);

--NE2L152 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~279
--operation mode is arithmetic

NE2L152 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE2L942 # !NE2L365) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE2L365 & !NE2L942);


--NE2L452 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~280COMBOUT
--operation mode is arithmetic

NE2L452 = L1_LC_ctrl_local.lc_pre_window[4] & NE2L555 & !NE2L152 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L555 # !NE2L152);

--NE2L352 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~280
--operation mode is arithmetic

NE2L352 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE2L555 & !NE2L152 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L555 # !NE2L152));


--NE2L552 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~281
--operation mode is normal

NE2L552 = L1_LC_ctrl_local.lc_pre_window[5] & NE2L745 & NE2L352 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE2L745 # NE2L352);


--NE2L752 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~282COMBOUT
--operation mode is arithmetic

NE2L752 = !L1_LC_ctrl_local.lc_pre_window[0] & NE2L685;

--NE2L652 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~282
--operation mode is arithmetic

NE2L652 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE2L685);


--NE2L952 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~283COMBOUT
--operation mode is arithmetic

NE2L952 = L1_LC_ctrl_local.lc_pre_window[1] & NE2L875 & NE2L652 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE2L875 # NE2L652);

--NE2L852 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~283
--operation mode is arithmetic

NE2L852 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE2L652 # !NE2L875) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE2L875 & !NE2L652);


--NE2L162 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~284COMBOUT
--operation mode is arithmetic

NE2L162 = L1_LC_ctrl_local.lc_pre_window[2] & NE2L075 & !NE2L852 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L075 # !NE2L852);

--NE2L062 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~284
--operation mode is arithmetic

NE2L062 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE2L075 & !NE2L852 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L075 # !NE2L852));


--NE2L362 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~285COMBOUT
--operation mode is arithmetic

NE2L362 = L1_LC_ctrl_local.lc_pre_window[3] & NE2L265 & NE2L062 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE2L265 # NE2L062);

--NE2L262 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~285
--operation mode is arithmetic

NE2L262 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE2L062 # !NE2L265) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE2L265 & !NE2L062);


--NE2L562 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~286COMBOUT
--operation mode is arithmetic

NE2L562 = L1_LC_ctrl_local.lc_pre_window[4] & NE2L455 & !NE2L262 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L455 # !NE2L262);

--NE2L462 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~286
--operation mode is arithmetic

NE2L462 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE2L455 & !NE2L262 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L455 # !NE2L262));


--NE2L662 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~287
--operation mode is normal

NE2L662 = L1_LC_ctrl_local.lc_pre_window[5] & NE2L645 & NE2L462 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE2L645 # NE2L462);


--NE2L862 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~288COMBOUT
--operation mode is arithmetic

NE2L862 = !L1_LC_ctrl_local.lc_pre_window[0] & NE2L585;

--NE2L762 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~288
--operation mode is arithmetic

NE2L762 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE2L585);


--NE2L072 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~289COMBOUT
--operation mode is arithmetic

NE2L072 = L1_LC_ctrl_local.lc_pre_window[1] & NE2L775 & NE2L762 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE2L775 # NE2L762);

--NE2L962 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~289
--operation mode is arithmetic

NE2L962 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE2L762 # !NE2L775) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE2L775 & !NE2L762);


--NE2L272 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~290COMBOUT
--operation mode is arithmetic

NE2L272 = L1_LC_ctrl_local.lc_pre_window[2] & NE2L965 & !NE2L962 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L965 # !NE2L962);

--NE2L172 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~290
--operation mode is arithmetic

NE2L172 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE2L965 & !NE2L962 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE2L965 # !NE2L962));


--NE2L472 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~291COMBOUT
--operation mode is arithmetic

NE2L472 = L1_LC_ctrl_local.lc_pre_window[3] & NE2L165 & NE2L172 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE2L165 # NE2L172);

--NE2L372 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~291
--operation mode is arithmetic

NE2L372 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE2L172 # !NE2L165) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE2L165 & !NE2L172);


--NE2L672 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~292COMBOUT
--operation mode is arithmetic

NE2L672 = L1_LC_ctrl_local.lc_pre_window[4] & NE2L355 & !NE2L372 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L355 # !NE2L372);

--NE2L572 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~292
--operation mode is arithmetic

NE2L572 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE2L355 & !NE2L372 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE2L355 # !NE2L372));


--NE2L772 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~293
--operation mode is normal

NE2L772 = L1_LC_ctrl_local.lc_pre_window[5] & NE2L545 & NE2L572 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE2L545 # NE2L572);


--GE1L187 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1334COMBOUT
--operation mode is arithmetic

GE1L187 = !L1_COMPR_ctrl_local.FADCthres[0] & GE1L296;

--GE1L087 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1334
--operation mode is arithmetic

GE1L087 = CARRY(!L1_COMPR_ctrl_local.FADCthres[0] & GE1L296);


--GE1L387 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1335COMBOUT
--operation mode is arithmetic

GE1L387 = L1_COMPR_ctrl_local.FADCthres[1] & GE1L196 & GE1L087 # !L1_COMPR_ctrl_local.FADCthres[1] & (GE1L196 # GE1L087);

--GE1L287 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1335
--operation mode is arithmetic

GE1L287 = CARRY(L1_COMPR_ctrl_local.FADCthres[1] & (!GE1L087 # !GE1L196) # !L1_COMPR_ctrl_local.FADCthres[1] & !GE1L196 & !GE1L087);


--GE1L587 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1336COMBOUT
--operation mode is arithmetic

GE1L587 = L1_COMPR_ctrl_local.FADCthres[2] & GE1L096 & !GE1L287 # !L1_COMPR_ctrl_local.FADCthres[2] & (GE1L096 # !GE1L287);

--GE1L487 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1336
--operation mode is arithmetic

GE1L487 = CARRY(L1_COMPR_ctrl_local.FADCthres[2] & GE1L096 & !GE1L287 # !L1_COMPR_ctrl_local.FADCthres[2] & (GE1L096 # !GE1L287));


--GE1L787 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1337COMBOUT
--operation mode is arithmetic

GE1L787 = L1_COMPR_ctrl_local.FADCthres[3] & GE1L986 & GE1L487 # !L1_COMPR_ctrl_local.FADCthres[3] & (GE1L986 # GE1L487);

--GE1L687 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1337
--operation mode is arithmetic

GE1L687 = CARRY(L1_COMPR_ctrl_local.FADCthres[3] & (!GE1L487 # !GE1L986) # !L1_COMPR_ctrl_local.FADCthres[3] & !GE1L986 & !GE1L487);


--GE1L987 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1338COMBOUT
--operation mode is arithmetic

GE1L987 = L1_COMPR_ctrl_local.FADCthres[4] & GE1L886 & !GE1L687 # !L1_COMPR_ctrl_local.FADCthres[4] & (GE1L886 # !GE1L687);

--GE1L887 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1338
--operation mode is arithmetic

GE1L887 = CARRY(L1_COMPR_ctrl_local.FADCthres[4] & GE1L886 & !GE1L687 # !L1_COMPR_ctrl_local.FADCthres[4] & (GE1L886 # !GE1L687));


--GE1L197 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1339COMBOUT
--operation mode is arithmetic

GE1L197 = L1_COMPR_ctrl_local.FADCthres[5] & GE1L786 & GE1L887 # !L1_COMPR_ctrl_local.FADCthres[5] & (GE1L786 # GE1L887);

--GE1L097 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1339
--operation mode is arithmetic

GE1L097 = CARRY(L1_COMPR_ctrl_local.FADCthres[5] & (!GE1L887 # !GE1L786) # !L1_COMPR_ctrl_local.FADCthres[5] & !GE1L786 & !GE1L887);


--GE1L397 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1340COMBOUT
--operation mode is arithmetic

GE1L397 = L1_COMPR_ctrl_local.FADCthres[6] & GE1L686 & !GE1L097 # !L1_COMPR_ctrl_local.FADCthres[6] & (GE1L686 # !GE1L097);

--GE1L297 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1340
--operation mode is arithmetic

GE1L297 = CARRY(L1_COMPR_ctrl_local.FADCthres[6] & GE1L686 & !GE1L097 # !L1_COMPR_ctrl_local.FADCthres[6] & (GE1L686 # !GE1L097));


--GE1L597 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1341COMBOUT
--operation mode is arithmetic

GE1L597 = L1_COMPR_ctrl_local.FADCthres[7] & GE1L586 & GE1L297 # !L1_COMPR_ctrl_local.FADCthres[7] & (GE1L586 # GE1L297);

--GE1L497 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1341
--operation mode is arithmetic

GE1L497 = CARRY(L1_COMPR_ctrl_local.FADCthres[7] & (!GE1L297 # !GE1L586) # !L1_COMPR_ctrl_local.FADCthres[7] & !GE1L586 & !GE1L297);


--GE1L797 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1342COMBOUT
--operation mode is arithmetic

GE1L797 = L1_COMPR_ctrl_local.FADCthres[8] & GE1L486 & !GE1L497 # !L1_COMPR_ctrl_local.FADCthres[8] & (GE1L486 # !GE1L497);

--GE1L697 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1342
--operation mode is arithmetic

GE1L697 = CARRY(L1_COMPR_ctrl_local.FADCthres[8] & GE1L486 & !GE1L497 # !L1_COMPR_ctrl_local.FADCthres[8] & (GE1L486 # !GE1L497));


--GE1L897 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1343
--operation mode is normal

GE1L897 = L1_COMPR_ctrl_local.FADCthres[9] & GE1L386 & GE1L697 # !L1_COMPR_ctrl_local.FADCthres[9] & (GE1L386 # GE1L697);


--NE1L701 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~162COMBOUT
--operation mode is arithmetic

NE1L701 = !NE2L163 & NE1L083;

--NE1L601 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~162
--operation mode is arithmetic

NE1L601 = CARRY(!NE2L163 & NE1L083);


--NE1L901 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~163COMBOUT
--operation mode is arithmetic

NE1L901 = NE2L363 & NE1L183 & NE1L601 # !NE2L363 & (NE1L183 # NE1L601);

--NE1L801 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~163
--operation mode is arithmetic

NE1L801 = CARRY(NE2L363 & (!NE1L601 # !NE1L183) # !NE2L363 & !NE1L183 & !NE1L601);


--NE1L111 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~164COMBOUT
--operation mode is arithmetic

NE1L111 = NE2L563 & NE1L283 & !NE1L801 # !NE2L563 & (NE1L283 # !NE1L801);

--NE1L011 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~164
--operation mode is arithmetic

NE1L011 = CARRY(NE2L563 & NE1L283 & !NE1L801 # !NE2L563 & (NE1L283 # !NE1L801));


--NE1L311 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~165COMBOUT
--operation mode is arithmetic

NE1L311 = NE2L763 & NE1L383 & NE1L011 # !NE2L763 & (NE1L383 # NE1L011);

--NE1L211 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~165
--operation mode is arithmetic

NE1L211 = CARRY(NE2L763 & (!NE1L011 # !NE1L383) # !NE2L763 & !NE1L383 & !NE1L011);


--NE1L511 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~166COMBOUT
--operation mode is arithmetic

NE1L511 = NE2L963 & NE1L483 & !NE1L211 # !NE2L963 & (NE1L483 # !NE1L211);

--NE1L411 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~166
--operation mode is arithmetic

NE1L411 = CARRY(NE2L963 & NE1L483 & !NE1L211 # !NE2L963 & (NE1L483 # !NE1L211));


--NE1L711 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~167COMBOUT
--operation mode is arithmetic

NE1L711 = NE2L173 & NE1L583 & NE1L411 # !NE2L173 & (NE1L583 # NE1L411);

--NE1L611 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~167
--operation mode is arithmetic

NE1L611 = CARRY(NE2L173 & (!NE1L411 # !NE1L583) # !NE2L173 & !NE1L583 & !NE1L411);


--NE1L911 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~168COMBOUT
--operation mode is arithmetic

NE1L911 = NE2L373 & NE1L683 & !NE1L611 # !NE2L373 & (NE1L683 # !NE1L611);

--NE1L811 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~168
--operation mode is arithmetic

NE1L811 = CARRY(NE2L373 & NE1L683 & !NE1L611 # !NE2L373 & (NE1L683 # !NE1L611));


--NE1L021 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~169
--operation mode is normal

NE1L021 = NE2L573 & NE1L783 & NE1L811 # !NE2L573 & (NE1L783 # NE1L811);


--NE1L221 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~170COMBOUT
--operation mode is arithmetic

NE1L221 = !NE1L083 & NE2L333;

--NE1L121 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~170
--operation mode is arithmetic

NE1L121 = CARRY(!NE1L083 & NE2L333);


--NE1L421 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~171COMBOUT
--operation mode is arithmetic

NE1L421 = NE1L183 & NE2L133 & NE1L121 # !NE1L183 & (NE2L133 # NE1L121);

--NE1L321 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~171
--operation mode is arithmetic

NE1L321 = CARRY(NE1L183 & (!NE1L121 # !NE2L133) # !NE1L183 & !NE2L133 & !NE1L121);


--NE1L621 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~172COMBOUT
--operation mode is arithmetic

NE1L621 = NE1L283 & NE2L923 & !NE1L321 # !NE1L283 & (NE2L923 # !NE1L321);

--NE1L521 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~172
--operation mode is arithmetic

NE1L521 = CARRY(NE1L283 & NE2L923 & !NE1L321 # !NE1L283 & (NE2L923 # !NE1L321));


--NE1L821 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~173COMBOUT
--operation mode is arithmetic

NE1L821 = NE1L383 & NE2L723 & NE1L521 # !NE1L383 & (NE2L723 # NE1L521);

--NE1L721 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~173
--operation mode is arithmetic

NE1L721 = CARRY(NE1L383 & (!NE1L521 # !NE2L723) # !NE1L383 & !NE2L723 & !NE1L521);


--NE1L031 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~174COMBOUT
--operation mode is arithmetic

NE1L031 = NE1L483 & NE2L523 & !NE1L721 # !NE1L483 & (NE2L523 # !NE1L721);

--NE1L921 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~174
--operation mode is arithmetic

NE1L921 = CARRY(NE1L483 & NE2L523 & !NE1L721 # !NE1L483 & (NE2L523 # !NE1L721));


--NE1L231 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~175COMBOUT
--operation mode is arithmetic

NE1L231 = NE1L583 & NE2L323 & NE1L921 # !NE1L583 & (NE2L323 # NE1L921);

--NE1L131 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~175
--operation mode is arithmetic

NE1L131 = CARRY(NE1L583 & (!NE1L921 # !NE2L323) # !NE1L583 & !NE2L323 & !NE1L921);


--NE1L331 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~176
--operation mode is normal

NE1L331 = NE1L683 & NE2L913 & !NE1L131 # !NE1L683 & (NE2L913 # !NE1L131);


--NE1L531 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~177COMBOUT
--operation mode is arithmetic

NE1L531 = !L1_LC_ctrl_local.lc_pre_window[0] & NE1L934;

--NE1L431 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~177
--operation mode is arithmetic

NE1L431 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE1L934);


--NE1L731 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~178COMBOUT
--operation mode is arithmetic

NE1L731 = L1_LC_ctrl_local.lc_pre_window[1] & NE1L134 & NE1L431 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE1L134 # NE1L431);

--NE1L631 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~178
--operation mode is arithmetic

NE1L631 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE1L431 # !NE1L134) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE1L134 & !NE1L431);


--NE1L931 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~179COMBOUT
--operation mode is arithmetic

NE1L931 = L1_LC_ctrl_local.lc_pre_window[2] & NE1L324 & !NE1L631 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L324 # !NE1L631);

--NE1L831 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~179
--operation mode is arithmetic

NE1L831 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE1L324 & !NE1L631 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L324 # !NE1L631));


--NE1L141 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~180COMBOUT
--operation mode is arithmetic

NE1L141 = L1_LC_ctrl_local.lc_pre_window[3] & NE1L514 & NE1L831 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE1L514 # NE1L831);

--NE1L041 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~180
--operation mode is arithmetic

NE1L041 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE1L831 # !NE1L514) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE1L514 & !NE1L831);


--NE1L341 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~181COMBOUT
--operation mode is arithmetic

NE1L341 = L1_LC_ctrl_local.lc_pre_window[4] & NE1L704 & !NE1L041 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L704 # !NE1L041);

--NE1L241 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~181
--operation mode is arithmetic

NE1L241 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE1L704 & !NE1L041 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L704 # !NE1L041));


--NE1L441 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~182
--operation mode is normal

NE1L441 = L1_LC_ctrl_local.lc_pre_window[5] & NE1L993 & NE1L241 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE1L993 # NE1L241);


--NE1L641 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~183COMBOUT
--operation mode is arithmetic

NE1L641 = !L1_LC_ctrl_local.lc_pre_window[0] & NE1L834;

--NE1L541 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~183
--operation mode is arithmetic

NE1L541 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE1L834);


--NE1L841 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~184COMBOUT
--operation mode is arithmetic

NE1L841 = L1_LC_ctrl_local.lc_pre_window[1] & NE1L034 & NE1L541 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE1L034 # NE1L541);

--NE1L741 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~184
--operation mode is arithmetic

NE1L741 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE1L541 # !NE1L034) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE1L034 & !NE1L541);


--NE1L051 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~185COMBOUT
--operation mode is arithmetic

NE1L051 = L1_LC_ctrl_local.lc_pre_window[2] & NE1L224 & !NE1L741 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L224 # !NE1L741);

--NE1L941 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~185
--operation mode is arithmetic

NE1L941 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE1L224 & !NE1L741 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L224 # !NE1L741));


--NE1L251 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~186COMBOUT
--operation mode is arithmetic

NE1L251 = L1_LC_ctrl_local.lc_pre_window[3] & NE1L414 & NE1L941 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE1L414 # NE1L941);

--NE1L151 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~186
--operation mode is arithmetic

NE1L151 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE1L941 # !NE1L414) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE1L414 & !NE1L941);


--NE1L451 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~187COMBOUT
--operation mode is arithmetic

NE1L451 = L1_LC_ctrl_local.lc_pre_window[4] & NE1L604 & !NE1L151 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L604 # !NE1L151);

--NE1L351 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~187
--operation mode is arithmetic

NE1L351 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE1L604 & !NE1L151 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L604 # !NE1L151));


--NE1L551 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~188
--operation mode is normal

NE1L551 = L1_LC_ctrl_local.lc_pre_window[5] & NE1L893 & NE1L351 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE1L893 # NE1L351);


--NE1L751 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~189COMBOUT
--operation mode is arithmetic

NE1L751 = !L1_LC_ctrl_local.lc_pre_window[0] & NE1L734;

--NE1L651 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~189
--operation mode is arithmetic

NE1L651 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE1L734);


--NE1L951 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~190COMBOUT
--operation mode is arithmetic

NE1L951 = L1_LC_ctrl_local.lc_pre_window[1] & NE1L924 & NE1L651 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE1L924 # NE1L651);

--NE1L851 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~190
--operation mode is arithmetic

NE1L851 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE1L651 # !NE1L924) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE1L924 & !NE1L651);


--NE1L161 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~191COMBOUT
--operation mode is arithmetic

NE1L161 = L1_LC_ctrl_local.lc_pre_window[2] & NE1L124 & !NE1L851 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L124 # !NE1L851);

--NE1L061 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~191
--operation mode is arithmetic

NE1L061 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE1L124 & !NE1L851 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L124 # !NE1L851));


--NE1L361 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~192COMBOUT
--operation mode is arithmetic

NE1L361 = L1_LC_ctrl_local.lc_pre_window[3] & NE1L314 & NE1L061 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE1L314 # NE1L061);

--NE1L261 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~192
--operation mode is arithmetic

NE1L261 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE1L061 # !NE1L314) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE1L314 & !NE1L061);


--NE1L561 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~193COMBOUT
--operation mode is arithmetic

NE1L561 = L1_LC_ctrl_local.lc_pre_window[4] & NE1L504 & !NE1L261 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L504 # !NE1L261);

--NE1L461 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~193
--operation mode is arithmetic

NE1L461 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE1L504 & !NE1L261 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L504 # !NE1L261));


--NE1L661 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~194
--operation mode is normal

NE1L661 = L1_LC_ctrl_local.lc_pre_window[5] & NE1L793 & NE1L461 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE1L793 # NE1L461);


--NE1L861 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~195COMBOUT
--operation mode is arithmetic

NE1L861 = !L1_LC_ctrl_local.lc_pre_window[0] & NE1L634;

--NE1L761 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~195
--operation mode is arithmetic

NE1L761 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE1L634);


--NE1L071 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~196COMBOUT
--operation mode is arithmetic

NE1L071 = L1_LC_ctrl_local.lc_pre_window[1] & NE1L824 & NE1L761 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE1L824 # NE1L761);

--NE1L961 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~196
--operation mode is arithmetic

NE1L961 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE1L761 # !NE1L824) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE1L824 & !NE1L761);


--NE1L271 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~197COMBOUT
--operation mode is arithmetic

NE1L271 = L1_LC_ctrl_local.lc_pre_window[2] & NE1L024 & !NE1L961 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L024 # !NE1L961);

--NE1L171 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~197
--operation mode is arithmetic

NE1L171 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE1L024 & !NE1L961 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L024 # !NE1L961));


--NE1L471 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~198COMBOUT
--operation mode is arithmetic

NE1L471 = L1_LC_ctrl_local.lc_pre_window[3] & NE1L214 & NE1L171 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE1L214 # NE1L171);

--NE1L371 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~198
--operation mode is arithmetic

NE1L371 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE1L171 # !NE1L214) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE1L214 & !NE1L171);


--NE1L671 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~199COMBOUT
--operation mode is arithmetic

NE1L671 = L1_LC_ctrl_local.lc_pre_window[4] & NE1L404 & !NE1L371 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L404 # !NE1L371);

--NE1L571 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~199
--operation mode is arithmetic

NE1L571 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE1L404 & !NE1L371 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L404 # !NE1L371));


--NE1L771 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~200
--operation mode is normal

NE1L771 = L1_LC_ctrl_local.lc_pre_window[5] & NE1L693 & NE1L571 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE1L693 # NE1L571);


--NE1L971 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~201COMBOUT
--operation mode is arithmetic

NE1L971 = !NE2L643 & NE1L083;

--NE1L871 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~201
--operation mode is arithmetic

NE1L871 = CARRY(!NE2L643 & NE1L083);


--NE1L181 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~202COMBOUT
--operation mode is arithmetic

NE1L181 = NE2L843 & NE1L183 & NE1L871 # !NE2L843 & (NE1L183 # NE1L871);

--NE1L081 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~202
--operation mode is arithmetic

NE1L081 = CARRY(NE2L843 & (!NE1L871 # !NE1L183) # !NE2L843 & !NE1L183 & !NE1L871);


--NE1L381 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~203COMBOUT
--operation mode is arithmetic

NE1L381 = NE2L053 & NE1L283 & !NE1L081 # !NE2L053 & (NE1L283 # !NE1L081);

--NE1L281 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~203
--operation mode is arithmetic

NE1L281 = CARRY(NE2L053 & NE1L283 & !NE1L081 # !NE2L053 & (NE1L283 # !NE1L081));


--NE1L581 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~204COMBOUT
--operation mode is arithmetic

NE1L581 = NE2L253 & NE1L383 & NE1L281 # !NE2L253 & (NE1L383 # NE1L281);

--NE1L481 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~204
--operation mode is arithmetic

NE1L481 = CARRY(NE2L253 & (!NE1L281 # !NE1L383) # !NE2L253 & !NE1L383 & !NE1L281);


--NE1L781 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~205COMBOUT
--operation mode is arithmetic

NE1L781 = NE2L453 & NE1L483 & !NE1L481 # !NE2L453 & (NE1L483 # !NE1L481);

--NE1L681 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~205
--operation mode is arithmetic

NE1L681 = CARRY(NE2L453 & NE1L483 & !NE1L481 # !NE2L453 & (NE1L483 # !NE1L481));


--NE1L981 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~206COMBOUT
--operation mode is arithmetic

NE1L981 = NE2L653 & NE1L583 & NE1L681 # !NE2L653 & (NE1L583 # NE1L681);

--NE1L881 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~206
--operation mode is arithmetic

NE1L881 = CARRY(NE2L653 & (!NE1L681 # !NE1L583) # !NE2L653 & !NE1L583 & !NE1L681);


--NE1L191 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~207COMBOUT
--operation mode is arithmetic

NE1L191 = NE2L853 & NE1L683 & !NE1L881 # !NE2L853 & (NE1L683 # !NE1L881);

--NE1L091 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~207
--operation mode is arithmetic

NE1L091 = CARRY(NE2L853 & NE1L683 & !NE1L881 # !NE2L853 & (NE1L683 # !NE1L881));


--NE1L291 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~208
--operation mode is normal

NE1L291 = NE2L063 & NE1L783 & NE1L091 # !NE2L063 & (NE1L783 # NE1L091);


--NE1L491 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~209COMBOUT
--operation mode is arithmetic

NE1L491 = !NE1L083 & NE2L543;

--NE1L391 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~209
--operation mode is arithmetic

NE1L391 = CARRY(!NE1L083 & NE2L543);


--NE1L691 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~210COMBOUT
--operation mode is arithmetic

NE1L691 = NE1L183 & NE2L343 & NE1L391 # !NE1L183 & (NE2L343 # NE1L391);

--NE1L591 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~210
--operation mode is arithmetic

NE1L591 = CARRY(NE1L183 & (!NE1L391 # !NE2L343) # !NE1L183 & !NE2L343 & !NE1L391);


--NE1L891 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~211COMBOUT
--operation mode is arithmetic

NE1L891 = NE1L283 & NE2L143 & !NE1L591 # !NE1L283 & (NE2L143 # !NE1L591);

--NE1L791 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~211
--operation mode is arithmetic

NE1L791 = CARRY(NE1L283 & NE2L143 & !NE1L591 # !NE1L283 & (NE2L143 # !NE1L591));


--NE1L002 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~212COMBOUT
--operation mode is arithmetic

NE1L002 = NE1L383 & NE2L933 & NE1L791 # !NE1L383 & (NE2L933 # NE1L791);

--NE1L991 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~212
--operation mode is arithmetic

NE1L991 = CARRY(NE1L383 & (!NE1L791 # !NE2L933) # !NE1L383 & !NE2L933 & !NE1L791);


--NE1L202 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~213COMBOUT
--operation mode is arithmetic

NE1L202 = NE1L483 & NE2L733 & !NE1L991 # !NE1L483 & (NE2L733 # !NE1L991);

--NE1L102 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~213
--operation mode is arithmetic

NE1L102 = CARRY(NE1L483 & NE2L733 & !NE1L991 # !NE1L483 & (NE2L733 # !NE1L991));


--NE1L402 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~214COMBOUT
--operation mode is arithmetic

NE1L402 = NE1L583 & NE2L533 & NE1L102 # !NE1L583 & (NE2L533 # NE1L102);

--NE1L302 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~214
--operation mode is arithmetic

NE1L302 = CARRY(NE1L583 & (!NE1L102 # !NE2L533) # !NE1L583 & !NE2L533 & !NE1L102);


--NE1L502 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~215
--operation mode is normal

NE1L502 = NE1L683 & NE2L123 & !NE1L302 # !NE1L683 & (NE2L123 # !NE1L302);


--NE1L702 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~216COMBOUT
--operation mode is arithmetic

NE1L702 = !L1_LC_ctrl_local.lc_pre_window[0] & NE1L344;

--NE1L602 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~216
--operation mode is arithmetic

NE1L602 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE1L344);


--NE1L902 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~217COMBOUT
--operation mode is arithmetic

NE1L902 = L1_LC_ctrl_local.lc_pre_window[1] & NE1L534 & NE1L602 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE1L534 # NE1L602);

--NE1L802 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~217
--operation mode is arithmetic

NE1L802 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE1L602 # !NE1L534) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE1L534 & !NE1L602);


--NE1L112 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~218COMBOUT
--operation mode is arithmetic

NE1L112 = L1_LC_ctrl_local.lc_pre_window[2] & NE1L724 & !NE1L802 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L724 # !NE1L802);

--NE1L012 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~218
--operation mode is arithmetic

NE1L012 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE1L724 & !NE1L802 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L724 # !NE1L802));


--NE1L312 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~219COMBOUT
--operation mode is arithmetic

NE1L312 = L1_LC_ctrl_local.lc_pre_window[3] & NE1L914 & NE1L012 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE1L914 # NE1L012);

--NE1L212 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~219
--operation mode is arithmetic

NE1L212 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE1L012 # !NE1L914) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE1L914 & !NE1L012);


--NE1L512 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~220COMBOUT
--operation mode is arithmetic

NE1L512 = L1_LC_ctrl_local.lc_pre_window[4] & NE1L114 & !NE1L212 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L114 # !NE1L212);

--NE1L412 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~220
--operation mode is arithmetic

NE1L412 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE1L114 & !NE1L212 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L114 # !NE1L212));


--NE1L612 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~221
--operation mode is normal

NE1L612 = L1_LC_ctrl_local.lc_pre_window[5] & NE1L304 & NE1L412 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE1L304 # NE1L412);


--NE1L812 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~222COMBOUT
--operation mode is arithmetic

NE1L812 = !L1_LC_ctrl_local.lc_pre_window[0] & NE1L244;

--NE1L712 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~222
--operation mode is arithmetic

NE1L712 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE1L244);


--NE1L022 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~223COMBOUT
--operation mode is arithmetic

NE1L022 = L1_LC_ctrl_local.lc_pre_window[1] & NE1L434 & NE1L712 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE1L434 # NE1L712);

--NE1L912 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~223
--operation mode is arithmetic

NE1L912 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE1L712 # !NE1L434) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE1L434 & !NE1L712);


--NE1L222 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~224COMBOUT
--operation mode is arithmetic

NE1L222 = L1_LC_ctrl_local.lc_pre_window[2] & NE1L624 & !NE1L912 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L624 # !NE1L912);

--NE1L122 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~224
--operation mode is arithmetic

NE1L122 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE1L624 & !NE1L912 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L624 # !NE1L912));


--NE1L422 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~225COMBOUT
--operation mode is arithmetic

NE1L422 = L1_LC_ctrl_local.lc_pre_window[3] & NE1L814 & NE1L122 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE1L814 # NE1L122);

--NE1L322 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~225
--operation mode is arithmetic

NE1L322 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE1L122 # !NE1L814) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE1L814 & !NE1L122);


--NE1L622 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~226COMBOUT
--operation mode is arithmetic

NE1L622 = L1_LC_ctrl_local.lc_pre_window[4] & NE1L014 & !NE1L322 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L014 # !NE1L322);

--NE1L522 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~226
--operation mode is arithmetic

NE1L522 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE1L014 & !NE1L322 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L014 # !NE1L322));


--NE1L722 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~227
--operation mode is normal

NE1L722 = L1_LC_ctrl_local.lc_pre_window[5] & NE1L204 & NE1L522 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE1L204 # NE1L522);


--NE1L922 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~228COMBOUT
--operation mode is arithmetic

NE1L922 = !L1_LC_ctrl_local.lc_pre_window[0] & NE1L144;

--NE1L822 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~228
--operation mode is arithmetic

NE1L822 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE1L144);


--NE1L132 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~229COMBOUT
--operation mode is arithmetic

NE1L132 = L1_LC_ctrl_local.lc_pre_window[1] & NE1L334 & NE1L822 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE1L334 # NE1L822);

--NE1L032 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~229
--operation mode is arithmetic

NE1L032 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE1L822 # !NE1L334) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE1L334 & !NE1L822);


--NE1L332 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~230COMBOUT
--operation mode is arithmetic

NE1L332 = L1_LC_ctrl_local.lc_pre_window[2] & NE1L524 & !NE1L032 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L524 # !NE1L032);

--NE1L232 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~230
--operation mode is arithmetic

NE1L232 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE1L524 & !NE1L032 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L524 # !NE1L032));


--NE1L532 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~231COMBOUT
--operation mode is arithmetic

NE1L532 = L1_LC_ctrl_local.lc_pre_window[3] & NE1L714 & NE1L232 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE1L714 # NE1L232);

--NE1L432 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~231
--operation mode is arithmetic

NE1L432 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE1L232 # !NE1L714) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE1L714 & !NE1L232);


--NE1L732 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~232COMBOUT
--operation mode is arithmetic

NE1L732 = L1_LC_ctrl_local.lc_pre_window[4] & NE1L904 & !NE1L432 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L904 # !NE1L432);

--NE1L632 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~232
--operation mode is arithmetic

NE1L632 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE1L904 & !NE1L432 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L904 # !NE1L432));


--NE1L832 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~233
--operation mode is normal

NE1L832 = L1_LC_ctrl_local.lc_pre_window[5] & NE1L104 & NE1L632 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE1L104 # NE1L632);


--NE1L042 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~234COMBOUT
--operation mode is arithmetic

NE1L042 = !L1_LC_ctrl_local.lc_pre_window[0] & NE1L044;

--NE1L932 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~234
--operation mode is arithmetic

NE1L932 = CARRY(!L1_LC_ctrl_local.lc_pre_window[0] & NE1L044);


--NE1L242 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~235COMBOUT
--operation mode is arithmetic

NE1L242 = L1_LC_ctrl_local.lc_pre_window[1] & NE1L234 & NE1L932 # !L1_LC_ctrl_local.lc_pre_window[1] & (NE1L234 # NE1L932);

--NE1L142 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~235
--operation mode is arithmetic

NE1L142 = CARRY(L1_LC_ctrl_local.lc_pre_window[1] & (!NE1L932 # !NE1L234) # !L1_LC_ctrl_local.lc_pre_window[1] & !NE1L234 & !NE1L932);


--NE1L442 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~236COMBOUT
--operation mode is arithmetic

NE1L442 = L1_LC_ctrl_local.lc_pre_window[2] & NE1L424 & !NE1L142 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L424 # !NE1L142);

--NE1L342 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~236
--operation mode is arithmetic

NE1L342 = CARRY(L1_LC_ctrl_local.lc_pre_window[2] & NE1L424 & !NE1L142 # !L1_LC_ctrl_local.lc_pre_window[2] & (NE1L424 # !NE1L142));


--NE1L642 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~237COMBOUT
--operation mode is arithmetic

NE1L642 = L1_LC_ctrl_local.lc_pre_window[3] & NE1L614 & NE1L342 # !L1_LC_ctrl_local.lc_pre_window[3] & (NE1L614 # NE1L342);

--NE1L542 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~237
--operation mode is arithmetic

NE1L542 = CARRY(L1_LC_ctrl_local.lc_pre_window[3] & (!NE1L342 # !NE1L614) # !L1_LC_ctrl_local.lc_pre_window[3] & !NE1L614 & !NE1L342);


--NE1L842 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~238COMBOUT
--operation mode is arithmetic

NE1L842 = L1_LC_ctrl_local.lc_pre_window[4] & NE1L804 & !NE1L542 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L804 # !NE1L542);

--NE1L742 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~238
--operation mode is arithmetic

NE1L742 = CARRY(L1_LC_ctrl_local.lc_pre_window[4] & NE1L804 & !NE1L542 # !L1_LC_ctrl_local.lc_pre_window[4] & (NE1L804 # !NE1L542));


--NE1L942 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~239
--operation mode is normal

NE1L942 = L1_LC_ctrl_local.lc_pre_window[5] & NE1L004 & NE1L742 # !L1_LC_ctrl_local.lc_pre_window[5] & (NE1L004 # NE1L742);


--GE2L208 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1336COMBOUT
--operation mode is arithmetic

GE2L208 = !L1_COMPR_ctrl_local.ATWDb0thres[0] & GE2L607;

--GE2L108 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1336
--operation mode is arithmetic

GE2L108 = CARRY(!L1_COMPR_ctrl_local.ATWDb0thres[0] & GE2L607);


--GE2L408 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1337COMBOUT
--operation mode is arithmetic

GE2L408 = L1_COMPR_ctrl_local.ATWDb0thres[1] & GE2L507 & GE2L108 # !L1_COMPR_ctrl_local.ATWDb0thres[1] & (GE2L507 # GE2L108);

--GE2L308 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1337
--operation mode is arithmetic

GE2L308 = CARRY(L1_COMPR_ctrl_local.ATWDb0thres[1] & (!GE2L108 # !GE2L507) # !L1_COMPR_ctrl_local.ATWDb0thres[1] & !GE2L507 & !GE2L108);


--GE2L608 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1338COMBOUT
--operation mode is arithmetic

GE2L608 = L1_COMPR_ctrl_local.ATWDb0thres[2] & GE2L407 & !GE2L308 # !L1_COMPR_ctrl_local.ATWDb0thres[2] & (GE2L407 # !GE2L308);

--GE2L508 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1338
--operation mode is arithmetic

GE2L508 = CARRY(L1_COMPR_ctrl_local.ATWDb0thres[2] & GE2L407 & !GE2L308 # !L1_COMPR_ctrl_local.ATWDb0thres[2] & (GE2L407 # !GE2L308));


--GE2L808 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1339COMBOUT
--operation mode is arithmetic

GE2L808 = L1_COMPR_ctrl_local.ATWDb0thres[3] & GE2L307 & GE2L508 # !L1_COMPR_ctrl_local.ATWDb0thres[3] & (GE2L307 # GE2L508);

--GE2L708 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1339
--operation mode is arithmetic

GE2L708 = CARRY(L1_COMPR_ctrl_local.ATWDb0thres[3] & (!GE2L508 # !GE2L307) # !L1_COMPR_ctrl_local.ATWDb0thres[3] & !GE2L307 & !GE2L508);


--GE2L018 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1340COMBOUT
--operation mode is arithmetic

GE2L018 = L1_COMPR_ctrl_local.ATWDb0thres[4] & GE2L207 & !GE2L708 # !L1_COMPR_ctrl_local.ATWDb0thres[4] & (GE2L207 # !GE2L708);

--GE2L908 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1340
--operation mode is arithmetic

GE2L908 = CARRY(L1_COMPR_ctrl_local.ATWDb0thres[4] & GE2L207 & !GE2L708 # !L1_COMPR_ctrl_local.ATWDb0thres[4] & (GE2L207 # !GE2L708));


--GE2L218 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1341COMBOUT
--operation mode is arithmetic

GE2L218 = L1_COMPR_ctrl_local.ATWDb0thres[5] & GE2L107 & GE2L908 # !L1_COMPR_ctrl_local.ATWDb0thres[5] & (GE2L107 # GE2L908);

--GE2L118 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1341
--operation mode is arithmetic

GE2L118 = CARRY(L1_COMPR_ctrl_local.ATWDb0thres[5] & (!GE2L908 # !GE2L107) # !L1_COMPR_ctrl_local.ATWDb0thres[5] & !GE2L107 & !GE2L908);


--GE2L418 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1342COMBOUT
--operation mode is arithmetic

GE2L418 = L1_COMPR_ctrl_local.ATWDb0thres[6] & GE2L007 & !GE2L118 # !L1_COMPR_ctrl_local.ATWDb0thres[6] & (GE2L007 # !GE2L118);

--GE2L318 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1342
--operation mode is arithmetic

GE2L318 = CARRY(L1_COMPR_ctrl_local.ATWDb0thres[6] & GE2L007 & !GE2L118 # !L1_COMPR_ctrl_local.ATWDb0thres[6] & (GE2L007 # !GE2L118));


--GE2L618 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1343COMBOUT
--operation mode is arithmetic

GE2L618 = L1_COMPR_ctrl_local.ATWDb0thres[7] & GE2L996 & GE2L318 # !L1_COMPR_ctrl_local.ATWDb0thres[7] & (GE2L996 # GE2L318);

--GE2L518 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1343
--operation mode is arithmetic

GE2L518 = CARRY(L1_COMPR_ctrl_local.ATWDb0thres[7] & (!GE2L318 # !GE2L996) # !L1_COMPR_ctrl_local.ATWDb0thres[7] & !GE2L996 & !GE2L318);


--GE2L818 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1344COMBOUT
--operation mode is arithmetic

GE2L818 = L1_COMPR_ctrl_local.ATWDb0thres[8] & GE2L896 & !GE2L518 # !L1_COMPR_ctrl_local.ATWDb0thres[8] & (GE2L896 # !GE2L518);

--GE2L718 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1344
--operation mode is arithmetic

GE2L718 = CARRY(L1_COMPR_ctrl_local.ATWDb0thres[8] & GE2L896 & !GE2L518 # !L1_COMPR_ctrl_local.ATWDb0thres[8] & (GE2L896 # !GE2L518));


--GE2L918 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1345
--operation mode is normal

GE2L918 = L1_COMPR_ctrl_local.ATWDb0thres[9] & GE2L796 & GE2L718 # !L1_COMPR_ctrl_local.ATWDb0thres[9] & (GE2L796 # GE2L718);


--GE2L128 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1346COMBOUT
--operation mode is arithmetic

GE2L128 = !L1_COMPR_ctrl_local.ATWDb2thres[0] & GE2L607;

--GE2L028 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1346
--operation mode is arithmetic

GE2L028 = CARRY(!L1_COMPR_ctrl_local.ATWDb2thres[0] & GE2L607);


--GE2L328 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1347COMBOUT
--operation mode is arithmetic

GE2L328 = L1_COMPR_ctrl_local.ATWDb2thres[1] & GE2L507 & GE2L028 # !L1_COMPR_ctrl_local.ATWDb2thres[1] & (GE2L507 # GE2L028);

--GE2L228 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1347
--operation mode is arithmetic

GE2L228 = CARRY(L1_COMPR_ctrl_local.ATWDb2thres[1] & (!GE2L028 # !GE2L507) # !L1_COMPR_ctrl_local.ATWDb2thres[1] & !GE2L507 & !GE2L028);


--GE2L528 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1348COMBOUT
--operation mode is arithmetic

GE2L528 = L1_COMPR_ctrl_local.ATWDb2thres[2] & GE2L407 & !GE2L228 # !L1_COMPR_ctrl_local.ATWDb2thres[2] & (GE2L407 # !GE2L228);

--GE2L428 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1348
--operation mode is arithmetic

GE2L428 = CARRY(L1_COMPR_ctrl_local.ATWDb2thres[2] & GE2L407 & !GE2L228 # !L1_COMPR_ctrl_local.ATWDb2thres[2] & (GE2L407 # !GE2L228));


--GE2L728 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1349COMBOUT
--operation mode is arithmetic

GE2L728 = L1_COMPR_ctrl_local.ATWDb2thres[3] & GE2L307 & GE2L428 # !L1_COMPR_ctrl_local.ATWDb2thres[3] & (GE2L307 # GE2L428);

--GE2L628 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1349
--operation mode is arithmetic

GE2L628 = CARRY(L1_COMPR_ctrl_local.ATWDb2thres[3] & (!GE2L428 # !GE2L307) # !L1_COMPR_ctrl_local.ATWDb2thres[3] & !GE2L307 & !GE2L428);


--GE2L928 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1350COMBOUT
--operation mode is arithmetic

GE2L928 = L1_COMPR_ctrl_local.ATWDb2thres[4] & GE2L207 & !GE2L628 # !L1_COMPR_ctrl_local.ATWDb2thres[4] & (GE2L207 # !GE2L628);

--GE2L828 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1350
--operation mode is arithmetic

GE2L828 = CARRY(L1_COMPR_ctrl_local.ATWDb2thres[4] & GE2L207 & !GE2L628 # !L1_COMPR_ctrl_local.ATWDb2thres[4] & (GE2L207 # !GE2L628));


--GE2L138 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1351COMBOUT
--operation mode is arithmetic

GE2L138 = L1_COMPR_ctrl_local.ATWDb2thres[5] & GE2L107 & GE2L828 # !L1_COMPR_ctrl_local.ATWDb2thres[5] & (GE2L107 # GE2L828);

--GE2L038 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1351
--operation mode is arithmetic

GE2L038 = CARRY(L1_COMPR_ctrl_local.ATWDb2thres[5] & (!GE2L828 # !GE2L107) # !L1_COMPR_ctrl_local.ATWDb2thres[5] & !GE2L107 & !GE2L828);


--GE2L338 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1352COMBOUT
--operation mode is arithmetic

GE2L338 = L1_COMPR_ctrl_local.ATWDb2thres[6] & GE2L007 & !GE2L038 # !L1_COMPR_ctrl_local.ATWDb2thres[6] & (GE2L007 # !GE2L038);

--GE2L238 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1352
--operation mode is arithmetic

GE2L238 = CARRY(L1_COMPR_ctrl_local.ATWDb2thres[6] & GE2L007 & !GE2L038 # !L1_COMPR_ctrl_local.ATWDb2thres[6] & (GE2L007 # !GE2L038));


--GE2L538 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1353COMBOUT
--operation mode is arithmetic

GE2L538 = L1_COMPR_ctrl_local.ATWDb2thres[7] & GE2L996 & GE2L238 # !L1_COMPR_ctrl_local.ATWDb2thres[7] & (GE2L996 # GE2L238);

--GE2L438 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1353
--operation mode is arithmetic

GE2L438 = CARRY(L1_COMPR_ctrl_local.ATWDb2thres[7] & (!GE2L238 # !GE2L996) # !L1_COMPR_ctrl_local.ATWDb2thres[7] & !GE2L996 & !GE2L238);


--GE2L738 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1354COMBOUT
--operation mode is arithmetic

GE2L738 = L1_COMPR_ctrl_local.ATWDb2thres[8] & GE2L896 & !GE2L438 # !L1_COMPR_ctrl_local.ATWDb2thres[8] & (GE2L896 # !GE2L438);

--GE2L638 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1354
--operation mode is arithmetic

GE2L638 = CARRY(L1_COMPR_ctrl_local.ATWDb2thres[8] & GE2L896 & !GE2L438 # !L1_COMPR_ctrl_local.ATWDb2thres[8] & (GE2L896 # !GE2L438));


--GE2L838 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1355
--operation mode is normal

GE2L838 = L1_COMPR_ctrl_local.ATWDb2thres[9] & GE2L796 & GE2L638 # !L1_COMPR_ctrl_local.ATWDb2thres[9] & (GE2L796 # GE2L638);


--GE2L048 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1356COMBOUT
--operation mode is arithmetic

GE2L048 = !L1_COMPR_ctrl_local.ATWDb1thres[0] & GE2L607;

--GE2L938 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1356
--operation mode is arithmetic

GE2L938 = CARRY(!L1_COMPR_ctrl_local.ATWDb1thres[0] & GE2L607);


--GE2L248 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1357COMBOUT
--operation mode is arithmetic

GE2L248 = L1_COMPR_ctrl_local.ATWDb1thres[1] & GE2L507 & GE2L938 # !L1_COMPR_ctrl_local.ATWDb1thres[1] & (GE2L507 # GE2L938);

--GE2L148 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1357
--operation mode is arithmetic

GE2L148 = CARRY(L1_COMPR_ctrl_local.ATWDb1thres[1] & (!GE2L938 # !GE2L507) # !L1_COMPR_ctrl_local.ATWDb1thres[1] & !GE2L507 & !GE2L938);


--GE2L448 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1358COMBOUT
--operation mode is arithmetic

GE2L448 = L1_COMPR_ctrl_local.ATWDb1thres[2] & GE2L407 & !GE2L148 # !L1_COMPR_ctrl_local.ATWDb1thres[2] & (GE2L407 # !GE2L148);

--GE2L348 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1358
--operation mode is arithmetic

GE2L348 = CARRY(L1_COMPR_ctrl_local.ATWDb1thres[2] & GE2L407 & !GE2L148 # !L1_COMPR_ctrl_local.ATWDb1thres[2] & (GE2L407 # !GE2L148));


--GE2L648 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1359COMBOUT
--operation mode is arithmetic

GE2L648 = L1_COMPR_ctrl_local.ATWDb1thres[3] & GE2L307 & GE2L348 # !L1_COMPR_ctrl_local.ATWDb1thres[3] & (GE2L307 # GE2L348);

--GE2L548 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1359
--operation mode is arithmetic

GE2L548 = CARRY(L1_COMPR_ctrl_local.ATWDb1thres[3] & (!GE2L348 # !GE2L307) # !L1_COMPR_ctrl_local.ATWDb1thres[3] & !GE2L307 & !GE2L348);


--GE2L848 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1360COMBOUT
--operation mode is arithmetic

GE2L848 = L1_COMPR_ctrl_local.ATWDb1thres[4] & GE2L207 & !GE2L548 # !L1_COMPR_ctrl_local.ATWDb1thres[4] & (GE2L207 # !GE2L548);

--GE2L748 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1360
--operation mode is arithmetic

GE2L748 = CARRY(L1_COMPR_ctrl_local.ATWDb1thres[4] & GE2L207 & !GE2L548 # !L1_COMPR_ctrl_local.ATWDb1thres[4] & (GE2L207 # !GE2L548));


--GE2L058 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1361COMBOUT
--operation mode is arithmetic

GE2L058 = L1_COMPR_ctrl_local.ATWDb1thres[5] & GE2L107 & GE2L748 # !L1_COMPR_ctrl_local.ATWDb1thres[5] & (GE2L107 # GE2L748);

--GE2L948 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1361
--operation mode is arithmetic

GE2L948 = CARRY(L1_COMPR_ctrl_local.ATWDb1thres[5] & (!GE2L748 # !GE2L107) # !L1_COMPR_ctrl_local.ATWDb1thres[5] & !GE2L107 & !GE2L748);


--GE2L258 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1362COMBOUT
--operation mode is arithmetic

GE2L258 = L1_COMPR_ctrl_local.ATWDb1thres[6] & GE2L007 & !GE2L948 # !L1_COMPR_ctrl_local.ATWDb1thres[6] & (GE2L007 # !GE2L948);

--GE2L158 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1362
--operation mode is arithmetic

GE2L158 = CARRY(L1_COMPR_ctrl_local.ATWDb1thres[6] & GE2L007 & !GE2L948 # !L1_COMPR_ctrl_local.ATWDb1thres[6] & (GE2L007 # !GE2L948));


--GE2L458 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1363COMBOUT
--operation mode is arithmetic

GE2L458 = L1_COMPR_ctrl_local.ATWDb1thres[7] & GE2L996 & GE2L158 # !L1_COMPR_ctrl_local.ATWDb1thres[7] & (GE2L996 # GE2L158);

--GE2L358 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1363
--operation mode is arithmetic

GE2L358 = CARRY(L1_COMPR_ctrl_local.ATWDb1thres[7] & (!GE2L158 # !GE2L996) # !L1_COMPR_ctrl_local.ATWDb1thres[7] & !GE2L996 & !GE2L158);


--GE2L658 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1364COMBOUT
--operation mode is arithmetic

GE2L658 = L1_COMPR_ctrl_local.ATWDb1thres[8] & GE2L896 & !GE2L358 # !L1_COMPR_ctrl_local.ATWDb1thres[8] & (GE2L896 # !GE2L358);

--GE2L558 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1364
--operation mode is arithmetic

GE2L558 = CARRY(L1_COMPR_ctrl_local.ATWDb1thres[8] & GE2L896 & !GE2L358 # !L1_COMPR_ctrl_local.ATWDb1thres[8] & (GE2L896 # !GE2L358));


--GE2L758 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1365
--operation mode is normal

GE2L758 = L1_COMPR_ctrl_local.ATWDb1thres[9] & GE2L796 & GE2L558 # !L1_COMPR_ctrl_local.ATWDb1thres[9] & (GE2L796 # GE2L558);


--GE2L958 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1366COMBOUT
--operation mode is arithmetic

GE2L958 = !L1_COMPR_ctrl_local.ATWDb3thres[0] & GE2L607;

--GE2L858 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1366
--operation mode is arithmetic

GE2L858 = CARRY(!L1_COMPR_ctrl_local.ATWDb3thres[0] & GE2L607);


--GE2L168 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1367COMBOUT
--operation mode is arithmetic

GE2L168 = L1_COMPR_ctrl_local.ATWDb3thres[1] & GE2L507 & GE2L858 # !L1_COMPR_ctrl_local.ATWDb3thres[1] & (GE2L507 # GE2L858);

--GE2L068 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1367
--operation mode is arithmetic

GE2L068 = CARRY(L1_COMPR_ctrl_local.ATWDb3thres[1] & (!GE2L858 # !GE2L507) # !L1_COMPR_ctrl_local.ATWDb3thres[1] & !GE2L507 & !GE2L858);


--GE2L368 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1368COMBOUT
--operation mode is arithmetic

GE2L368 = L1_COMPR_ctrl_local.ATWDb3thres[2] & GE2L407 & !GE2L068 # !L1_COMPR_ctrl_local.ATWDb3thres[2] & (GE2L407 # !GE2L068);

--GE2L268 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1368
--operation mode is arithmetic

GE2L268 = CARRY(L1_COMPR_ctrl_local.ATWDb3thres[2] & GE2L407 & !GE2L068 # !L1_COMPR_ctrl_local.ATWDb3thres[2] & (GE2L407 # !GE2L068));


--GE2L568 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1369COMBOUT
--operation mode is arithmetic

GE2L568 = L1_COMPR_ctrl_local.ATWDb3thres[3] & GE2L307 & GE2L268 # !L1_COMPR_ctrl_local.ATWDb3thres[3] & (GE2L307 # GE2L268);

--GE2L468 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1369
--operation mode is arithmetic

GE2L468 = CARRY(L1_COMPR_ctrl_local.ATWDb3thres[3] & (!GE2L268 # !GE2L307) # !L1_COMPR_ctrl_local.ATWDb3thres[3] & !GE2L307 & !GE2L268);


--GE2L768 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1370COMBOUT
--operation mode is arithmetic

GE2L768 = L1_COMPR_ctrl_local.ATWDb3thres[4] & GE2L207 & !GE2L468 # !L1_COMPR_ctrl_local.ATWDb3thres[4] & (GE2L207 # !GE2L468);

--GE2L668 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1370
--operation mode is arithmetic

GE2L668 = CARRY(L1_COMPR_ctrl_local.ATWDb3thres[4] & GE2L207 & !GE2L468 # !L1_COMPR_ctrl_local.ATWDb3thres[4] & (GE2L207 # !GE2L468));


--GE2L968 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1371COMBOUT
--operation mode is arithmetic

GE2L968 = L1_COMPR_ctrl_local.ATWDb3thres[5] & GE2L107 & GE2L668 # !L1_COMPR_ctrl_local.ATWDb3thres[5] & (GE2L107 # GE2L668);

--GE2L868 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1371
--operation mode is arithmetic

GE2L868 = CARRY(L1_COMPR_ctrl_local.ATWDb3thres[5] & (!GE2L668 # !GE2L107) # !L1_COMPR_ctrl_local.ATWDb3thres[5] & !GE2L107 & !GE2L668);


--GE2L178 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1372COMBOUT
--operation mode is arithmetic

GE2L178 = L1_COMPR_ctrl_local.ATWDb3thres[6] & GE2L007 & !GE2L868 # !L1_COMPR_ctrl_local.ATWDb3thres[6] & (GE2L007 # !GE2L868);

--GE2L078 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1372
--operation mode is arithmetic

GE2L078 = CARRY(L1_COMPR_ctrl_local.ATWDb3thres[6] & GE2L007 & !GE2L868 # !L1_COMPR_ctrl_local.ATWDb3thres[6] & (GE2L007 # !GE2L868));


--GE2L378 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1373COMBOUT
--operation mode is arithmetic

GE2L378 = L1_COMPR_ctrl_local.ATWDb3thres[7] & GE2L996 & GE2L078 # !L1_COMPR_ctrl_local.ATWDb3thres[7] & (GE2L996 # GE2L078);

--GE2L278 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1373
--operation mode is arithmetic

GE2L278 = CARRY(L1_COMPR_ctrl_local.ATWDb3thres[7] & (!GE2L078 # !GE2L996) # !L1_COMPR_ctrl_local.ATWDb3thres[7] & !GE2L996 & !GE2L078);


--GE2L578 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1374COMBOUT
--operation mode is arithmetic

GE2L578 = L1_COMPR_ctrl_local.ATWDb3thres[8] & GE2L896 & !GE2L278 # !L1_COMPR_ctrl_local.ATWDb3thres[8] & (GE2L896 # !GE2L278);

--GE2L478 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1374
--operation mode is arithmetic

GE2L478 = CARRY(L1_COMPR_ctrl_local.ATWDb3thres[8] & GE2L896 & !GE2L278 # !L1_COMPR_ctrl_local.ATWDb3thres[8] & (GE2L896 # !GE2L278));


--GE2L678 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1375
--operation mode is normal

GE2L678 = L1_COMPR_ctrl_local.ATWDb3thres[9] & GE2L796 & GE2L478 # !L1_COMPR_ctrl_local.ATWDb3thres[9] & (GE2L796 # GE2L478);


--NE2L972 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~294COMBOUT
--operation mode is arithmetic

NE2L972 = !L1_LC_ctrl_local.lc_self_window[0] & NE2L525;

--NE2L872 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~294
--operation mode is arithmetic

NE2L872 = CARRY(!L1_LC_ctrl_local.lc_self_window[0] & NE2L525);


--NE2L182 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~295COMBOUT
--operation mode is arithmetic

NE2L182 = L1_LC_ctrl_local.lc_self_window[1] & NE2L625 & NE2L872 # !L1_LC_ctrl_local.lc_self_window[1] & (NE2L625 # NE2L872);

--NE2L082 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~295
--operation mode is arithmetic

NE2L082 = CARRY(L1_LC_ctrl_local.lc_self_window[1] & (!NE2L872 # !NE2L625) # !L1_LC_ctrl_local.lc_self_window[1] & !NE2L625 & !NE2L872);


--NE2L382 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~296COMBOUT
--operation mode is arithmetic

NE2L382 = L1_LC_ctrl_local.lc_self_window[2] & NE2L725 & !NE2L082 # !L1_LC_ctrl_local.lc_self_window[2] & (NE2L725 # !NE2L082);

--NE2L282 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~296
--operation mode is arithmetic

NE2L282 = CARRY(L1_LC_ctrl_local.lc_self_window[2] & NE2L725 & !NE2L082 # !L1_LC_ctrl_local.lc_self_window[2] & (NE2L725 # !NE2L082));


--NE2L582 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~297COMBOUT
--operation mode is arithmetic

NE2L582 = L1_LC_ctrl_local.lc_self_window[3] & NE2L825 & NE2L282 # !L1_LC_ctrl_local.lc_self_window[3] & (NE2L825 # NE2L282);

--NE2L482 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~297
--operation mode is arithmetic

NE2L482 = CARRY(L1_LC_ctrl_local.lc_self_window[3] & (!NE2L282 # !NE2L825) # !L1_LC_ctrl_local.lc_self_window[3] & !NE2L825 & !NE2L282);


--NE2L782 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~298COMBOUT
--operation mode is arithmetic

NE2L782 = L1_LC_ctrl_local.lc_self_window[4] & NE2L925 & !NE2L482 # !L1_LC_ctrl_local.lc_self_window[4] & (NE2L925 # !NE2L482);

--NE2L682 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~298
--operation mode is arithmetic

NE2L682 = CARRY(L1_LC_ctrl_local.lc_self_window[4] & NE2L925 & !NE2L482 # !L1_LC_ctrl_local.lc_self_window[4] & (NE2L925 # !NE2L482));


--NE2L882 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~299
--operation mode is normal

NE2L882 = L1_LC_ctrl_local.lc_self_window[5] & NE2L035 & NE2L682 # !L1_LC_ctrl_local.lc_self_window[5] & (NE2L035 # NE2L682);


--GE1L008 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1344COMBOUT
--operation mode is arithmetic

GE1L008 = !L1_COMPR_ctrl_local.ATWDa0thres[0] & GE1L307;

--GE1L997 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1344
--operation mode is arithmetic

GE1L997 = CARRY(!L1_COMPR_ctrl_local.ATWDa0thres[0] & GE1L307);


--GE1L208 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1345COMBOUT
--operation mode is arithmetic

GE1L208 = L1_COMPR_ctrl_local.ATWDa0thres[1] & GE1L207 & GE1L997 # !L1_COMPR_ctrl_local.ATWDa0thres[1] & (GE1L207 # GE1L997);

--GE1L108 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1345
--operation mode is arithmetic

GE1L108 = CARRY(L1_COMPR_ctrl_local.ATWDa0thres[1] & (!GE1L997 # !GE1L207) # !L1_COMPR_ctrl_local.ATWDa0thres[1] & !GE1L207 & !GE1L997);


--GE1L408 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1346COMBOUT
--operation mode is arithmetic

GE1L408 = L1_COMPR_ctrl_local.ATWDa0thres[2] & GE1L107 & !GE1L108 # !L1_COMPR_ctrl_local.ATWDa0thres[2] & (GE1L107 # !GE1L108);

--GE1L308 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1346
--operation mode is arithmetic

GE1L308 = CARRY(L1_COMPR_ctrl_local.ATWDa0thres[2] & GE1L107 & !GE1L108 # !L1_COMPR_ctrl_local.ATWDa0thres[2] & (GE1L107 # !GE1L108));


--GE1L608 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1347COMBOUT
--operation mode is arithmetic

GE1L608 = L1_COMPR_ctrl_local.ATWDa0thres[3] & GE1L007 & GE1L308 # !L1_COMPR_ctrl_local.ATWDa0thres[3] & (GE1L007 # GE1L308);

--GE1L508 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1347
--operation mode is arithmetic

GE1L508 = CARRY(L1_COMPR_ctrl_local.ATWDa0thres[3] & (!GE1L308 # !GE1L007) # !L1_COMPR_ctrl_local.ATWDa0thres[3] & !GE1L007 & !GE1L308);


--GE1L808 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1348COMBOUT
--operation mode is arithmetic

GE1L808 = L1_COMPR_ctrl_local.ATWDa0thres[4] & GE1L996 & !GE1L508 # !L1_COMPR_ctrl_local.ATWDa0thres[4] & (GE1L996 # !GE1L508);

--GE1L708 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1348
--operation mode is arithmetic

GE1L708 = CARRY(L1_COMPR_ctrl_local.ATWDa0thres[4] & GE1L996 & !GE1L508 # !L1_COMPR_ctrl_local.ATWDa0thres[4] & (GE1L996 # !GE1L508));


--GE1L018 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1349COMBOUT
--operation mode is arithmetic

GE1L018 = L1_COMPR_ctrl_local.ATWDa0thres[5] & GE1L896 & GE1L708 # !L1_COMPR_ctrl_local.ATWDa0thres[5] & (GE1L896 # GE1L708);

--GE1L908 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1349
--operation mode is arithmetic

GE1L908 = CARRY(L1_COMPR_ctrl_local.ATWDa0thres[5] & (!GE1L708 # !GE1L896) # !L1_COMPR_ctrl_local.ATWDa0thres[5] & !GE1L896 & !GE1L708);


--GE1L218 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1350COMBOUT
--operation mode is arithmetic

GE1L218 = L1_COMPR_ctrl_local.ATWDa0thres[6] & GE1L796 & !GE1L908 # !L1_COMPR_ctrl_local.ATWDa0thres[6] & (GE1L796 # !GE1L908);

--GE1L118 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1350
--operation mode is arithmetic

GE1L118 = CARRY(L1_COMPR_ctrl_local.ATWDa0thres[6] & GE1L796 & !GE1L908 # !L1_COMPR_ctrl_local.ATWDa0thres[6] & (GE1L796 # !GE1L908));


--GE1L418 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1351COMBOUT
--operation mode is arithmetic

GE1L418 = L1_COMPR_ctrl_local.ATWDa0thres[7] & GE1L696 & GE1L118 # !L1_COMPR_ctrl_local.ATWDa0thres[7] & (GE1L696 # GE1L118);

--GE1L318 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1351
--operation mode is arithmetic

GE1L318 = CARRY(L1_COMPR_ctrl_local.ATWDa0thres[7] & (!GE1L118 # !GE1L696) # !L1_COMPR_ctrl_local.ATWDa0thres[7] & !GE1L696 & !GE1L118);


--GE1L618 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1352COMBOUT
--operation mode is arithmetic

GE1L618 = L1_COMPR_ctrl_local.ATWDa0thres[8] & GE1L596 & !GE1L318 # !L1_COMPR_ctrl_local.ATWDa0thres[8] & (GE1L596 # !GE1L318);

--GE1L518 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1352
--operation mode is arithmetic

GE1L518 = CARRY(L1_COMPR_ctrl_local.ATWDa0thres[8] & GE1L596 & !GE1L318 # !L1_COMPR_ctrl_local.ATWDa0thres[8] & (GE1L596 # !GE1L318));


--GE1L718 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1353
--operation mode is normal

GE1L718 = L1_COMPR_ctrl_local.ATWDa0thres[9] & GE1L496 & GE1L518 # !L1_COMPR_ctrl_local.ATWDa0thres[9] & (GE1L496 # GE1L518);


--GE1L918 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1354COMBOUT
--operation mode is arithmetic

GE1L918 = !L1_COMPR_ctrl_local.ATWDa2thres[0] & GE1L307;

--GE1L818 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1354
--operation mode is arithmetic

GE1L818 = CARRY(!L1_COMPR_ctrl_local.ATWDa2thres[0] & GE1L307);


--GE1L128 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1355COMBOUT
--operation mode is arithmetic

GE1L128 = L1_COMPR_ctrl_local.ATWDa2thres[1] & GE1L207 & GE1L818 # !L1_COMPR_ctrl_local.ATWDa2thres[1] & (GE1L207 # GE1L818);

--GE1L028 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1355
--operation mode is arithmetic

GE1L028 = CARRY(L1_COMPR_ctrl_local.ATWDa2thres[1] & (!GE1L818 # !GE1L207) # !L1_COMPR_ctrl_local.ATWDa2thres[1] & !GE1L207 & !GE1L818);


--GE1L328 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1356COMBOUT
--operation mode is arithmetic

GE1L328 = L1_COMPR_ctrl_local.ATWDa2thres[2] & GE1L107 & !GE1L028 # !L1_COMPR_ctrl_local.ATWDa2thres[2] & (GE1L107 # !GE1L028);

--GE1L228 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1356
--operation mode is arithmetic

GE1L228 = CARRY(L1_COMPR_ctrl_local.ATWDa2thres[2] & GE1L107 & !GE1L028 # !L1_COMPR_ctrl_local.ATWDa2thres[2] & (GE1L107 # !GE1L028));


--GE1L528 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1357COMBOUT
--operation mode is arithmetic

GE1L528 = L1_COMPR_ctrl_local.ATWDa2thres[3] & GE1L007 & GE1L228 # !L1_COMPR_ctrl_local.ATWDa2thres[3] & (GE1L007 # GE1L228);

--GE1L428 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1357
--operation mode is arithmetic

GE1L428 = CARRY(L1_COMPR_ctrl_local.ATWDa2thres[3] & (!GE1L228 # !GE1L007) # !L1_COMPR_ctrl_local.ATWDa2thres[3] & !GE1L007 & !GE1L228);


--GE1L728 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1358COMBOUT
--operation mode is arithmetic

GE1L728 = L1_COMPR_ctrl_local.ATWDa2thres[4] & GE1L996 & !GE1L428 # !L1_COMPR_ctrl_local.ATWDa2thres[4] & (GE1L996 # !GE1L428);

--GE1L628 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1358
--operation mode is arithmetic

GE1L628 = CARRY(L1_COMPR_ctrl_local.ATWDa2thres[4] & GE1L996 & !GE1L428 # !L1_COMPR_ctrl_local.ATWDa2thres[4] & (GE1L996 # !GE1L428));


--GE1L928 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1359COMBOUT
--operation mode is arithmetic

GE1L928 = L1_COMPR_ctrl_local.ATWDa2thres[5] & GE1L896 & GE1L628 # !L1_COMPR_ctrl_local.ATWDa2thres[5] & (GE1L896 # GE1L628);

--GE1L828 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1359
--operation mode is arithmetic

GE1L828 = CARRY(L1_COMPR_ctrl_local.ATWDa2thres[5] & (!GE1L628 # !GE1L896) # !L1_COMPR_ctrl_local.ATWDa2thres[5] & !GE1L896 & !GE1L628);


--GE1L138 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1360COMBOUT
--operation mode is arithmetic

GE1L138 = L1_COMPR_ctrl_local.ATWDa2thres[6] & GE1L796 & !GE1L828 # !L1_COMPR_ctrl_local.ATWDa2thres[6] & (GE1L796 # !GE1L828);

--GE1L038 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1360
--operation mode is arithmetic

GE1L038 = CARRY(L1_COMPR_ctrl_local.ATWDa2thres[6] & GE1L796 & !GE1L828 # !L1_COMPR_ctrl_local.ATWDa2thres[6] & (GE1L796 # !GE1L828));


--GE1L338 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1361COMBOUT
--operation mode is arithmetic

GE1L338 = L1_COMPR_ctrl_local.ATWDa2thres[7] & GE1L696 & GE1L038 # !L1_COMPR_ctrl_local.ATWDa2thres[7] & (GE1L696 # GE1L038);

--GE1L238 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1361
--operation mode is arithmetic

GE1L238 = CARRY(L1_COMPR_ctrl_local.ATWDa2thres[7] & (!GE1L038 # !GE1L696) # !L1_COMPR_ctrl_local.ATWDa2thres[7] & !GE1L696 & !GE1L038);


--GE1L538 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1362COMBOUT
--operation mode is arithmetic

GE1L538 = L1_COMPR_ctrl_local.ATWDa2thres[8] & GE1L596 & !GE1L238 # !L1_COMPR_ctrl_local.ATWDa2thres[8] & (GE1L596 # !GE1L238);

--GE1L438 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1362
--operation mode is arithmetic

GE1L438 = CARRY(L1_COMPR_ctrl_local.ATWDa2thres[8] & GE1L596 & !GE1L238 # !L1_COMPR_ctrl_local.ATWDa2thres[8] & (GE1L596 # !GE1L238));


--GE1L638 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1363
--operation mode is normal

GE1L638 = L1_COMPR_ctrl_local.ATWDa2thres[9] & GE1L496 & GE1L438 # !L1_COMPR_ctrl_local.ATWDa2thres[9] & (GE1L496 # GE1L438);


--GE1L838 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1364COMBOUT
--operation mode is arithmetic

GE1L838 = !L1_COMPR_ctrl_local.ATWDa1thres[0] & GE1L307;

--GE1L738 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1364
--operation mode is arithmetic

GE1L738 = CARRY(!L1_COMPR_ctrl_local.ATWDa1thres[0] & GE1L307);


--GE1L048 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1365COMBOUT
--operation mode is arithmetic

GE1L048 = L1_COMPR_ctrl_local.ATWDa1thres[1] & GE1L207 & GE1L738 # !L1_COMPR_ctrl_local.ATWDa1thres[1] & (GE1L207 # GE1L738);

--GE1L938 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1365
--operation mode is arithmetic

GE1L938 = CARRY(L1_COMPR_ctrl_local.ATWDa1thres[1] & (!GE1L738 # !GE1L207) # !L1_COMPR_ctrl_local.ATWDa1thres[1] & !GE1L207 & !GE1L738);


--GE1L248 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1366COMBOUT
--operation mode is arithmetic

GE1L248 = L1_COMPR_ctrl_local.ATWDa1thres[2] & GE1L107 & !GE1L938 # !L1_COMPR_ctrl_local.ATWDa1thres[2] & (GE1L107 # !GE1L938);

--GE1L148 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1366
--operation mode is arithmetic

GE1L148 = CARRY(L1_COMPR_ctrl_local.ATWDa1thres[2] & GE1L107 & !GE1L938 # !L1_COMPR_ctrl_local.ATWDa1thres[2] & (GE1L107 # !GE1L938));


--GE1L448 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1367COMBOUT
--operation mode is arithmetic

GE1L448 = L1_COMPR_ctrl_local.ATWDa1thres[3] & GE1L007 & GE1L148 # !L1_COMPR_ctrl_local.ATWDa1thres[3] & (GE1L007 # GE1L148);

--GE1L348 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1367
--operation mode is arithmetic

GE1L348 = CARRY(L1_COMPR_ctrl_local.ATWDa1thres[3] & (!GE1L148 # !GE1L007) # !L1_COMPR_ctrl_local.ATWDa1thres[3] & !GE1L007 & !GE1L148);


--GE1L648 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1368COMBOUT
--operation mode is arithmetic

GE1L648 = L1_COMPR_ctrl_local.ATWDa1thres[4] & GE1L996 & !GE1L348 # !L1_COMPR_ctrl_local.ATWDa1thres[4] & (GE1L996 # !GE1L348);

--GE1L548 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1368
--operation mode is arithmetic

GE1L548 = CARRY(L1_COMPR_ctrl_local.ATWDa1thres[4] & GE1L996 & !GE1L348 # !L1_COMPR_ctrl_local.ATWDa1thres[4] & (GE1L996 # !GE1L348));


--GE1L848 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1369COMBOUT
--operation mode is arithmetic

GE1L848 = L1_COMPR_ctrl_local.ATWDa1thres[5] & GE1L896 & GE1L548 # !L1_COMPR_ctrl_local.ATWDa1thres[5] & (GE1L896 # GE1L548);

--GE1L748 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1369
--operation mode is arithmetic

GE1L748 = CARRY(L1_COMPR_ctrl_local.ATWDa1thres[5] & (!GE1L548 # !GE1L896) # !L1_COMPR_ctrl_local.ATWDa1thres[5] & !GE1L896 & !GE1L548);


--GE1L058 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1370COMBOUT
--operation mode is arithmetic

GE1L058 = L1_COMPR_ctrl_local.ATWDa1thres[6] & GE1L796 & !GE1L748 # !L1_COMPR_ctrl_local.ATWDa1thres[6] & (GE1L796 # !GE1L748);

--GE1L948 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1370
--operation mode is arithmetic

GE1L948 = CARRY(L1_COMPR_ctrl_local.ATWDa1thres[6] & GE1L796 & !GE1L748 # !L1_COMPR_ctrl_local.ATWDa1thres[6] & (GE1L796 # !GE1L748));


--GE1L258 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1371COMBOUT
--operation mode is arithmetic

GE1L258 = L1_COMPR_ctrl_local.ATWDa1thres[7] & GE1L696 & GE1L948 # !L1_COMPR_ctrl_local.ATWDa1thres[7] & (GE1L696 # GE1L948);

--GE1L158 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1371
--operation mode is arithmetic

GE1L158 = CARRY(L1_COMPR_ctrl_local.ATWDa1thres[7] & (!GE1L948 # !GE1L696) # !L1_COMPR_ctrl_local.ATWDa1thres[7] & !GE1L696 & !GE1L948);


--GE1L458 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1372COMBOUT
--operation mode is arithmetic

GE1L458 = L1_COMPR_ctrl_local.ATWDa1thres[8] & GE1L596 & !GE1L158 # !L1_COMPR_ctrl_local.ATWDa1thres[8] & (GE1L596 # !GE1L158);

--GE1L358 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1372
--operation mode is arithmetic

GE1L358 = CARRY(L1_COMPR_ctrl_local.ATWDa1thres[8] & GE1L596 & !GE1L158 # !L1_COMPR_ctrl_local.ATWDa1thres[8] & (GE1L596 # !GE1L158));


--GE1L558 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1373
--operation mode is normal

GE1L558 = L1_COMPR_ctrl_local.ATWDa1thres[9] & GE1L496 & GE1L358 # !L1_COMPR_ctrl_local.ATWDa1thres[9] & (GE1L496 # GE1L358);


--GE1L758 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1374COMBOUT
--operation mode is arithmetic

GE1L758 = !L1_COMPR_ctrl_local.ATWDa3thres[0] & GE1L307;

--GE1L658 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1374
--operation mode is arithmetic

GE1L658 = CARRY(!L1_COMPR_ctrl_local.ATWDa3thres[0] & GE1L307);


--GE1L958 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1375COMBOUT
--operation mode is arithmetic

GE1L958 = L1_COMPR_ctrl_local.ATWDa3thres[1] & GE1L207 & GE1L658 # !L1_COMPR_ctrl_local.ATWDa3thres[1] & (GE1L207 # GE1L658);

--GE1L858 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1375
--operation mode is arithmetic

GE1L858 = CARRY(L1_COMPR_ctrl_local.ATWDa3thres[1] & (!GE1L658 # !GE1L207) # !L1_COMPR_ctrl_local.ATWDa3thres[1] & !GE1L207 & !GE1L658);


--GE1L168 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1376COMBOUT
--operation mode is arithmetic

GE1L168 = L1_COMPR_ctrl_local.ATWDa3thres[2] & GE1L107 & !GE1L858 # !L1_COMPR_ctrl_local.ATWDa3thres[2] & (GE1L107 # !GE1L858);

--GE1L068 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1376
--operation mode is arithmetic

GE1L068 = CARRY(L1_COMPR_ctrl_local.ATWDa3thres[2] & GE1L107 & !GE1L858 # !L1_COMPR_ctrl_local.ATWDa3thres[2] & (GE1L107 # !GE1L858));


--GE1L368 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1377COMBOUT
--operation mode is arithmetic

GE1L368 = L1_COMPR_ctrl_local.ATWDa3thres[3] & GE1L007 & GE1L068 # !L1_COMPR_ctrl_local.ATWDa3thres[3] & (GE1L007 # GE1L068);

--GE1L268 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1377
--operation mode is arithmetic

GE1L268 = CARRY(L1_COMPR_ctrl_local.ATWDa3thres[3] & (!GE1L068 # !GE1L007) # !L1_COMPR_ctrl_local.ATWDa3thres[3] & !GE1L007 & !GE1L068);


--GE1L568 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1378COMBOUT
--operation mode is arithmetic

GE1L568 = L1_COMPR_ctrl_local.ATWDa3thres[4] & GE1L996 & !GE1L268 # !L1_COMPR_ctrl_local.ATWDa3thres[4] & (GE1L996 # !GE1L268);

--GE1L468 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1378
--operation mode is arithmetic

GE1L468 = CARRY(L1_COMPR_ctrl_local.ATWDa3thres[4] & GE1L996 & !GE1L268 # !L1_COMPR_ctrl_local.ATWDa3thres[4] & (GE1L996 # !GE1L268));


--GE1L768 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1379COMBOUT
--operation mode is arithmetic

GE1L768 = L1_COMPR_ctrl_local.ATWDa3thres[5] & GE1L896 & GE1L468 # !L1_COMPR_ctrl_local.ATWDa3thres[5] & (GE1L896 # GE1L468);

--GE1L668 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1379
--operation mode is arithmetic

GE1L668 = CARRY(L1_COMPR_ctrl_local.ATWDa3thres[5] & (!GE1L468 # !GE1L896) # !L1_COMPR_ctrl_local.ATWDa3thres[5] & !GE1L896 & !GE1L468);


--GE1L968 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1380COMBOUT
--operation mode is arithmetic

GE1L968 = L1_COMPR_ctrl_local.ATWDa3thres[6] & GE1L796 & !GE1L668 # !L1_COMPR_ctrl_local.ATWDa3thres[6] & (GE1L796 # !GE1L668);

--GE1L868 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1380
--operation mode is arithmetic

GE1L868 = CARRY(L1_COMPR_ctrl_local.ATWDa3thres[6] & GE1L796 & !GE1L668 # !L1_COMPR_ctrl_local.ATWDa3thres[6] & (GE1L796 # !GE1L668));


--GE1L178 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1381COMBOUT
--operation mode is arithmetic

GE1L178 = L1_COMPR_ctrl_local.ATWDa3thres[7] & GE1L696 & GE1L868 # !L1_COMPR_ctrl_local.ATWDa3thres[7] & (GE1L696 # GE1L868);

--GE1L078 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1381
--operation mode is arithmetic

GE1L078 = CARRY(L1_COMPR_ctrl_local.ATWDa3thres[7] & (!GE1L868 # !GE1L696) # !L1_COMPR_ctrl_local.ATWDa3thres[7] & !GE1L696 & !GE1L868);


--GE1L378 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1382COMBOUT
--operation mode is arithmetic

GE1L378 = L1_COMPR_ctrl_local.ATWDa3thres[8] & GE1L596 & !GE1L078 # !L1_COMPR_ctrl_local.ATWDa3thres[8] & (GE1L596 # !GE1L078);

--GE1L278 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1382
--operation mode is arithmetic

GE1L278 = CARRY(L1_COMPR_ctrl_local.ATWDa3thres[8] & GE1L596 & !GE1L078 # !L1_COMPR_ctrl_local.ATWDa3thres[8] & (GE1L596 # !GE1L078));


--GE1L478 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1383
--operation mode is normal

GE1L478 = L1_COMPR_ctrl_local.ATWDa3thres[9] & GE1L496 & GE1L278 # !L1_COMPR_ctrl_local.ATWDa3thres[9] & (GE1L496 # GE1L278);


--NE1L152 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~240COMBOUT
--operation mode is arithmetic

NE1L152 = !L1_LC_ctrl_local.lc_self_window[0] & NE1L083;

--NE1L052 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~240
--operation mode is arithmetic

NE1L052 = CARRY(!L1_LC_ctrl_local.lc_self_window[0] & NE1L083);


--NE1L352 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~241COMBOUT
--operation mode is arithmetic

NE1L352 = L1_LC_ctrl_local.lc_self_window[1] & NE1L183 & NE1L052 # !L1_LC_ctrl_local.lc_self_window[1] & (NE1L183 # NE1L052);

--NE1L252 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~241
--operation mode is arithmetic

NE1L252 = CARRY(L1_LC_ctrl_local.lc_self_window[1] & (!NE1L052 # !NE1L183) # !L1_LC_ctrl_local.lc_self_window[1] & !NE1L183 & !NE1L052);


--NE1L552 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~242COMBOUT
--operation mode is arithmetic

NE1L552 = L1_LC_ctrl_local.lc_self_window[2] & NE1L283 & !NE1L252 # !L1_LC_ctrl_local.lc_self_window[2] & (NE1L283 # !NE1L252);

--NE1L452 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~242
--operation mode is arithmetic

NE1L452 = CARRY(L1_LC_ctrl_local.lc_self_window[2] & NE1L283 & !NE1L252 # !L1_LC_ctrl_local.lc_self_window[2] & (NE1L283 # !NE1L252));


--NE1L752 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~243COMBOUT
--operation mode is arithmetic

NE1L752 = L1_LC_ctrl_local.lc_self_window[3] & NE1L383 & NE1L452 # !L1_LC_ctrl_local.lc_self_window[3] & (NE1L383 # NE1L452);

--NE1L652 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~243
--operation mode is arithmetic

NE1L652 = CARRY(L1_LC_ctrl_local.lc_self_window[3] & (!NE1L452 # !NE1L383) # !L1_LC_ctrl_local.lc_self_window[3] & !NE1L383 & !NE1L452);


--NE1L952 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~244COMBOUT
--operation mode is arithmetic

NE1L952 = L1_LC_ctrl_local.lc_self_window[4] & NE1L483 & !NE1L652 # !L1_LC_ctrl_local.lc_self_window[4] & (NE1L483 # !NE1L652);

--NE1L852 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~244
--operation mode is arithmetic

NE1L852 = CARRY(L1_LC_ctrl_local.lc_self_window[4] & NE1L483 & !NE1L652 # !L1_LC_ctrl_local.lc_self_window[4] & (NE1L483 # !NE1L652));


--NE1L062 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~245
--operation mode is normal

NE1L062 = L1_LC_ctrl_local.lc_self_window[5] & NE1L583 & NE1L852 # !L1_LC_ctrl_local.lc_self_window[5] & (NE1L583 # NE1L852);


--J1L821 is rate_meters:inst_rate_meters|i~267COMBOUT
--operation mode is arithmetic

J1L821 = !R93_q[1] & L1_RM_ctrl_local.rm_rate_dead[0];

--J1L721 is rate_meters:inst_rate_meters|i~267
--operation mode is arithmetic

J1L721 = CARRY(!R93_q[1] & L1_RM_ctrl_local.rm_rate_dead[0]);


--J1L031 is rate_meters:inst_rate_meters|i~268COMBOUT
--operation mode is arithmetic

J1L031 = R93_q[2] & L1_RM_ctrl_local.rm_rate_dead[1] & J1L721 # !R93_q[2] & (L1_RM_ctrl_local.rm_rate_dead[1] # J1L721);

--J1L921 is rate_meters:inst_rate_meters|i~268
--operation mode is arithmetic

J1L921 = CARRY(R93_q[2] & (!J1L721 # !L1_RM_ctrl_local.rm_rate_dead[1]) # !R93_q[2] & !L1_RM_ctrl_local.rm_rate_dead[1] & !J1L721);


--J1L231 is rate_meters:inst_rate_meters|i~269COMBOUT
--operation mode is arithmetic

J1L231 = R93_q[3] & L1_RM_ctrl_local.rm_rate_dead[2] & !J1L921 # !R93_q[3] & (L1_RM_ctrl_local.rm_rate_dead[2] # !J1L921);

--J1L131 is rate_meters:inst_rate_meters|i~269
--operation mode is arithmetic

J1L131 = CARRY(R93_q[3] & L1_RM_ctrl_local.rm_rate_dead[2] & !J1L921 # !R93_q[3] & (L1_RM_ctrl_local.rm_rate_dead[2] # !J1L921));


--J1L431 is rate_meters:inst_rate_meters|i~270COMBOUT
--operation mode is arithmetic

J1L431 = R93_q[4] & L1_RM_ctrl_local.rm_rate_dead[3] & J1L131 # !R93_q[4] & (L1_RM_ctrl_local.rm_rate_dead[3] # J1L131);

--J1L331 is rate_meters:inst_rate_meters|i~270
--operation mode is arithmetic

J1L331 = CARRY(R93_q[4] & (!J1L131 # !L1_RM_ctrl_local.rm_rate_dead[3]) # !R93_q[4] & !L1_RM_ctrl_local.rm_rate_dead[3] & !J1L131);


--J1L631 is rate_meters:inst_rate_meters|i~271COMBOUT
--operation mode is arithmetic

J1L631 = R93_q[5] & L1_RM_ctrl_local.rm_rate_dead[4] & !J1L331 # !R93_q[5] & (L1_RM_ctrl_local.rm_rate_dead[4] # !J1L331);

--J1L531 is rate_meters:inst_rate_meters|i~271
--operation mode is arithmetic

J1L531 = CARRY(R93_q[5] & L1_RM_ctrl_local.rm_rate_dead[4] & !J1L331 # !R93_q[5] & (L1_RM_ctrl_local.rm_rate_dead[4] # !J1L331));


--J1L831 is rate_meters:inst_rate_meters|i~272COMBOUT
--operation mode is arithmetic

J1L831 = R93_q[6] & L1_RM_ctrl_local.rm_rate_dead[5] & J1L531 # !R93_q[6] & (L1_RM_ctrl_local.rm_rate_dead[5] # J1L531);

--J1L731 is rate_meters:inst_rate_meters|i~272
--operation mode is arithmetic

J1L731 = CARRY(R93_q[6] & (!J1L531 # !L1_RM_ctrl_local.rm_rate_dead[5]) # !R93_q[6] & !L1_RM_ctrl_local.rm_rate_dead[5] & !J1L531);


--J1L041 is rate_meters:inst_rate_meters|i~273COMBOUT
--operation mode is arithmetic

J1L041 = R93_q[7] & L1_RM_ctrl_local.rm_rate_dead[6] & !J1L731 # !R93_q[7] & (L1_RM_ctrl_local.rm_rate_dead[6] # !J1L731);

--J1L931 is rate_meters:inst_rate_meters|i~273
--operation mode is arithmetic

J1L931 = CARRY(R93_q[7] & L1_RM_ctrl_local.rm_rate_dead[6] & !J1L731 # !R93_q[7] & (L1_RM_ctrl_local.rm_rate_dead[6] # !J1L731));


--J1L241 is rate_meters:inst_rate_meters|i~274COMBOUT
--operation mode is arithmetic

J1L241 = R93_q[8] & L1_RM_ctrl_local.rm_rate_dead[7] & J1L931 # !R93_q[8] & (L1_RM_ctrl_local.rm_rate_dead[7] # J1L931);

--J1L141 is rate_meters:inst_rate_meters|i~274
--operation mode is arithmetic

J1L141 = CARRY(R93_q[8] & (!J1L931 # !L1_RM_ctrl_local.rm_rate_dead[7]) # !R93_q[8] & !L1_RM_ctrl_local.rm_rate_dead[7] & !J1L931);


--J1L341 is rate_meters:inst_rate_meters|i~275
--operation mode is normal

J1L341 = R93_q[9] & L1_RM_ctrl_local.rm_rate_dead[8] & !J1L141 # !R93_q[9] & (L1_RM_ctrl_local.rm_rate_dead[8] # !J1L141);


--J1L541 is rate_meters:inst_rate_meters|i~276COMBOUT
--operation mode is arithmetic

J1L541 = !R83_q[1] & L1_RM_ctrl_local.rm_rate_dead[0];

--J1L441 is rate_meters:inst_rate_meters|i~276
--operation mode is arithmetic

J1L441 = CARRY(!R83_q[1] & L1_RM_ctrl_local.rm_rate_dead[0]);


--J1L741 is rate_meters:inst_rate_meters|i~277COMBOUT
--operation mode is arithmetic

J1L741 = R83_q[2] & L1_RM_ctrl_local.rm_rate_dead[1] & J1L441 # !R83_q[2] & (L1_RM_ctrl_local.rm_rate_dead[1] # J1L441);

--J1L641 is rate_meters:inst_rate_meters|i~277
--operation mode is arithmetic

J1L641 = CARRY(R83_q[2] & (!J1L441 # !L1_RM_ctrl_local.rm_rate_dead[1]) # !R83_q[2] & !L1_RM_ctrl_local.rm_rate_dead[1] & !J1L441);


--J1L941 is rate_meters:inst_rate_meters|i~278COMBOUT
--operation mode is arithmetic

J1L941 = R83_q[3] & L1_RM_ctrl_local.rm_rate_dead[2] & !J1L641 # !R83_q[3] & (L1_RM_ctrl_local.rm_rate_dead[2] # !J1L641);

--J1L841 is rate_meters:inst_rate_meters|i~278
--operation mode is arithmetic

J1L841 = CARRY(R83_q[3] & L1_RM_ctrl_local.rm_rate_dead[2] & !J1L641 # !R83_q[3] & (L1_RM_ctrl_local.rm_rate_dead[2] # !J1L641));


--J1L151 is rate_meters:inst_rate_meters|i~279COMBOUT
--operation mode is arithmetic

J1L151 = R83_q[4] & L1_RM_ctrl_local.rm_rate_dead[3] & J1L841 # !R83_q[4] & (L1_RM_ctrl_local.rm_rate_dead[3] # J1L841);

--J1L051 is rate_meters:inst_rate_meters|i~279
--operation mode is arithmetic

J1L051 = CARRY(R83_q[4] & (!J1L841 # !L1_RM_ctrl_local.rm_rate_dead[3]) # !R83_q[4] & !L1_RM_ctrl_local.rm_rate_dead[3] & !J1L841);


--J1L351 is rate_meters:inst_rate_meters|i~280COMBOUT
--operation mode is arithmetic

J1L351 = R83_q[5] & L1_RM_ctrl_local.rm_rate_dead[4] & !J1L051 # !R83_q[5] & (L1_RM_ctrl_local.rm_rate_dead[4] # !J1L051);

--J1L251 is rate_meters:inst_rate_meters|i~280
--operation mode is arithmetic

J1L251 = CARRY(R83_q[5] & L1_RM_ctrl_local.rm_rate_dead[4] & !J1L051 # !R83_q[5] & (L1_RM_ctrl_local.rm_rate_dead[4] # !J1L051));


--J1L551 is rate_meters:inst_rate_meters|i~281COMBOUT
--operation mode is arithmetic

J1L551 = R83_q[6] & L1_RM_ctrl_local.rm_rate_dead[5] & J1L251 # !R83_q[6] & (L1_RM_ctrl_local.rm_rate_dead[5] # J1L251);

--J1L451 is rate_meters:inst_rate_meters|i~281
--operation mode is arithmetic

J1L451 = CARRY(R83_q[6] & (!J1L251 # !L1_RM_ctrl_local.rm_rate_dead[5]) # !R83_q[6] & !L1_RM_ctrl_local.rm_rate_dead[5] & !J1L251);


--J1L751 is rate_meters:inst_rate_meters|i~282COMBOUT
--operation mode is arithmetic

J1L751 = R83_q[7] & L1_RM_ctrl_local.rm_rate_dead[6] & !J1L451 # !R83_q[7] & (L1_RM_ctrl_local.rm_rate_dead[6] # !J1L451);

--J1L651 is rate_meters:inst_rate_meters|i~282
--operation mode is arithmetic

J1L651 = CARRY(R83_q[7] & L1_RM_ctrl_local.rm_rate_dead[6] & !J1L451 # !R83_q[7] & (L1_RM_ctrl_local.rm_rate_dead[6] # !J1L451));


--J1L951 is rate_meters:inst_rate_meters|i~283COMBOUT
--operation mode is arithmetic

J1L951 = R83_q[8] & L1_RM_ctrl_local.rm_rate_dead[7] & J1L651 # !R83_q[8] & (L1_RM_ctrl_local.rm_rate_dead[7] # J1L651);

--J1L851 is rate_meters:inst_rate_meters|i~283
--operation mode is arithmetic

J1L851 = CARRY(R83_q[8] & (!J1L651 # !L1_RM_ctrl_local.rm_rate_dead[7]) # !R83_q[8] & !L1_RM_ctrl_local.rm_rate_dead[7] & !J1L651);


--J1L061 is rate_meters:inst_rate_meters|i~284
--operation mode is normal

J1L061 = R83_q[9] & L1_RM_ctrl_local.rm_rate_dead[8] & !J1L851 # !R83_q[9] & (L1_RM_ctrl_local.rm_rate_dead[8] # !J1L851);


--GE2L878 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1376COMBOUT
--operation mode is arithmetic

GE2L878 = GND;

--GE2L778 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1376
--operation mode is arithmetic

GE2L778 = CARRY(GND);


--GE2L088 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1377COMBOUT
--operation mode is arithmetic

GE2L088 = GE2_p[1] & GE2_m[1] & GE2L778 # !GE2_p[1] & (GE2_m[1] # GE2L778);

--GE2L978 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1377
--operation mode is arithmetic

GE2L978 = CARRY(GE2_p[1] & (!GE2L778 # !GE2_m[1]) # !GE2_p[1] & !GE2_m[1] & !GE2L778);


--GE2L288 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1378COMBOUT
--operation mode is arithmetic

GE2L288 = GE2_p[2] & GE2_m[2] & !GE2L978 # !GE2_p[2] & (GE2_m[2] # !GE2L978);

--GE2L188 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1378
--operation mode is arithmetic

GE2L188 = CARRY(GE2_p[2] & GE2_m[2] & !GE2L978 # !GE2_p[2] & (GE2_m[2] # !GE2L978));


--GE2L488 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1379COMBOUT
--operation mode is arithmetic

GE2L488 = GE2_p[3] & GE2_m[3] & GE2L188 # !GE2_p[3] & (GE2_m[3] # GE2L188);

--GE2L388 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1379
--operation mode is arithmetic

GE2L388 = CARRY(GE2_p[3] & (!GE2L188 # !GE2_m[3]) # !GE2_p[3] & !GE2_m[3] & !GE2L188);


--GE2L688 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1380COMBOUT
--operation mode is arithmetic

GE2L688 = GE2_p[4] & GE2_m[4] & !GE2L388 # !GE2_p[4] & (GE2_m[4] # !GE2L388);

--GE2L588 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1380
--operation mode is arithmetic

GE2L588 = CARRY(GE2_p[4] & GE2_m[4] & !GE2L388 # !GE2_p[4] & (GE2_m[4] # !GE2L388));


--GE2L788 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1381
--operation mode is normal

GE2L788 = GE2_p[5] & GE2_m[5] & GE2L588 # !GE2_p[5] & (GE2_m[5] # GE2L588);


--GE1L678 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1384COMBOUT
--operation mode is arithmetic

GE1L678 = GND;

--GE1L578 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1384
--operation mode is arithmetic

GE1L578 = CARRY(GND);


--GE1L878 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1385COMBOUT
--operation mode is arithmetic

GE1L878 = GE1_p[1] & GE1_m[1] & GE1L578 # !GE1_p[1] & (GE1_m[1] # GE1L578);

--GE1L778 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1385
--operation mode is arithmetic

GE1L778 = CARRY(GE1_p[1] & (!GE1L578 # !GE1_m[1]) # !GE1_p[1] & !GE1_m[1] & !GE1L578);


--GE1L088 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1386COMBOUT
--operation mode is arithmetic

GE1L088 = GE1_p[2] & GE1_m[2] & !GE1L778 # !GE1_p[2] & (GE1_m[2] # !GE1L778);

--GE1L978 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1386
--operation mode is arithmetic

GE1L978 = CARRY(GE1_p[2] & GE1_m[2] & !GE1L778 # !GE1_p[2] & (GE1_m[2] # !GE1L778));


--GE1L288 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1387COMBOUT
--operation mode is arithmetic

GE1L288 = GE1_p[3] & GE1_m[3] & GE1L978 # !GE1_p[3] & (GE1_m[3] # GE1L978);

--GE1L188 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1387
--operation mode is arithmetic

GE1L188 = CARRY(GE1_p[3] & (!GE1L978 # !GE1_m[3]) # !GE1_p[3] & !GE1_m[3] & !GE1L978);


--GE1L488 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1388COMBOUT
--operation mode is arithmetic

GE1L488 = GE1_p[4] & GE1_m[4] & !GE1L188 # !GE1_p[4] & (GE1_m[4] # !GE1L188);

--GE1L388 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1388
--operation mode is arithmetic

GE1L388 = CARRY(GE1_p[4] & GE1_m[4] & !GE1L188 # !GE1_p[4] & (GE1_m[4] # !GE1L188));


--GE1L588 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1389
--operation mode is normal

GE1L588 = GE1_p[5] & GE1_m[5] & GE1L388 # !GE1_p[5] & (GE1_m[5] # GE1L388);


--FE2L88 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~69COMBOUT
--operation mode is arithmetic

FE2L88 = !FE2_fadc_peak0[0] & RD1L1Q;

--FE2L78 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~69
--operation mode is arithmetic

FE2L78 = CARRY(!FE2_fadc_peak0[0] & RD1L1Q);


--FE2L09 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~70COMBOUT
--operation mode is arithmetic

FE2L09 = FE2_fadc_peak0[1] & RD1L2Q & FE2L78 # !FE2_fadc_peak0[1] & (RD1L2Q # FE2L78);

--FE2L98 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~70
--operation mode is arithmetic

FE2L98 = CARRY(FE2_fadc_peak0[1] & (!FE2L78 # !RD1L2Q) # !FE2_fadc_peak0[1] & !RD1L2Q & !FE2L78);


--FE2L29 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~71COMBOUT
--operation mode is arithmetic

FE2L29 = FE2_fadc_peak0[2] & RD1L3Q & !FE2L98 # !FE2_fadc_peak0[2] & (RD1L3Q # !FE2L98);

--FE2L19 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~71
--operation mode is arithmetic

FE2L19 = CARRY(FE2_fadc_peak0[2] & RD1L3Q & !FE2L98 # !FE2_fadc_peak0[2] & (RD1L3Q # !FE2L98));


--FE2L49 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~72COMBOUT
--operation mode is arithmetic

FE2L49 = FE2_fadc_peak0[3] & RD1L4Q & FE2L19 # !FE2_fadc_peak0[3] & (RD1L4Q # FE2L19);

--FE2L39 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~72
--operation mode is arithmetic

FE2L39 = CARRY(FE2_fadc_peak0[3] & (!FE2L19 # !RD1L4Q) # !FE2_fadc_peak0[3] & !RD1L4Q & !FE2L19);


--FE2L69 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~73COMBOUT
--operation mode is arithmetic

FE2L69 = FE2_fadc_peak0[4] & RD1L5Q & !FE2L39 # !FE2_fadc_peak0[4] & (RD1L5Q # !FE2L39);

--FE2L59 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~73
--operation mode is arithmetic

FE2L59 = CARRY(FE2_fadc_peak0[4] & RD1L5Q & !FE2L39 # !FE2_fadc_peak0[4] & (RD1L5Q # !FE2L39));


--FE2L89 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~74COMBOUT
--operation mode is arithmetic

FE2L89 = FE2_fadc_peak0[5] & RD1L6Q & FE2L59 # !FE2_fadc_peak0[5] & (RD1L6Q # FE2L59);

--FE2L79 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~74
--operation mode is arithmetic

FE2L79 = CARRY(FE2_fadc_peak0[5] & (!FE2L59 # !RD1L6Q) # !FE2_fadc_peak0[5] & !RD1L6Q & !FE2L59);


--FE2L001 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~75COMBOUT
--operation mode is arithmetic

FE2L001 = FE2_fadc_peak0[6] & RD1L7Q & !FE2L79 # !FE2_fadc_peak0[6] & (RD1L7Q # !FE2L79);

--FE2L99 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~75
--operation mode is arithmetic

FE2L99 = CARRY(FE2_fadc_peak0[6] & RD1L7Q & !FE2L79 # !FE2_fadc_peak0[6] & (RD1L7Q # !FE2L79));


--FE2L201 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~76COMBOUT
--operation mode is arithmetic

FE2L201 = FE2_fadc_peak0[7] & RD1L8Q & FE2L99 # !FE2_fadc_peak0[7] & (RD1L8Q # FE2L99);

--FE2L101 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~76
--operation mode is arithmetic

FE2L101 = CARRY(FE2_fadc_peak0[7] & (!FE2L99 # !RD1L8Q) # !FE2_fadc_peak0[7] & !RD1L8Q & !FE2L99);


--FE2L401 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~77COMBOUT
--operation mode is arithmetic

FE2L401 = FE2_fadc_peak0[8] & RD1L9Q & !FE2L101 # !FE2_fadc_peak0[8] & (RD1L9Q # !FE2L101);

--FE2L301 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~77
--operation mode is arithmetic

FE2L301 = CARRY(FE2_fadc_peak0[8] & RD1L9Q & !FE2L101 # !FE2_fadc_peak0[8] & (RD1L9Q # !FE2L101));


--FE2L501 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~78
--operation mode is normal

FE2L501 = FE2_fadc_peak0[9] & RD1L01Q & FE2L301 # !FE2_fadc_peak0[9] & (RD1L01Q # FE2L301);


--FE1L88 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~69COMBOUT
--operation mode is arithmetic

FE1L88 = !FE1_fadc_peak0[0] & RD1L1Q;

--FE1L78 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~69
--operation mode is arithmetic

FE1L78 = CARRY(!FE1_fadc_peak0[0] & RD1L1Q);


--FE1L09 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~70COMBOUT
--operation mode is arithmetic

FE1L09 = FE1_fadc_peak0[1] & RD1L2Q & FE1L78 # !FE1_fadc_peak0[1] & (RD1L2Q # FE1L78);

--FE1L98 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~70
--operation mode is arithmetic

FE1L98 = CARRY(FE1_fadc_peak0[1] & (!FE1L78 # !RD1L2Q) # !FE1_fadc_peak0[1] & !RD1L2Q & !FE1L78);


--FE1L29 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~71COMBOUT
--operation mode is arithmetic

FE1L29 = FE1_fadc_peak0[2] & RD1L3Q & !FE1L98 # !FE1_fadc_peak0[2] & (RD1L3Q # !FE1L98);

--FE1L19 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~71
--operation mode is arithmetic

FE1L19 = CARRY(FE1_fadc_peak0[2] & RD1L3Q & !FE1L98 # !FE1_fadc_peak0[2] & (RD1L3Q # !FE1L98));


--FE1L49 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~72COMBOUT
--operation mode is arithmetic

FE1L49 = FE1_fadc_peak0[3] & RD1L4Q & FE1L19 # !FE1_fadc_peak0[3] & (RD1L4Q # FE1L19);

--FE1L39 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~72
--operation mode is arithmetic

FE1L39 = CARRY(FE1_fadc_peak0[3] & (!FE1L19 # !RD1L4Q) # !FE1_fadc_peak0[3] & !RD1L4Q & !FE1L19);


--FE1L69 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~73COMBOUT
--operation mode is arithmetic

FE1L69 = FE1_fadc_peak0[4] & RD1L5Q & !FE1L39 # !FE1_fadc_peak0[4] & (RD1L5Q # !FE1L39);

--FE1L59 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~73
--operation mode is arithmetic

FE1L59 = CARRY(FE1_fadc_peak0[4] & RD1L5Q & !FE1L39 # !FE1_fadc_peak0[4] & (RD1L5Q # !FE1L39));


--FE1L89 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~74COMBOUT
--operation mode is arithmetic

FE1L89 = FE1_fadc_peak0[5] & RD1L6Q & FE1L59 # !FE1_fadc_peak0[5] & (RD1L6Q # FE1L59);

--FE1L79 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~74
--operation mode is arithmetic

FE1L79 = CARRY(FE1_fadc_peak0[5] & (!FE1L59 # !RD1L6Q) # !FE1_fadc_peak0[5] & !RD1L6Q & !FE1L59);


--FE1L001 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~75COMBOUT
--operation mode is arithmetic

FE1L001 = FE1_fadc_peak0[6] & RD1L7Q & !FE1L79 # !FE1_fadc_peak0[6] & (RD1L7Q # !FE1L79);

--FE1L99 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~75
--operation mode is arithmetic

FE1L99 = CARRY(FE1_fadc_peak0[6] & RD1L7Q & !FE1L79 # !FE1_fadc_peak0[6] & (RD1L7Q # !FE1L79));


--FE1L201 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~76COMBOUT
--operation mode is arithmetic

FE1L201 = FE1_fadc_peak0[7] & RD1L8Q & FE1L99 # !FE1_fadc_peak0[7] & (RD1L8Q # FE1L99);

--FE1L101 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~76
--operation mode is arithmetic

FE1L101 = CARRY(FE1_fadc_peak0[7] & (!FE1L99 # !RD1L8Q) # !FE1_fadc_peak0[7] & !RD1L8Q & !FE1L99);


--FE1L401 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~77COMBOUT
--operation mode is arithmetic

FE1L401 = FE1_fadc_peak0[8] & RD1L9Q & !FE1L101 # !FE1_fadc_peak0[8] & (RD1L9Q # !FE1L101);

--FE1L301 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~77
--operation mode is arithmetic

FE1L301 = CARRY(FE1_fadc_peak0[8] & RD1L9Q & !FE1L101 # !FE1_fadc_peak0[8] & (RD1L9Q # !FE1L101));


--FE1L501 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~78
--operation mode is normal

FE1L501 = FE1_fadc_peak0[9] & RD1L01Q & FE1L301 # !FE1_fadc_peak0[9] & (RD1L01Q # FE1L301);


--EB1L251 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~0COMBOUT
--operation mode is arithmetic

EB1L251 = !EB1_adcmax[0] & EB1_ina[0];

--EB1L151 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~0
--operation mode is arithmetic

EB1L151 = CARRY(!EB1_adcmax[0] & EB1_ina[0]);


--EB1L451 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~1COMBOUT
--operation mode is arithmetic

EB1L451 = EB1_adcmax[1] & EB1_ina[1] & EB1L151 # !EB1_adcmax[1] & (EB1_ina[1] # EB1L151);

--EB1L351 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~1
--operation mode is arithmetic

EB1L351 = CARRY(EB1_adcmax[1] & (!EB1L151 # !EB1_ina[1]) # !EB1_adcmax[1] & !EB1_ina[1] & !EB1L151);


--EB1L651 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~2COMBOUT
--operation mode is arithmetic

EB1L651 = EB1_adcmax[2] & EB1_ina[2] & !EB1L351 # !EB1_adcmax[2] & (EB1_ina[2] # !EB1L351);

--EB1L551 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~2
--operation mode is arithmetic

EB1L551 = CARRY(EB1_adcmax[2] & EB1_ina[2] & !EB1L351 # !EB1_adcmax[2] & (EB1_ina[2] # !EB1L351));


--EB1L851 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~3COMBOUT
--operation mode is arithmetic

EB1L851 = EB1_adcmax[3] & EB1_ina[3] & EB1L551 # !EB1_adcmax[3] & (EB1_ina[3] # EB1L551);

--EB1L751 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~3
--operation mode is arithmetic

EB1L751 = CARRY(EB1_adcmax[3] & (!EB1L551 # !EB1_ina[3]) # !EB1_adcmax[3] & !EB1_ina[3] & !EB1L551);


--EB1L061 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~4COMBOUT
--operation mode is arithmetic

EB1L061 = EB1_adcmax[4] & EB1_ina[4] & !EB1L751 # !EB1_adcmax[4] & (EB1_ina[4] # !EB1L751);

--EB1L951 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~4
--operation mode is arithmetic

EB1L951 = CARRY(EB1_adcmax[4] & EB1_ina[4] & !EB1L751 # !EB1_adcmax[4] & (EB1_ina[4] # !EB1L751));


--EB1L261 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~5COMBOUT
--operation mode is arithmetic

EB1L261 = EB1_adcmax[5] & EB1_ina[5] & EB1L951 # !EB1_adcmax[5] & (EB1_ina[5] # EB1L951);

--EB1L161 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~5
--operation mode is arithmetic

EB1L161 = CARRY(EB1_adcmax[5] & (!EB1L951 # !EB1_ina[5]) # !EB1_adcmax[5] & !EB1_ina[5] & !EB1L951);


--EB1L461 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~6COMBOUT
--operation mode is arithmetic

EB1L461 = EB1_adcmax[6] & EB1_ina[6] & !EB1L161 # !EB1_adcmax[6] & (EB1_ina[6] # !EB1L161);

--EB1L361 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~6
--operation mode is arithmetic

EB1L361 = CARRY(EB1_adcmax[6] & EB1_ina[6] & !EB1L161 # !EB1_adcmax[6] & (EB1_ina[6] # !EB1L161));


--EB1L661 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~7COMBOUT
--operation mode is arithmetic

EB1L661 = EB1_adcmax[7] & EB1_ina[7] & EB1L361 # !EB1_adcmax[7] & (EB1_ina[7] # EB1L361);

--EB1L561 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~7
--operation mode is arithmetic

EB1L561 = CARRY(EB1_adcmax[7] & (!EB1L361 # !EB1_ina[7]) # !EB1_adcmax[7] & !EB1_ina[7] & !EB1L361);


--EB1L861 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~8COMBOUT
--operation mode is arithmetic

EB1L861 = EB1_adcmax[8] & EB1_ina[8] & !EB1L561 # !EB1_adcmax[8] & (EB1_ina[8] # !EB1L561);

--EB1L761 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~8
--operation mode is arithmetic

EB1L761 = CARRY(EB1_adcmax[8] & EB1_ina[8] & !EB1L561 # !EB1_adcmax[8] & (EB1_ina[8] # !EB1L561));


--EB1L961 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_9~9
--operation mode is normal

EB1L961 = EB1_adcmax[9] & EB1_ina[9] & EB1L761 # !EB1_adcmax[9] & (EB1_ina[9] # EB1L761);


--NE2L643 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~373
--operation mode is arithmetic

NE2L643 = NE2L543 $ L1_LC_ctrl_local.lc_post_window[0];

--NE2L743 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~373COUT
--operation mode is arithmetic

NE2L743 = CARRY(NE2L543 & L1_LC_ctrl_local.lc_post_window[0]);


--NE2L843 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~374
--operation mode is arithmetic

NE2L843 = NE2L343 $ L1_LC_ctrl_local.lc_post_window[1] $ NE2L743;

--NE2L943 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~374COUT
--operation mode is arithmetic

NE2L943 = CARRY(NE2L343 & !L1_LC_ctrl_local.lc_post_window[1] & !NE2L743 # !NE2L343 & (!NE2L743 # !L1_LC_ctrl_local.lc_post_window[1]));


--NE2L053 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~375
--operation mode is arithmetic

NE2L053 = NE2L143 $ L1_LC_ctrl_local.lc_post_window[2] $ !NE2L943;

--NE2L153 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~375COUT
--operation mode is arithmetic

NE2L153 = CARRY(NE2L143 & (L1_LC_ctrl_local.lc_post_window[2] # !NE2L943) # !NE2L143 & L1_LC_ctrl_local.lc_post_window[2] & !NE2L943);


--NE2L253 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~376
--operation mode is arithmetic

NE2L253 = NE2L933 $ L1_LC_ctrl_local.lc_post_window[3] $ NE2L153;

--NE2L353 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~376COUT
--operation mode is arithmetic

NE2L353 = CARRY(NE2L933 & !L1_LC_ctrl_local.lc_post_window[3] & !NE2L153 # !NE2L933 & (!NE2L153 # !L1_LC_ctrl_local.lc_post_window[3]));


--NE2L453 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~377
--operation mode is arithmetic

NE2L453 = NE2L733 $ L1_LC_ctrl_local.lc_post_window[4] $ !NE2L353;

--NE2L553 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~377COUT
--operation mode is arithmetic

NE2L553 = CARRY(NE2L733 & (L1_LC_ctrl_local.lc_post_window[4] # !NE2L353) # !NE2L733 & L1_LC_ctrl_local.lc_post_window[4] & !NE2L353);


--NE2L653 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~378
--operation mode is arithmetic

NE2L653 = NE2L533 $ L1_LC_ctrl_local.lc_post_window[5] $ NE2L553;

--NE2L753 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~378COUT
--operation mode is arithmetic

NE2L753 = CARRY(NE2L533 & !L1_LC_ctrl_local.lc_post_window[5] & !NE2L553 # !NE2L533 & (!NE2L553 # !L1_LC_ctrl_local.lc_post_window[5]));


--NE2L853 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~379
--operation mode is arithmetic

NE2L853 = NE2L123 $ !NE2L753;

--NE2L953 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~379COUT
--operation mode is arithmetic

NE2L953 = CARRY(NE2L123 & !NE2L753);


--NE2L063 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~380
--operation mode is normal

NE2L063 = NE2L953;


--NE2L163 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~381
--operation mode is arithmetic

NE2L163 = NE2L333 $ L1_LC_ctrl_local.lc_post_window[0];

--NE2L263 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~381COUT
--operation mode is arithmetic

NE2L263 = CARRY(NE2L333 & L1_LC_ctrl_local.lc_post_window[0]);


--NE2L363 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~382
--operation mode is arithmetic

NE2L363 = NE2L133 $ L1_LC_ctrl_local.lc_post_window[1] $ NE2L263;

--NE2L463 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~382COUT
--operation mode is arithmetic

NE2L463 = CARRY(NE2L133 & !L1_LC_ctrl_local.lc_post_window[1] & !NE2L263 # !NE2L133 & (!NE2L263 # !L1_LC_ctrl_local.lc_post_window[1]));


--NE2L563 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~383
--operation mode is arithmetic

NE2L563 = NE2L923 $ L1_LC_ctrl_local.lc_post_window[2] $ !NE2L463;

--NE2L663 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~383COUT
--operation mode is arithmetic

NE2L663 = CARRY(NE2L923 & (L1_LC_ctrl_local.lc_post_window[2] # !NE2L463) # !NE2L923 & L1_LC_ctrl_local.lc_post_window[2] & !NE2L463);


--NE2L763 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~384
--operation mode is arithmetic

NE2L763 = NE2L723 $ L1_LC_ctrl_local.lc_post_window[3] $ NE2L663;

--NE2L863 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~384COUT
--operation mode is arithmetic

NE2L863 = CARRY(NE2L723 & !L1_LC_ctrl_local.lc_post_window[3] & !NE2L663 # !NE2L723 & (!NE2L663 # !L1_LC_ctrl_local.lc_post_window[3]));


--NE2L963 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~385
--operation mode is arithmetic

NE2L963 = NE2L523 $ L1_LC_ctrl_local.lc_post_window[4] $ !NE2L863;

--NE2L073 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~385COUT
--operation mode is arithmetic

NE2L073 = CARRY(NE2L523 & (L1_LC_ctrl_local.lc_post_window[4] # !NE2L863) # !NE2L523 & L1_LC_ctrl_local.lc_post_window[4] & !NE2L863);


--NE2L173 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~386
--operation mode is arithmetic

NE2L173 = NE2L323 $ L1_LC_ctrl_local.lc_post_window[5] $ NE2L073;

--NE2L273 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~386COUT
--operation mode is arithmetic

NE2L273 = CARRY(NE2L323 & !L1_LC_ctrl_local.lc_post_window[5] & !NE2L073 # !NE2L323 & (!NE2L073 # !L1_LC_ctrl_local.lc_post_window[5]));


--NE2L373 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~387
--operation mode is arithmetic

NE2L373 = NE2L913 $ !NE2L273;

--NE2L473 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~387COUT
--operation mode is arithmetic

NE2L473 = CARRY(NE2L913 & !NE2L273);


--NE2L573 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~388
--operation mode is normal

NE2L573 = NE2L473;


--Z1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1
--operation mode is arithmetic

Z1L93 = Z1_dpr_wadr[0] $ Z1_dpr_radr[0];

--Z1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1COUT
--operation mode is arithmetic

Z1L04 = CARRY(Z1_dpr_wadr[0] # !Z1_dpr_radr[0]);


--Z1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2
--operation mode is arithmetic

Z1L14 = Z1_dpr_wadr[1] $ Z1_dpr_radr[1] $ !Z1L04;

--Z1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2COUT
--operation mode is arithmetic

Z1L24 = CARRY(Z1_dpr_wadr[1] & Z1_dpr_radr[1] & !Z1L04 # !Z1_dpr_wadr[1] & (Z1_dpr_radr[1] # !Z1L04));


--Z1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3
--operation mode is arithmetic

Z1L34 = Z1_dpr_wadr[2] $ Z1_dpr_radr[2] $ Z1L24;

--Z1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3COUT
--operation mode is arithmetic

Z1L44 = CARRY(Z1_dpr_wadr[2] & (!Z1L24 # !Z1_dpr_radr[2]) # !Z1_dpr_wadr[2] & !Z1_dpr_radr[2] & !Z1L24);


--Z1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4
--operation mode is arithmetic

Z1L54 = Z1_dpr_wadr[3] $ Z1_dpr_radr[3] $ !Z1L44;

--Z1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4COUT
--operation mode is arithmetic

Z1L64 = CARRY(Z1_dpr_wadr[3] & Z1_dpr_radr[3] & !Z1L44 # !Z1_dpr_wadr[3] & (Z1_dpr_radr[3] # !Z1L44));


--Z1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5
--operation mode is arithmetic

Z1L74 = Z1_dpr_wadr[4] $ Z1_dpr_radr[4] $ Z1L64;

--Z1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5COUT
--operation mode is arithmetic

Z1L84 = CARRY(Z1_dpr_wadr[4] & (!Z1L64 # !Z1_dpr_radr[4]) # !Z1_dpr_wadr[4] & !Z1_dpr_radr[4] & !Z1L64);


--Z1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6
--operation mode is arithmetic

Z1L94 = Z1_dpr_wadr[5] $ Z1_dpr_radr[5] $ !Z1L84;

--Z1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6COUT
--operation mode is arithmetic

Z1L05 = CARRY(Z1_dpr_wadr[5] & Z1_dpr_radr[5] & !Z1L84 # !Z1_dpr_wadr[5] & (Z1_dpr_radr[5] # !Z1L84));


--Z1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7
--operation mode is arithmetic

Z1L15 = Z1_dpr_wadr[6] $ Z1_dpr_radr[6] $ Z1L05;

--Z1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7COUT
--operation mode is arithmetic

Z1L25 = CARRY(Z1_dpr_wadr[6] & (!Z1L05 # !Z1_dpr_radr[6]) # !Z1_dpr_wadr[6] & !Z1_dpr_radr[6] & !Z1L05);


--Z1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8
--operation mode is arithmetic

Z1L35 = Z1_dpr_wadr[7] $ Z1_dpr_radr[7] $ !Z1L25;

--Z1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8COUT
--operation mode is arithmetic

Z1L45 = CARRY(Z1_dpr_wadr[7] & Z1_dpr_radr[7] & !Z1L25 # !Z1_dpr_wadr[7] & (Z1_dpr_radr[7] # !Z1L25));


--Z1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9
--operation mode is arithmetic

Z1L55 = Z1_dpr_wadr[8] $ Z1_dpr_radr[8] $ Z1L45;

--Z1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9COUT
--operation mode is arithmetic

Z1L65 = CARRY(Z1_dpr_wadr[8] & (!Z1L45 # !Z1_dpr_radr[8]) # !Z1_dpr_wadr[8] & !Z1_dpr_radr[8] & !Z1L45);


--Z1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10
--operation mode is arithmetic

Z1L75 = Z1_dpr_wadr[9] $ Z1_dpr_radr[9] $ !Z1L65;

--Z1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10COUT
--operation mode is arithmetic

Z1L85 = CARRY(Z1_dpr_wadr[9] & Z1_dpr_radr[9] & !Z1L65 # !Z1_dpr_wadr[9] & (Z1_dpr_radr[9] # !Z1L65));


--Z1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11
--operation mode is arithmetic

Z1L95 = Z1_dpr_wadr[10] $ Z1_dpr_radr[10] $ Z1L85;

--Z1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11COUT
--operation mode is arithmetic

Z1L06 = CARRY(Z1_dpr_wadr[10] & (!Z1L85 # !Z1_dpr_radr[10]) # !Z1_dpr_wadr[10] & !Z1_dpr_radr[10] & !Z1L85);


--Z1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12
--operation mode is arithmetic

Z1L16 = Z1_dpr_wadr[11] $ Z1_dpr_radr[11] $ !Z1L06;

--Z1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12COUT
--operation mode is arithmetic

Z1L26 = CARRY(Z1_dpr_wadr[11] & Z1_dpr_radr[11] & !Z1L06 # !Z1_dpr_wadr[11] & (Z1_dpr_radr[11] # !Z1L06));


--Z1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13
--operation mode is arithmetic

Z1L36 = Z1_dpr_wadr[12] $ Z1_dpr_radr[12] $ Z1L26;

--Z1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13COUT
--operation mode is arithmetic

Z1L46 = CARRY(Z1_dpr_wadr[12] & (!Z1L26 # !Z1_dpr_radr[12]) # !Z1_dpr_wadr[12] & !Z1_dpr_radr[12] & !Z1L26);


--Z1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~14
--operation mode is normal

Z1L56 = Z1_dpr_wadr[13] $ Z1_dpr_radr[13] $ !Z1L46;


--Z1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1
--operation mode is arithmetic

Z1L39 = Z1_dpr_wadr[0] $ Z1_dpr_radr[0];

--Z1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1COUT
--operation mode is arithmetic

Z1L49 = CARRY(Z1_dpr_radr[0] # !Z1_dpr_wadr[0]);


--Z1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2
--operation mode is arithmetic

Z1L59 = Z1_dpr_wadr[1] $ Z1_dpr_radr[1] $ !Z1L49;

--Z1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2COUT
--operation mode is arithmetic

Z1L69 = CARRY(Z1_dpr_wadr[1] & (!Z1L49 # !Z1_dpr_radr[1]) # !Z1_dpr_wadr[1] & !Z1_dpr_radr[1] & !Z1L49);


--Z1L79 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3
--operation mode is arithmetic

Z1L79 = Z1_dpr_wadr[2] $ Z1_dpr_radr[2] $ Z1L69;

--Z1L89 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3COUT
--operation mode is arithmetic

Z1L89 = CARRY(Z1_dpr_wadr[2] & Z1_dpr_radr[2] & !Z1L69 # !Z1_dpr_wadr[2] & (Z1_dpr_radr[2] # !Z1L69));


--Z1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4
--operation mode is arithmetic

Z1L99 = Z1_dpr_wadr[3] $ Z1_dpr_radr[3] $ !Z1L89;

--Z1L001 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4COUT
--operation mode is arithmetic

Z1L001 = CARRY(Z1_dpr_wadr[3] & (!Z1L89 # !Z1_dpr_radr[3]) # !Z1_dpr_wadr[3] & !Z1_dpr_radr[3] & !Z1L89);


--Z1L101 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5
--operation mode is arithmetic

Z1L101 = Z1_dpr_wadr[4] $ Z1_dpr_radr[4] $ Z1L001;

--Z1L201 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5COUT
--operation mode is arithmetic

Z1L201 = CARRY(Z1_dpr_wadr[4] & Z1_dpr_radr[4] & !Z1L001 # !Z1_dpr_wadr[4] & (Z1_dpr_radr[4] # !Z1L001));


--Z1L301 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6
--operation mode is arithmetic

Z1L301 = Z1_dpr_wadr[5] $ Z1_dpr_radr[5] $ !Z1L201;

--Z1L401 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6COUT
--operation mode is arithmetic

Z1L401 = CARRY(Z1_dpr_wadr[5] & (!Z1L201 # !Z1_dpr_radr[5]) # !Z1_dpr_wadr[5] & !Z1_dpr_radr[5] & !Z1L201);


--Z1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7
--operation mode is arithmetic

Z1L501 = Z1_dpr_wadr[6] $ Z1_dpr_radr[6] $ Z1L401;

--Z1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7COUT
--operation mode is arithmetic

Z1L601 = CARRY(Z1_dpr_wadr[6] & Z1_dpr_radr[6] & !Z1L401 # !Z1_dpr_wadr[6] & (Z1_dpr_radr[6] # !Z1L401));


--Z1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8
--operation mode is arithmetic

Z1L701 = Z1_dpr_wadr[7] $ Z1_dpr_radr[7] $ !Z1L601;

--Z1L801 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8COUT
--operation mode is arithmetic

Z1L801 = CARRY(Z1_dpr_wadr[7] & (!Z1L601 # !Z1_dpr_radr[7]) # !Z1_dpr_wadr[7] & !Z1_dpr_radr[7] & !Z1L601);


--Z1L901 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9
--operation mode is arithmetic

Z1L901 = Z1_dpr_wadr[8] $ Z1_dpr_radr[8] $ Z1L801;

--Z1L011 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9COUT
--operation mode is arithmetic

Z1L011 = CARRY(Z1_dpr_wadr[8] & Z1_dpr_radr[8] & !Z1L801 # !Z1_dpr_wadr[8] & (Z1_dpr_radr[8] # !Z1L801));


--Z1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10
--operation mode is arithmetic

Z1L111 = Z1_dpr_wadr[9] $ Z1_dpr_radr[9] $ !Z1L011;

--Z1L211 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10COUT
--operation mode is arithmetic

Z1L211 = CARRY(Z1_dpr_wadr[9] & (!Z1L011 # !Z1_dpr_radr[9]) # !Z1_dpr_wadr[9] & !Z1_dpr_radr[9] & !Z1L011);


--Z1L311 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11
--operation mode is arithmetic

Z1L311 = Z1_dpr_wadr[10] $ Z1_dpr_radr[10] $ Z1L211;

--Z1L411 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11COUT
--operation mode is arithmetic

Z1L411 = CARRY(Z1_dpr_wadr[10] & Z1_dpr_radr[10] & !Z1L211 # !Z1_dpr_wadr[10] & (Z1_dpr_radr[10] # !Z1L211));


--Z1L511 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12
--operation mode is arithmetic

Z1L511 = Z1_dpr_wadr[11] $ Z1_dpr_radr[11] $ !Z1L411;

--Z1L611 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12COUT
--operation mode is arithmetic

Z1L611 = CARRY(Z1_dpr_wadr[11] & (!Z1L411 # !Z1_dpr_radr[11]) # !Z1_dpr_wadr[11] & !Z1_dpr_radr[11] & !Z1L411);


--Z1L711 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~13
--operation mode is normal

Z1L711 = Z1_dpr_wadr[12] $ Z1_dpr_radr[12] $ Z1L611;


--EB1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~1
--operation mode is arithmetic

EB1L601 = EB1_ind[0] $ EB1_ina[0];

--EB1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~1COUT
--operation mode is arithmetic

EB1L701 = CARRY(EB1_ina[0] # !EB1_ind[0]);


--EB1L801 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~2
--operation mode is arithmetic

EB1L801 = EB1_ind[1] $ EB1_ina[1] $ !EB1L701;

--EB1L901 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~2COUT
--operation mode is arithmetic

EB1L901 = CARRY(EB1_ind[1] & (!EB1L701 # !EB1_ina[1]) # !EB1_ind[1] & !EB1_ina[1] & !EB1L701);


--EB1L011 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~3
--operation mode is arithmetic

EB1L011 = EB1_ind[2] $ EB1_ina[2] $ EB1L901;

--EB1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~3COUT
--operation mode is arithmetic

EB1L111 = CARRY(EB1_ind[2] & EB1_ina[2] & !EB1L901 # !EB1_ind[2] & (EB1_ina[2] # !EB1L901));


--EB1L211 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~4
--operation mode is arithmetic

EB1L211 = EB1_ind[3] $ EB1_ina[3] $ !EB1L111;

--EB1L311 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~4COUT
--operation mode is arithmetic

EB1L311 = CARRY(EB1_ind[3] & (!EB1L111 # !EB1_ina[3]) # !EB1_ind[3] & !EB1_ina[3] & !EB1L111);


--EB1L411 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~5
--operation mode is arithmetic

EB1L411 = EB1_ind[4] $ EB1_ina[4] $ EB1L311;

--EB1L511 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~5COUT
--operation mode is arithmetic

EB1L511 = CARRY(EB1_ind[4] & EB1_ina[4] & !EB1L311 # !EB1_ind[4] & (EB1_ina[4] # !EB1L311));


--EB1L611 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~6
--operation mode is arithmetic

EB1L611 = EB1_ind[5] $ EB1_ina[5] $ !EB1L511;

--EB1L711 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~6COUT
--operation mode is arithmetic

EB1L711 = CARRY(EB1_ind[5] & (!EB1L511 # !EB1_ina[5]) # !EB1_ind[5] & !EB1_ina[5] & !EB1L511);


--EB1L811 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~7
--operation mode is arithmetic

EB1L811 = EB1_ind[6] $ EB1_ina[6] $ EB1L711;

--EB1L911 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~7COUT
--operation mode is arithmetic

EB1L911 = CARRY(EB1_ind[6] & EB1_ina[6] & !EB1L711 # !EB1_ind[6] & (EB1_ina[6] # !EB1L711));


--EB1L021 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~8
--operation mode is arithmetic

EB1L021 = EB1_ind[7] $ EB1_ina[7] $ !EB1L911;

--EB1L121 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~8COUT
--operation mode is arithmetic

EB1L121 = CARRY(EB1_ind[7] & (!EB1L911 # !EB1_ina[7]) # !EB1_ind[7] & !EB1_ina[7] & !EB1L911);


--EB1L221 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~9
--operation mode is arithmetic

EB1L221 = EB1_ind[8] $ EB1_ina[8] $ EB1L121;

--EB1L321 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~9COUT
--operation mode is arithmetic

EB1L321 = CARRY(EB1_ind[8] & EB1_ina[8] & !EB1L121 # !EB1_ind[8] & (EB1_ina[8] # !EB1L121));


--EB1L421 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_1~10
--operation mode is normal

EB1L421 = EB1_ind[9] $ EB1_ina[9] $ !EB1L321;


--EB1L721 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~1
--operation mode is arithmetic

EB1L721 = EB1_ind[0] $ EB1_ina[0];

--EB1L821 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~1COUT
--operation mode is arithmetic

EB1L821 = CARRY(EB1_ind[0] # !EB1_ina[0]);


--EB1L921 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~2
--operation mode is arithmetic

EB1L921 = EB1_ind[1] $ EB1_ina[1] $ !EB1L821;

--EB1L031 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~2COUT
--operation mode is arithmetic

EB1L031 = CARRY(EB1_ind[1] & EB1_ina[1] & !EB1L821 # !EB1_ind[1] & (EB1_ina[1] # !EB1L821));


--EB1L131 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~3
--operation mode is arithmetic

EB1L131 = EB1_ind[2] $ EB1_ina[2] $ EB1L031;

--EB1L231 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~3COUT
--operation mode is arithmetic

EB1L231 = CARRY(EB1_ind[2] & (!EB1L031 # !EB1_ina[2]) # !EB1_ind[2] & !EB1_ina[2] & !EB1L031);


--EB1L331 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~4
--operation mode is arithmetic

EB1L331 = EB1_ind[3] $ EB1_ina[3] $ !EB1L231;

--EB1L431 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~4COUT
--operation mode is arithmetic

EB1L431 = CARRY(EB1_ind[3] & EB1_ina[3] & !EB1L231 # !EB1_ind[3] & (EB1_ina[3] # !EB1L231));


--EB1L531 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~5
--operation mode is arithmetic

EB1L531 = EB1_ind[4] $ EB1_ina[4] $ EB1L431;

--EB1L631 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~5COUT
--operation mode is arithmetic

EB1L631 = CARRY(EB1_ind[4] & (!EB1L431 # !EB1_ina[4]) # !EB1_ind[4] & !EB1_ina[4] & !EB1L431);


--EB1L731 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~6
--operation mode is arithmetic

EB1L731 = EB1_ind[5] $ EB1_ina[5] $ !EB1L631;

--EB1L831 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~6COUT
--operation mode is arithmetic

EB1L831 = CARRY(EB1_ind[5] & EB1_ina[5] & !EB1L631 # !EB1_ind[5] & (EB1_ina[5] # !EB1L631));


--EB1L931 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~7
--operation mode is arithmetic

EB1L931 = EB1_ind[6] $ EB1_ina[6] $ EB1L831;

--EB1L041 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~7COUT
--operation mode is arithmetic

EB1L041 = CARRY(EB1_ind[6] & (!EB1L831 # !EB1_ina[6]) # !EB1_ind[6] & !EB1_ina[6] & !EB1L831);


--EB1L141 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~8
--operation mode is arithmetic

EB1L141 = EB1_ind[7] $ EB1_ina[7] $ !EB1L041;

--EB1L241 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~8COUT
--operation mode is arithmetic

EB1L241 = CARRY(EB1_ind[7] & EB1_ina[7] & !EB1L041 # !EB1_ind[7] & (EB1_ina[7] # !EB1L041));


--EB1L341 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~9
--operation mode is arithmetic

EB1L341 = EB1_ind[8] $ EB1_ina[8] $ EB1L241;

--EB1L441 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~9COUT
--operation mode is arithmetic

EB1L441 = CARRY(EB1_ind[8] & (!EB1L241 # !EB1_ina[8]) # !EB1_ind[8] & !EB1_ina[8] & !EB1L241);


--EB1L541 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_5~10
--operation mode is normal

EB1L541 = EB1_ind[9] $ EB1_ina[9] $ !EB1L441;


--WC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1
--operation mode is arithmetic

WC1L4 = R81_q[0] $ WC1_tx_dpr_waddr[0];

--WC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1COUT
--operation mode is arithmetic

WC1L5 = CARRY(WC1_tx_dpr_waddr[0] # !R81_q[0]);


--WC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2
--operation mode is arithmetic

WC1L6 = R81_q[1] $ WC1_tx_dpr_waddr[1] $ !WC1L5;

--WC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2COUT
--operation mode is arithmetic

WC1L7 = CARRY(R81_q[1] & (!WC1L5 # !WC1_tx_dpr_waddr[1]) # !R81_q[1] & !WC1_tx_dpr_waddr[1] & !WC1L5);


--WC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3
--operation mode is arithmetic

WC1L8 = R81_q[2] $ WC1_tx_dpr_waddr[2] $ WC1L7;

--WC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3COUT
--operation mode is arithmetic

WC1L9 = CARRY(R81_q[2] & WC1_tx_dpr_waddr[2] & !WC1L7 # !R81_q[2] & (WC1_tx_dpr_waddr[2] # !WC1L7));


--WC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4
--operation mode is arithmetic

WC1L01 = R81_q[3] $ WC1_tx_dpr_waddr[3] $ !WC1L9;

--WC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4COUT
--operation mode is arithmetic

WC1L11 = CARRY(R81_q[3] & (!WC1L9 # !WC1_tx_dpr_waddr[3]) # !R81_q[3] & !WC1_tx_dpr_waddr[3] & !WC1L9);


--WC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5
--operation mode is arithmetic

WC1L21 = R81_q[4] $ WC1_tx_dpr_waddr[4] $ WC1L11;

--WC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5COUT
--operation mode is arithmetic

WC1L31 = CARRY(R81_q[4] & WC1_tx_dpr_waddr[4] & !WC1L11 # !R81_q[4] & (WC1_tx_dpr_waddr[4] # !WC1L11));


--WC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6
--operation mode is arithmetic

WC1L41 = R81_q[5] $ WC1_tx_dpr_waddr[5] $ !WC1L31;

--WC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6COUT
--operation mode is arithmetic

WC1L51 = CARRY(R81_q[5] & (!WC1L31 # !WC1_tx_dpr_waddr[5]) # !R81_q[5] & !WC1_tx_dpr_waddr[5] & !WC1L31);


--WC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7
--operation mode is arithmetic

WC1L61 = R81_q[6] $ WC1_tx_dpr_waddr[6] $ WC1L51;

--WC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7COUT
--operation mode is arithmetic

WC1L71 = CARRY(R81_q[6] & WC1_tx_dpr_waddr[6] & !WC1L51 # !R81_q[6] & (WC1_tx_dpr_waddr[6] # !WC1L51));


--WC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8
--operation mode is arithmetic

WC1L81 = R81_q[7] $ WC1_tx_dpr_waddr[7] $ !WC1L71;

--WC1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8COUT
--operation mode is arithmetic

WC1L91 = CARRY(R81_q[7] & (!WC1L71 # !WC1_tx_dpr_waddr[7]) # !R81_q[7] & !WC1_tx_dpr_waddr[7] & !WC1L71);


--WC1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9
--operation mode is arithmetic

WC1L02 = R81_q[8] $ WC1_tx_dpr_waddr[8] $ WC1L91;

--WC1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9COUT
--operation mode is arithmetic

WC1L12 = CARRY(R81_q[8] & WC1_tx_dpr_waddr[8] & !WC1L91 # !R81_q[8] & (WC1_tx_dpr_waddr[8] # !WC1L91));


--WC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10
--operation mode is arithmetic

WC1L22 = R81_q[9] $ WC1_tx_dpr_waddr[9] $ !WC1L12;

--WC1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10COUT
--operation mode is arithmetic

WC1L32 = CARRY(R81_q[9] & (!WC1L12 # !WC1_tx_dpr_waddr[9]) # !R81_q[9] & !WC1_tx_dpr_waddr[9] & !WC1L12);


--WC1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11
--operation mode is arithmetic

WC1L42 = R81_q[10] $ WC1_tx_dpr_waddr[10] $ WC1L32;

--WC1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11COUT
--operation mode is arithmetic

WC1L52 = CARRY(R81_q[10] & WC1_tx_dpr_waddr[10] & !WC1L32 # !R81_q[10] & (WC1_tx_dpr_waddr[10] # !WC1L32));


--WC1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12
--operation mode is arithmetic

WC1L62 = R81_q[11] $ WC1_tx_dpr_waddr[11] $ !WC1L52;

--WC1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12COUT
--operation mode is arithmetic

WC1L72 = CARRY(R81_q[11] & (!WC1L52 # !WC1_tx_dpr_waddr[11]) # !R81_q[11] & !WC1_tx_dpr_waddr[11] & !WC1L52);


--WC1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13
--operation mode is arithmetic

WC1L82 = R81_q[12] $ WC1_tx_dpr_waddr[12] $ WC1L72;

--WC1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13COUT
--operation mode is arithmetic

WC1L92 = CARRY(R81_q[12] & WC1_tx_dpr_waddr[12] & !WC1L72 # !R81_q[12] & (WC1_tx_dpr_waddr[12] # !WC1L72));


--WC1L03 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~14
--operation mode is normal

WC1L03 = R81_q[13] $ WC1_tx_dpr_waddr[13] $ !WC1L92;


--WC1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1COMBOUT
--operation mode is arithmetic

WC1L95 = VCC;

--WC1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1
--operation mode is arithmetic

WC1L85 = CARRY(R81_q[0] # !WC1_tx_dpr_waddr[0]);


--WC1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2
--operation mode is arithmetic

WC1L06 = R81_q[1] $ WC1_tx_dpr_waddr[1] $ !WC1L85;

--WC1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2COUT
--operation mode is arithmetic

WC1L16 = CARRY(R81_q[1] & WC1_tx_dpr_waddr[1] & !WC1L85 # !R81_q[1] & (WC1_tx_dpr_waddr[1] # !WC1L85));


--WC1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3
--operation mode is arithmetic

WC1L26 = R81_q[2] $ WC1_tx_dpr_waddr[2] $ WC1L16;

--WC1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3COUT
--operation mode is arithmetic

WC1L36 = CARRY(R81_q[2] & (!WC1L16 # !WC1_tx_dpr_waddr[2]) # !R81_q[2] & !WC1_tx_dpr_waddr[2] & !WC1L16);


--WC1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4
--operation mode is arithmetic

WC1L46 = R81_q[3] $ WC1_tx_dpr_waddr[3] $ !WC1L36;

--WC1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4COUT
--operation mode is arithmetic

WC1L56 = CARRY(R81_q[3] & WC1_tx_dpr_waddr[3] & !WC1L36 # !R81_q[3] & (WC1_tx_dpr_waddr[3] # !WC1L36));


--WC1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5
--operation mode is arithmetic

WC1L66 = R81_q[4] $ WC1_tx_dpr_waddr[4] $ WC1L56;

--WC1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5COUT
--operation mode is arithmetic

WC1L76 = CARRY(R81_q[4] & (!WC1L56 # !WC1_tx_dpr_waddr[4]) # !R81_q[4] & !WC1_tx_dpr_waddr[4] & !WC1L56);


--WC1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6
--operation mode is arithmetic

WC1L86 = R81_q[5] $ WC1_tx_dpr_waddr[5] $ !WC1L76;

--WC1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6COUT
--operation mode is arithmetic

WC1L96 = CARRY(R81_q[5] & WC1_tx_dpr_waddr[5] & !WC1L76 # !R81_q[5] & (WC1_tx_dpr_waddr[5] # !WC1L76));


--WC1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7
--operation mode is arithmetic

WC1L07 = R81_q[6] $ WC1_tx_dpr_waddr[6] $ WC1L96;

--WC1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7COUT
--operation mode is arithmetic

WC1L17 = CARRY(R81_q[6] & (!WC1L96 # !WC1_tx_dpr_waddr[6]) # !R81_q[6] & !WC1_tx_dpr_waddr[6] & !WC1L96);


--WC1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8
--operation mode is arithmetic

WC1L27 = R81_q[7] $ WC1_tx_dpr_waddr[7] $ !WC1L17;

--WC1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8COUT
--operation mode is arithmetic

WC1L37 = CARRY(R81_q[7] & WC1_tx_dpr_waddr[7] & !WC1L17 # !R81_q[7] & (WC1_tx_dpr_waddr[7] # !WC1L17));


--WC1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9
--operation mode is arithmetic

WC1L47 = R81_q[8] $ WC1_tx_dpr_waddr[8] $ WC1L37;

--WC1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9COUT
--operation mode is arithmetic

WC1L57 = CARRY(R81_q[8] & (!WC1L37 # !WC1_tx_dpr_waddr[8]) # !R81_q[8] & !WC1_tx_dpr_waddr[8] & !WC1L37);


--WC1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10
--operation mode is arithmetic

WC1L67 = R81_q[9] $ WC1_tx_dpr_waddr[9] $ !WC1L57;

--WC1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10COUT
--operation mode is arithmetic

WC1L77 = CARRY(R81_q[9] & WC1_tx_dpr_waddr[9] & !WC1L57 # !R81_q[9] & (WC1_tx_dpr_waddr[9] # !WC1L57));


--WC1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11
--operation mode is arithmetic

WC1L87 = R81_q[10] $ WC1_tx_dpr_waddr[10] $ WC1L77;

--WC1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11COUT
--operation mode is arithmetic

WC1L97 = CARRY(R81_q[10] & (!WC1L77 # !WC1_tx_dpr_waddr[10]) # !R81_q[10] & !WC1_tx_dpr_waddr[10] & !WC1L77);


--WC1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12
--operation mode is arithmetic

WC1L08 = R81_q[11] $ WC1_tx_dpr_waddr[11] $ !WC1L97;

--WC1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12COUT
--operation mode is arithmetic

WC1L18 = CARRY(R81_q[11] & WC1_tx_dpr_waddr[11] & !WC1L97 # !R81_q[11] & (WC1_tx_dpr_waddr[11] # !WC1L97));


--WC1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~13
--operation mode is normal

WC1L28 = R81_q[12] $ WC1_tx_dpr_waddr[12] $ WC1L18;


--EE2L02 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~14
--operation mode is arithmetic

EE2L02 = NC91_q[0] $ DE2_i12;

--EE2L12 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~14COUT
--operation mode is arithmetic

EE2L12 = CARRY(DE2_i12 # !NC91_q[0]);


--EE2L22 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~15
--operation mode is arithmetic

EE2L22 = NC91_q[1] $ DE2_i11 $ !EE2L12;

--EE2L32 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~15COUT
--operation mode is arithmetic

EE2L32 = CARRY(NC91_q[1] & (!EE2L12 # !DE2_i11) # !NC91_q[1] & !DE2_i11 & !EE2L12);


--EE2L42 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~16
--operation mode is arithmetic

EE2L42 = NC91_q[2] $ DE2_i10 $ EE2L32;

--EE2L52 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~16COUT
--operation mode is arithmetic

EE2L52 = CARRY(NC91_q[2] & DE2_i10 & !EE2L32 # !NC91_q[2] & (DE2_i10 # !EE2L32));


--EE2L62 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~17
--operation mode is arithmetic

EE2L62 = NC91_q[3] $ DE2_i9 $ !EE2L52;

--EE2L72 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~17COUT
--operation mode is arithmetic

EE2L72 = CARRY(NC91_q[3] & (!EE2L52 # !DE2_i9) # !NC91_q[3] & !DE2_i9 & !EE2L52);


--EE2L82 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~18
--operation mode is arithmetic

EE2L82 = NC91_q[4] $ DE2_i8 $ EE2L72;

--EE2L92 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~18COUT
--operation mode is arithmetic

EE2L92 = CARRY(NC91_q[4] & DE2_i8 & !EE2L72 # !NC91_q[4] & (DE2_i8 # !EE2L72));


--EE2L03 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~19
--operation mode is arithmetic

EE2L03 = NC91_q[5] $ DE2_i7 $ !EE2L92;

--EE2L13 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~19COUT
--operation mode is arithmetic

EE2L13 = CARRY(NC91_q[5] & (!EE2L92 # !DE2_i7) # !NC91_q[5] & !DE2_i7 & !EE2L92);


--EE2L23 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~20
--operation mode is arithmetic

EE2L23 = NC91_q[6] $ DE2_i6 $ EE2L13;

--EE2L33 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~20COUT
--operation mode is arithmetic

EE2L33 = CARRY(NC91_q[6] & DE2_i6 & !EE2L13 # !NC91_q[6] & (DE2_i6 # !EE2L13));


--EE2L43 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~21
--operation mode is arithmetic

EE2L43 = NC91_q[7] $ DE2_i5 $ !EE2L33;

--EE2L53 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~21COUT
--operation mode is arithmetic

EE2L53 = CARRY(NC91_q[7] & (!EE2L33 # !DE2_i5) # !NC91_q[7] & !DE2_i5 & !EE2L33);


--EE2L63 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~22
--operation mode is arithmetic

EE2L63 = NC91_q[8] $ DE2_i4 $ EE2L53;

--EE2L73 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~22COUT
--operation mode is arithmetic

EE2L73 = CARRY(NC91_q[8] & DE2_i4 & !EE2L53 # !NC91_q[8] & (DE2_i4 # !EE2L53));


--EE2L83 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~23
--operation mode is normal

EE2L83 = NC91_q[9] $ CE2L31Q $ !EE2L73;


--EE1L02 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~14
--operation mode is arithmetic

EE1L02 = NC81_q[0] $ DE1_i12;

--EE1L12 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~14COUT
--operation mode is arithmetic

EE1L12 = CARRY(DE1_i12 # !NC81_q[0]);


--EE1L22 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~15
--operation mode is arithmetic

EE1L22 = NC81_q[1] $ DE1_i11 $ !EE1L12;

--EE1L32 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~15COUT
--operation mode is arithmetic

EE1L32 = CARRY(NC81_q[1] & (!EE1L12 # !DE1_i11) # !NC81_q[1] & !DE1_i11 & !EE1L12);


--EE1L42 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~16
--operation mode is arithmetic

EE1L42 = NC81_q[2] $ DE1_i10 $ EE1L32;

--EE1L52 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~16COUT
--operation mode is arithmetic

EE1L52 = CARRY(NC81_q[2] & DE1_i10 & !EE1L32 # !NC81_q[2] & (DE1_i10 # !EE1L32));


--EE1L62 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~17
--operation mode is arithmetic

EE1L62 = NC81_q[3] $ DE1_i9 $ !EE1L52;

--EE1L72 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~17COUT
--operation mode is arithmetic

EE1L72 = CARRY(NC81_q[3] & (!EE1L52 # !DE1_i9) # !NC81_q[3] & !DE1_i9 & !EE1L52);


--EE1L82 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~18
--operation mode is arithmetic

EE1L82 = NC81_q[4] $ DE1_i8 $ EE1L72;

--EE1L92 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~18COUT
--operation mode is arithmetic

EE1L92 = CARRY(NC81_q[4] & DE1_i8 & !EE1L72 # !NC81_q[4] & (DE1_i8 # !EE1L72));


--EE1L03 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~19
--operation mode is arithmetic

EE1L03 = NC81_q[5] $ DE1_i7 $ !EE1L92;

--EE1L13 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~19COUT
--operation mode is arithmetic

EE1L13 = CARRY(NC81_q[5] & (!EE1L92 # !DE1_i7) # !NC81_q[5] & !DE1_i7 & !EE1L92);


--EE1L23 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~20
--operation mode is arithmetic

EE1L23 = NC81_q[6] $ DE1_i6 $ EE1L13;

--EE1L33 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~20COUT
--operation mode is arithmetic

EE1L33 = CARRY(NC81_q[6] & DE1_i6 & !EE1L13 # !NC81_q[6] & (DE1_i6 # !EE1L13));


--EE1L43 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~21
--operation mode is arithmetic

EE1L43 = NC81_q[7] $ DE1_i5 $ !EE1L33;

--EE1L53 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~21COUT
--operation mode is arithmetic

EE1L53 = CARRY(NC81_q[7] & (!EE1L33 # !DE1_i5) # !NC81_q[7] & !DE1_i5 & !EE1L33);


--EE1L63 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~22
--operation mode is arithmetic

EE1L63 = NC81_q[8] $ DE1_i4 $ EE1L53;

--EE1L73 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~22COUT
--operation mode is arithmetic

EE1L73 = CARRY(NC81_q[8] & DE1_i4 & !EE1L53 # !NC81_q[8] & (DE1_i4 # !EE1L53));


--EE1L83 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~23
--operation mode is normal

EE1L83 = NC81_q[9] $ CE1L31Q $ !EE1L73;


--WC1L23 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1COMBOUT
--operation mode is arithmetic

WC1L23 = VCC;

--WC1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1
--operation mode is arithmetic

WC1L13 = CARRY(!WC1L4);


--WC1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2
--operation mode is arithmetic

WC1L33 = WC1L6 $ !WC1L13;

--WC1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2COUT
--operation mode is arithmetic

WC1L43 = CARRY(WC1L6 # !WC1L13);


--WC1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3
--operation mode is arithmetic

WC1L53 = WC1L8 $ WC1L43;

--WC1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3COUT
--operation mode is arithmetic

WC1L63 = CARRY(!WC1L8 & !WC1L43);


--WC1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4
--operation mode is arithmetic

WC1L73 = WC1L01 $ !WC1L63;

--WC1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4COUT
--operation mode is arithmetic

WC1L83 = CARRY(WC1L01 # !WC1L63);


--WC1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5
--operation mode is arithmetic

WC1L93 = WC1L21 $ WC1L83;

--WC1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5COUT
--operation mode is arithmetic

WC1L04 = CARRY(!WC1L21 & !WC1L83);


--WC1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6
--operation mode is arithmetic

WC1L14 = WC1L41 $ !WC1L04;

--WC1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6COUT
--operation mode is arithmetic

WC1L24 = CARRY(WC1L41 # !WC1L04);


--WC1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7
--operation mode is arithmetic

WC1L34 = WC1L61 $ WC1L24;

--WC1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7COUT
--operation mode is arithmetic

WC1L44 = CARRY(!WC1L61 & !WC1L24);


--WC1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8
--operation mode is arithmetic

WC1L54 = WC1L81 $ !WC1L44;

--WC1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8COUT
--operation mode is arithmetic

WC1L64 = CARRY(WC1L81 # !WC1L44);


--WC1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9
--operation mode is arithmetic

WC1L74 = WC1L02 $ WC1L64;

--WC1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9COUT
--operation mode is arithmetic

WC1L84 = CARRY(!WC1L02 & !WC1L64);


--WC1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10
--operation mode is arithmetic

WC1L94 = WC1L22 $ !WC1L84;

--WC1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10COUT
--operation mode is arithmetic

WC1L05 = CARRY(WC1L22 # !WC1L84);


--WC1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11
--operation mode is arithmetic

WC1L15 = WC1L42 $ WC1L05;

--WC1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11COUT
--operation mode is arithmetic

WC1L25 = CARRY(!WC1L42 & !WC1L05);


--WC1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12
--operation mode is arithmetic

WC1L35 = WC1L62 $ !WC1L25;

--WC1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12COUT
--operation mode is arithmetic

WC1L45 = CARRY(WC1L62 # !WC1L25);


--WC1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13
--operation mode is arithmetic

WC1L55 = WC1L82 $ WC1L45;

--WC1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13COUT
--operation mode is arithmetic

WC1L65 = CARRY(!WC1L82 & !WC1L45);


--WC1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~14
--operation mode is normal

WC1L75 = WC1L03 $ WC1L65;


--NE2L673 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~390
--operation mode is arithmetic

NE2L673 = NE2L592 $ !L1_LC_ctrl_local.lc_post_window[0];

--NE2L773 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~390COUT
--operation mode is arithmetic

NE2L773 = CARRY(NE2L592 # L1_LC_ctrl_local.lc_post_window[0]);


--NE2L873 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~391
--operation mode is arithmetic

NE2L873 = NE2L792 $ L1_LC_ctrl_local.lc_post_window[1] $ NE2L773;

--NE2L973 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~391COUT
--operation mode is arithmetic

NE2L973 = CARRY(NE2L792 & !L1_LC_ctrl_local.lc_post_window[1] & !NE2L773 # !NE2L792 & (!NE2L773 # !L1_LC_ctrl_local.lc_post_window[1]));


--NE2L083 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~392
--operation mode is arithmetic

NE2L083 = NE2L992 $ L1_LC_ctrl_local.lc_post_window[2] $ !NE2L973;

--NE2L183 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~392COUT
--operation mode is arithmetic

NE2L183 = CARRY(NE2L992 & (L1_LC_ctrl_local.lc_post_window[2] # !NE2L973) # !NE2L992 & L1_LC_ctrl_local.lc_post_window[2] & !NE2L973);


--NE2L283 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~393
--operation mode is arithmetic

NE2L283 = NE2L103 $ L1_LC_ctrl_local.lc_post_window[3] $ NE2L183;

--NE2L383 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~393COUT
--operation mode is arithmetic

NE2L383 = CARRY(NE2L103 & !L1_LC_ctrl_local.lc_post_window[3] & !NE2L183 # !NE2L103 & (!NE2L183 # !L1_LC_ctrl_local.lc_post_window[3]));


--NE2L483 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~394
--operation mode is arithmetic

NE2L483 = NE2L303 $ L1_LC_ctrl_local.lc_post_window[4] $ !NE2L383;

--NE2L583 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~394COUT
--operation mode is arithmetic

NE2L583 = CARRY(NE2L303 & (L1_LC_ctrl_local.lc_post_window[4] # !NE2L383) # !NE2L303 & L1_LC_ctrl_local.lc_post_window[4] & !NE2L383);


--NE2L683 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~395
--operation mode is arithmetic

NE2L683 = NE2L503 $ L1_LC_ctrl_local.lc_post_window[5] $ NE2L583;

--NE2L783 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~395COUT
--operation mode is arithmetic

NE2L783 = CARRY(NE2L503 & !L1_LC_ctrl_local.lc_post_window[5] & !NE2L583 # !NE2L503 & (!NE2L583 # !L1_LC_ctrl_local.lc_post_window[5]));


--NE2L883 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~396
--operation mode is arithmetic

NE2L883 = NE2L192 $ !NE2L783;

--NE2L983 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~396COUT
--operation mode is arithmetic

NE2L983 = CARRY(NE2L192 & !NE2L783);


--NE2L093 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~397
--operation mode is normal

NE2L093 = NE2L983;


--NE2L193 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~399
--operation mode is arithmetic

NE2L193 = NE2L703 $ !L1_LC_ctrl_local.lc_post_window[0];

--NE2L293 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~399COUT
--operation mode is arithmetic

NE2L293 = CARRY(NE2L703 # L1_LC_ctrl_local.lc_post_window[0]);


--NE2L393 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~400
--operation mode is arithmetic

NE2L393 = NE2L903 $ L1_LC_ctrl_local.lc_post_window[1] $ NE2L293;

--NE2L493 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~400COUT
--operation mode is arithmetic

NE2L493 = CARRY(NE2L903 & !L1_LC_ctrl_local.lc_post_window[1] & !NE2L293 # !NE2L903 & (!NE2L293 # !L1_LC_ctrl_local.lc_post_window[1]));


--NE2L593 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~401
--operation mode is arithmetic

NE2L593 = NE2L113 $ L1_LC_ctrl_local.lc_post_window[2] $ !NE2L493;

--NE2L693 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~401COUT
--operation mode is arithmetic

NE2L693 = CARRY(NE2L113 & (L1_LC_ctrl_local.lc_post_window[2] # !NE2L493) # !NE2L113 & L1_LC_ctrl_local.lc_post_window[2] & !NE2L493);


--NE2L793 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~402
--operation mode is arithmetic

NE2L793 = NE2L313 $ L1_LC_ctrl_local.lc_post_window[3] $ NE2L693;

--NE2L893 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~402COUT
--operation mode is arithmetic

NE2L893 = CARRY(NE2L313 & !L1_LC_ctrl_local.lc_post_window[3] & !NE2L693 # !NE2L313 & (!NE2L693 # !L1_LC_ctrl_local.lc_post_window[3]));


--NE2L993 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~403
--operation mode is arithmetic

NE2L993 = NE2L513 $ L1_LC_ctrl_local.lc_post_window[4] $ !NE2L893;

--NE2L004 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~403COUT
--operation mode is arithmetic

NE2L004 = CARRY(NE2L513 & (L1_LC_ctrl_local.lc_post_window[4] # !NE2L893) # !NE2L513 & L1_LC_ctrl_local.lc_post_window[4] & !NE2L893);


--NE2L104 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~404
--operation mode is arithmetic

NE2L104 = NE2L713 $ L1_LC_ctrl_local.lc_post_window[5] $ NE2L004;

--NE2L204 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~404COUT
--operation mode is arithmetic

NE2L204 = CARRY(NE2L713 & !L1_LC_ctrl_local.lc_post_window[5] & !NE2L004 # !NE2L713 & (!NE2L004 # !L1_LC_ctrl_local.lc_post_window[5]));


--NE2L304 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~405
--operation mode is arithmetic

NE2L304 = NE2L392 $ !NE2L204;

--NE2L404 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~405COUT
--operation mode is arithmetic

NE2L404 = CARRY(NE2L392 & !NE2L204);


--NE2L504 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~406
--operation mode is normal

NE2L504 = NE2L404;


--QD1L301 is daq:inst_daq|ahb_master:inst_ahb_master|i~185
--operation mode is arithmetic

QD1L301 = !QD1_haddr[2];

--QD1L401 is daq:inst_daq|ahb_master:inst_ahb_master|i~185COUT
--operation mode is arithmetic

QD1L401 = CARRY(QD1_haddr[2]);


--QD1L501 is daq:inst_daq|ahb_master:inst_ahb_master|i~186
--operation mode is arithmetic

QD1L501 = QD1_haddr[3] $ QD1L401;

--QD1L601 is daq:inst_daq|ahb_master:inst_ahb_master|i~186COUT
--operation mode is arithmetic

QD1L601 = CARRY(!QD1L401 # !QD1_haddr[3]);


--QD1L701 is daq:inst_daq|ahb_master:inst_ahb_master|i~187
--operation mode is arithmetic

QD1L701 = QD1_haddr[4] $ !QD1L601;

--QD1L801 is daq:inst_daq|ahb_master:inst_ahb_master|i~187COUT
--operation mode is arithmetic

QD1L801 = CARRY(QD1_haddr[4] & !QD1L601);


--QD1L901 is daq:inst_daq|ahb_master:inst_ahb_master|i~188
--operation mode is arithmetic

QD1L901 = QD1_haddr[5] $ QD1L801;

--QD1L011 is daq:inst_daq|ahb_master:inst_ahb_master|i~188COUT
--operation mode is arithmetic

QD1L011 = CARRY(!QD1L801 # !QD1_haddr[5]);


--QD1L111 is daq:inst_daq|ahb_master:inst_ahb_master|i~189
--operation mode is arithmetic

QD1L111 = QD1_haddr[6] $ !QD1L011;

--QD1L211 is daq:inst_daq|ahb_master:inst_ahb_master|i~189COUT
--operation mode is arithmetic

QD1L211 = CARRY(QD1_haddr[6] & !QD1L011);


--QD1L311 is daq:inst_daq|ahb_master:inst_ahb_master|i~190
--operation mode is arithmetic

QD1L311 = QD1_haddr[7] $ QD1L211;

--QD1L411 is daq:inst_daq|ahb_master:inst_ahb_master|i~190COUT
--operation mode is arithmetic

QD1L411 = CARRY(!QD1L211 # !QD1_haddr[7]);


--QD1L511 is daq:inst_daq|ahb_master:inst_ahb_master|i~191
--operation mode is arithmetic

QD1L511 = QD1_haddr[8] $ !QD1L411;

--QD1L611 is daq:inst_daq|ahb_master:inst_ahb_master|i~191COUT
--operation mode is arithmetic

QD1L611 = CARRY(QD1_haddr[8] & !QD1L411);


--QD1L711 is daq:inst_daq|ahb_master:inst_ahb_master|i~192
--operation mode is arithmetic

QD1L711 = QD1_haddr[9] $ QD1L611;

--QD1L811 is daq:inst_daq|ahb_master:inst_ahb_master|i~192COUT
--operation mode is arithmetic

QD1L811 = CARRY(!QD1L611 # !QD1_haddr[9]);


--QD1L911 is daq:inst_daq|ahb_master:inst_ahb_master|i~193
--operation mode is arithmetic

QD1L911 = QD1_haddr[10] $ !QD1L811;

--QD1L021 is daq:inst_daq|ahb_master:inst_ahb_master|i~193COUT
--operation mode is arithmetic

QD1L021 = CARRY(QD1_haddr[10] & !QD1L811);


--QD1L121 is daq:inst_daq|ahb_master:inst_ahb_master|i~194
--operation mode is arithmetic

QD1L121 = QD1_haddr[11] $ QD1L021;

--QD1L221 is daq:inst_daq|ahb_master:inst_ahb_master|i~194COUT
--operation mode is arithmetic

QD1L221 = CARRY(!QD1L021 # !QD1_haddr[11]);


--QD1L321 is daq:inst_daq|ahb_master:inst_ahb_master|i~195
--operation mode is arithmetic

QD1L321 = QD1_haddr[12] $ !QD1L221;

--QD1L421 is daq:inst_daq|ahb_master:inst_ahb_master|i~195COUT
--operation mode is arithmetic

QD1L421 = CARRY(QD1_haddr[12] & !QD1L221);


--QD1L521 is daq:inst_daq|ahb_master:inst_ahb_master|i~196
--operation mode is arithmetic

QD1L521 = QD1_haddr[13] $ QD1L421;

--QD1L621 is daq:inst_daq|ahb_master:inst_ahb_master|i~196COUT
--operation mode is arithmetic

QD1L621 = CARRY(!QD1L421 # !QD1_haddr[13]);


--QD1L721 is daq:inst_daq|ahb_master:inst_ahb_master|i~197
--operation mode is arithmetic

QD1L721 = QD1_haddr[14] $ !QD1L621;

--QD1L821 is daq:inst_daq|ahb_master:inst_ahb_master|i~197COUT
--operation mode is arithmetic

QD1L821 = CARRY(QD1_haddr[14] & !QD1L621);


--QD1L921 is daq:inst_daq|ahb_master:inst_ahb_master|i~198
--operation mode is arithmetic

QD1L921 = QD1_haddr[15] $ QD1L821;

--QD1L031 is daq:inst_daq|ahb_master:inst_ahb_master|i~198COUT
--operation mode is arithmetic

QD1L031 = CARRY(!QD1L821 # !QD1_haddr[15]);


--QD1L131 is daq:inst_daq|ahb_master:inst_ahb_master|i~199
--operation mode is arithmetic

QD1L131 = QD1_haddr[16] $ !QD1L031;

--QD1L231 is daq:inst_daq|ahb_master:inst_ahb_master|i~199COUT
--operation mode is arithmetic

QD1L231 = CARRY(QD1_haddr[16] & !QD1L031);


--QD1L331 is daq:inst_daq|ahb_master:inst_ahb_master|i~200
--operation mode is arithmetic

QD1L331 = QD1_haddr[17] $ QD1L231;

--QD1L431 is daq:inst_daq|ahb_master:inst_ahb_master|i~200COUT
--operation mode is arithmetic

QD1L431 = CARRY(!QD1L231 # !QD1_haddr[17]);


--QD1L531 is daq:inst_daq|ahb_master:inst_ahb_master|i~201
--operation mode is arithmetic

QD1L531 = QD1_haddr[18] $ !QD1L431;

--QD1L631 is daq:inst_daq|ahb_master:inst_ahb_master|i~201COUT
--operation mode is arithmetic

QD1L631 = CARRY(QD1_haddr[18] & !QD1L431);


--QD1L731 is daq:inst_daq|ahb_master:inst_ahb_master|i~202
--operation mode is arithmetic

QD1L731 = QD1_haddr[19] $ QD1L631;

--QD1L831 is daq:inst_daq|ahb_master:inst_ahb_master|i~202COUT
--operation mode is arithmetic

QD1L831 = CARRY(!QD1L631 # !QD1_haddr[19]);


--QD1L931 is daq:inst_daq|ahb_master:inst_ahb_master|i~203
--operation mode is arithmetic

QD1L931 = QD1_haddr[20] $ !QD1L831;

--QD1L041 is daq:inst_daq|ahb_master:inst_ahb_master|i~203COUT
--operation mode is arithmetic

QD1L041 = CARRY(QD1_haddr[20] & !QD1L831);


--QD1L141 is daq:inst_daq|ahb_master:inst_ahb_master|i~204
--operation mode is arithmetic

QD1L141 = QD1_haddr[21] $ QD1L041;

--QD1L241 is daq:inst_daq|ahb_master:inst_ahb_master|i~204COUT
--operation mode is arithmetic

QD1L241 = CARRY(!QD1L041 # !QD1_haddr[21]);


--QD1L341 is daq:inst_daq|ahb_master:inst_ahb_master|i~205
--operation mode is arithmetic

QD1L341 = QD1_haddr[22] $ !QD1L241;

--QD1L441 is daq:inst_daq|ahb_master:inst_ahb_master|i~205COUT
--operation mode is arithmetic

QD1L441 = CARRY(QD1_haddr[22] & !QD1L241);


--QD1L541 is daq:inst_daq|ahb_master:inst_ahb_master|i~206
--operation mode is arithmetic

QD1L541 = QD1_haddr[23] $ QD1L441;

--QD1L641 is daq:inst_daq|ahb_master:inst_ahb_master|i~206COUT
--operation mode is arithmetic

QD1L641 = CARRY(!QD1L441 # !QD1_haddr[23]);


--QD1L741 is daq:inst_daq|ahb_master:inst_ahb_master|i~207
--operation mode is arithmetic

QD1L741 = QD1_haddr[24] $ !QD1L641;

--QD1L841 is daq:inst_daq|ahb_master:inst_ahb_master|i~207COUT
--operation mode is arithmetic

QD1L841 = CARRY(QD1_haddr[24] & !QD1L641);


--QD1L941 is daq:inst_daq|ahb_master:inst_ahb_master|i~208
--operation mode is arithmetic

QD1L941 = QD1_haddr[25] $ QD1L841;

--QD1L051 is daq:inst_daq|ahb_master:inst_ahb_master|i~208COUT
--operation mode is arithmetic

QD1L051 = CARRY(!QD1L841 # !QD1_haddr[25]);


--QD1L151 is daq:inst_daq|ahb_master:inst_ahb_master|i~209
--operation mode is arithmetic

QD1L151 = QD1_haddr[26] $ !QD1L051;

--QD1L251 is daq:inst_daq|ahb_master:inst_ahb_master|i~209COUT
--operation mode is arithmetic

QD1L251 = CARRY(QD1_haddr[26] & !QD1L051);


--QD1L351 is daq:inst_daq|ahb_master:inst_ahb_master|i~210
--operation mode is arithmetic

QD1L351 = QD1_haddr[27] $ QD1L251;

--QD1L451 is daq:inst_daq|ahb_master:inst_ahb_master|i~210COUT
--operation mode is arithmetic

QD1L451 = CARRY(!QD1L251 # !QD1_haddr[27]);


--QD1L551 is daq:inst_daq|ahb_master:inst_ahb_master|i~211
--operation mode is arithmetic

QD1L551 = QD1_haddr[28] $ !QD1L451;

--QD1L651 is daq:inst_daq|ahb_master:inst_ahb_master|i~211COUT
--operation mode is arithmetic

QD1L651 = CARRY(QD1_haddr[28] & !QD1L451);


--QD1L751 is daq:inst_daq|ahb_master:inst_ahb_master|i~212
--operation mode is arithmetic

QD1L751 = QD1_haddr[29] $ QD1L651;

--QD1L851 is daq:inst_daq|ahb_master:inst_ahb_master|i~212COUT
--operation mode is arithmetic

QD1L851 = CARRY(!QD1L651 # !QD1_haddr[29]);


--QD1L951 is daq:inst_daq|ahb_master:inst_ahb_master|i~213
--operation mode is arithmetic

QD1L951 = QD1_haddr[30] $ !QD1L851;

--QD1L061 is daq:inst_daq|ahb_master:inst_ahb_master|i~213COUT
--operation mode is arithmetic

QD1L061 = CARRY(QD1_haddr[30] & !QD1L851);


--QD1L161 is daq:inst_daq|ahb_master:inst_ahb_master|i~214
--operation mode is normal

QD1L161 = QD1_haddr[31] $ QD1L061;


--Z1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1
--operation mode is arithmetic

Z1L66 = Z1L93;

--Z1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1COUT
--operation mode is arithmetic

Z1L76 = CARRY(!Z1L93);


--Z1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2
--operation mode is arithmetic

Z1L86 = Z1L14 $ !Z1L76;

--Z1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2COUT
--operation mode is arithmetic

Z1L96 = CARRY(Z1L14 # !Z1L76);


--Z1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3
--operation mode is arithmetic

Z1L07 = Z1L34 $ Z1L96;

--Z1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3COUT
--operation mode is arithmetic

Z1L17 = CARRY(!Z1L34 & !Z1L96);


--Z1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4
--operation mode is arithmetic

Z1L27 = Z1L54 $ !Z1L17;

--Z1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4COUT
--operation mode is arithmetic

Z1L37 = CARRY(Z1L54 # !Z1L17);


--Z1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5
--operation mode is arithmetic

Z1L47 = Z1L74 $ Z1L37;

--Z1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5COUT
--operation mode is arithmetic

Z1L57 = CARRY(!Z1L74 & !Z1L37);


--Z1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6
--operation mode is arithmetic

Z1L67 = Z1L94 $ !Z1L57;

--Z1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6COUT
--operation mode is arithmetic

Z1L77 = CARRY(Z1L94 # !Z1L57);


--Z1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7
--operation mode is arithmetic

Z1L87 = Z1L15 $ Z1L77;

--Z1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7COUT
--operation mode is arithmetic

Z1L97 = CARRY(!Z1L15 & !Z1L77);


--Z1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8
--operation mode is arithmetic

Z1L08 = Z1L35 $ !Z1L97;

--Z1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8COUT
--operation mode is arithmetic

Z1L18 = CARRY(Z1L35 # !Z1L97);


--Z1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9
--operation mode is arithmetic

Z1L28 = Z1L55 $ Z1L18;

--Z1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9COUT
--operation mode is arithmetic

Z1L38 = CARRY(!Z1L55 & !Z1L18);


--Z1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10
--operation mode is arithmetic

Z1L48 = Z1L75 $ !Z1L38;

--Z1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10COUT
--operation mode is arithmetic

Z1L58 = CARRY(Z1L75 # !Z1L38);


--Z1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11
--operation mode is arithmetic

Z1L68 = Z1L95 $ Z1L58;

--Z1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11COUT
--operation mode is arithmetic

Z1L78 = CARRY(!Z1L95 & !Z1L58);


--Z1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12
--operation mode is arithmetic

Z1L88 = Z1L16 $ !Z1L78;

--Z1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12COUT
--operation mode is arithmetic

Z1L98 = CARRY(Z1L16 # !Z1L78);


--Z1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13
--operation mode is arithmetic

Z1L09 = Z1L36 $ Z1L98;

--Z1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13COUT
--operation mode is arithmetic

Z1L19 = CARRY(!Z1L36 & !Z1L98);


--Z1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~14
--operation mode is normal

Z1L29 = Z1L56 $ Z1L19;


--SC1_loopcnt[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]
--operation mode is counter

SC1_loopcnt[0]_lut_out = !SC1_loopcnt[0];
SC1_loopcnt[0]_sload_eqn = (SC1L01 & ~GND) # (!SC1L01 & SC1_loopcnt[0]_lut_out);
SC1_loopcnt[0]_reg_input = SC1_loopcnt[0]_sload_eqn & !XC1_STF;
SC1_loopcnt[0] = DFFE(SC1_loopcnt[0]_reg_input, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);

--SC1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT
--operation mode is counter

SC1L13 = CARRY(SC1_loopcnt[0]);


--SC1_loopcnt[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]
--operation mode is counter

SC1_loopcnt[1]_lut_out = SC1_loopcnt[1] $ SC1L13;
SC1_loopcnt[1]_sload_eqn = (SC1L01 & ~GND) # (!SC1L01 & SC1_loopcnt[1]_lut_out);
SC1_loopcnt[1]_reg_input = SC1_loopcnt[1]_sload_eqn & !XC1_STF;
SC1_loopcnt[1] = DFFE(SC1_loopcnt[1]_reg_input, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);

--SC1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT
--operation mode is counter

SC1L33 = CARRY(!SC1L13 # !SC1_loopcnt[1]);


--SC1_loopcnt[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]
--operation mode is counter

SC1_loopcnt[2]_lut_out = SC1_loopcnt[2] $ !SC1L33;
SC1_loopcnt[2]_sload_eqn = (SC1L01 & ~GND) # (!SC1L01 & SC1_loopcnt[2]_lut_out);
SC1_loopcnt[2]_reg_input = SC1_loopcnt[2]_sload_eqn & !XC1_STF;
SC1_loopcnt[2] = DFFE(SC1_loopcnt[2]_reg_input, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);

--SC1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT
--operation mode is counter

SC1L53 = CARRY(SC1_loopcnt[2] & !SC1L33);


--SC1_loopcnt[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]
--operation mode is counter

SC1_loopcnt[3]_lut_out = SC1_loopcnt[3] $ SC1L53;
SC1_loopcnt[3]_sload_eqn = (SC1L01 & ~GND) # (!SC1L01 & SC1_loopcnt[3]_lut_out);
SC1_loopcnt[3]_reg_input = SC1_loopcnt[3]_sload_eqn & !XC1_STF;
SC1_loopcnt[3] = DFFE(SC1_loopcnt[3]_reg_input, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);

--SC1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT
--operation mode is counter

SC1L73 = CARRY(!SC1L53 # !SC1_loopcnt[3]);


--SC1_loopcnt[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]
--operation mode is counter

SC1_loopcnt[4]_lut_out = SC1_loopcnt[4] $ !SC1L73;
SC1_loopcnt[4]_sload_eqn = (SC1L01 & ~GND) # (!SC1L01 & SC1_loopcnt[4]_lut_out);
SC1_loopcnt[4]_reg_input = SC1_loopcnt[4]_sload_eqn & !XC1_STF;
SC1_loopcnt[4] = DFFE(SC1_loopcnt[4]_reg_input, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);

--SC1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT
--operation mode is counter

SC1L93 = CARRY(SC1_loopcnt[4] & !SC1L73);


--SC1_loopcnt[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5]
--operation mode is normal

SC1_loopcnt[5]_lut_out = SC1_loopcnt[5] $ SC1L93;
SC1_loopcnt[5]_sload_eqn = (SC1L01 & ~GND) # (!SC1L01 & SC1_loopcnt[5]_lut_out);
SC1_loopcnt[5]_reg_input = SC1_loopcnt[5]_sload_eqn & !XC1_STF;
SC1_loopcnt[5] = DFFE(SC1_loopcnt[5]_reg_input, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--SD1L013 is daq:inst_daq|mem_interface:inst_mem_interface|i~394
--operation mode is arithmetic

SD1L013 = !SD1_start_address[11];

--SD1L113 is daq:inst_daq|mem_interface:inst_mem_interface|i~394COUT
--operation mode is arithmetic

SD1L113 = CARRY(SD1_start_address[11]);


--SD1L213 is daq:inst_daq|mem_interface:inst_mem_interface|i~395
--operation mode is arithmetic

SD1L213 = SD1_start_address[12] $ SD1L113;

--SD1L313 is daq:inst_daq|mem_interface:inst_mem_interface|i~395COUT
--operation mode is arithmetic

SD1L313 = CARRY(!SD1L113 # !SD1_start_address[12]);


--SD1L413 is daq:inst_daq|mem_interface:inst_mem_interface|i~396
--operation mode is arithmetic

SD1L413 = SD1_start_address[13] $ !SD1L313;

--SD1L513 is daq:inst_daq|mem_interface:inst_mem_interface|i~396COUT
--operation mode is arithmetic

SD1L513 = CARRY(SD1_start_address[13] & !SD1L313);


--SD1L613 is daq:inst_daq|mem_interface:inst_mem_interface|i~397
--operation mode is arithmetic

SD1L613 = SD1_start_address[14] $ SD1L513;

--SD1L713 is daq:inst_daq|mem_interface:inst_mem_interface|i~397COUT
--operation mode is arithmetic

SD1L713 = CARRY(!SD1L513 # !SD1_start_address[14]);


--SD1L813 is daq:inst_daq|mem_interface:inst_mem_interface|i~398
--operation mode is arithmetic

SD1L813 = SD1_start_address[15] $ !SD1L713;

--SD1L913 is daq:inst_daq|mem_interface:inst_mem_interface|i~398COUT
--operation mode is arithmetic

SD1L913 = CARRY(SD1_start_address[15] & !SD1L713);


--SD1L023 is daq:inst_daq|mem_interface:inst_mem_interface|i~399
--operation mode is arithmetic

SD1L023 = SD1_start_address[16] $ SD1L913;

--SD1L123 is daq:inst_daq|mem_interface:inst_mem_interface|i~399COUT
--operation mode is arithmetic

SD1L123 = CARRY(!SD1L913 # !SD1_start_address[16]);


--SD1L223 is daq:inst_daq|mem_interface:inst_mem_interface|i~400
--operation mode is arithmetic

SD1L223 = SD1_start_address[17] $ !SD1L123;

--SD1L323 is daq:inst_daq|mem_interface:inst_mem_interface|i~400COUT
--operation mode is arithmetic

SD1L323 = CARRY(SD1_start_address[17] & !SD1L123);


--SD1L423 is daq:inst_daq|mem_interface:inst_mem_interface|i~401
--operation mode is arithmetic

SD1L423 = SD1_start_address[18] $ SD1L323;

--SD1L523 is daq:inst_daq|mem_interface:inst_mem_interface|i~401COUT
--operation mode is arithmetic

SD1L523 = CARRY(!SD1L323 # !SD1_start_address[18]);


--SD1L623 is daq:inst_daq|mem_interface:inst_mem_interface|i~402
--operation mode is arithmetic

SD1L623 = SD1_start_address[19] $ !SD1L523;

--SD1L723 is daq:inst_daq|mem_interface:inst_mem_interface|i~402COUT
--operation mode is arithmetic

SD1L723 = CARRY(SD1_start_address[19] & !SD1L523);


--SD1L823 is daq:inst_daq|mem_interface:inst_mem_interface|i~403
--operation mode is arithmetic

SD1L823 = SD1_start_address[20] $ SD1L723;

--SD1L923 is daq:inst_daq|mem_interface:inst_mem_interface|i~403COUT
--operation mode is arithmetic

SD1L923 = CARRY(!SD1L723 # !SD1_start_address[20]);


--SD1L033 is daq:inst_daq|mem_interface:inst_mem_interface|i~404
--operation mode is arithmetic

SD1L033 = SD1_start_address[21] $ !SD1L923;

--SD1L133 is daq:inst_daq|mem_interface:inst_mem_interface|i~404COUT
--operation mode is arithmetic

SD1L133 = CARRY(SD1_start_address[21] & !SD1L923);


--SD1L233 is daq:inst_daq|mem_interface:inst_mem_interface|i~405
--operation mode is arithmetic

SD1L233 = SD1_start_address[22] $ SD1L133;

--SD1L333 is daq:inst_daq|mem_interface:inst_mem_interface|i~405COUT
--operation mode is arithmetic

SD1L333 = CARRY(!SD1L133 # !SD1_start_address[22]);


--SD1L433 is daq:inst_daq|mem_interface:inst_mem_interface|i~406
--operation mode is arithmetic

SD1L433 = SD1_start_address[23] $ !SD1L333;

--SD1L533 is daq:inst_daq|mem_interface:inst_mem_interface|i~406COUT
--operation mode is arithmetic

SD1L533 = CARRY(SD1_start_address[23] & !SD1L333);


--SD1L633 is daq:inst_daq|mem_interface:inst_mem_interface|i~407
--operation mode is arithmetic

SD1L633 = SD1_start_address[24] $ SD1L533;

--SD1L733 is daq:inst_daq|mem_interface:inst_mem_interface|i~407COUT
--operation mode is arithmetic

SD1L733 = CARRY(!SD1L533 # !SD1_start_address[24]);


--SD1L833 is daq:inst_daq|mem_interface:inst_mem_interface|i~408
--operation mode is arithmetic

SD1L833 = SD1_start_address[25] $ !SD1L733;

--SD1L933 is daq:inst_daq|mem_interface:inst_mem_interface|i~408COUT
--operation mode is arithmetic

SD1L933 = CARRY(SD1_start_address[25] & !SD1L733);


--SD1L043 is daq:inst_daq|mem_interface:inst_mem_interface|i~409
--operation mode is arithmetic

SD1L043 = SD1_start_address[26] $ SD1L933;

--SD1L143 is daq:inst_daq|mem_interface:inst_mem_interface|i~409COUT
--operation mode is arithmetic

SD1L143 = CARRY(!SD1L933 # !SD1_start_address[26]);


--SD1L243 is daq:inst_daq|mem_interface:inst_mem_interface|i~410
--operation mode is normal

SD1L243 = SD1_start_address[27] $ !SD1L143;


--SD1L343 is daq:inst_daq|mem_interface:inst_mem_interface|i~415
--operation mode is arithmetic

SD1L343 = !SD1_rdaddr[0];

--SD1L443 is daq:inst_daq|mem_interface:inst_mem_interface|i~415COUT
--operation mode is arithmetic

SD1L443 = CARRY(SD1_rdaddr[0]);


--SD1L543 is daq:inst_daq|mem_interface:inst_mem_interface|i~416
--operation mode is arithmetic

SD1L543 = SD1_rdaddr[1] $ SD1L443;

--SD1L643 is daq:inst_daq|mem_interface:inst_mem_interface|i~416COUT
--operation mode is arithmetic

SD1L643 = CARRY(!SD1L443 # !SD1_rdaddr[1]);


--SD1L743 is daq:inst_daq|mem_interface:inst_mem_interface|i~417
--operation mode is arithmetic

SD1L743 = SD1_rdaddr[2] $ !SD1L643;

--SD1L843 is daq:inst_daq|mem_interface:inst_mem_interface|i~417COUT
--operation mode is arithmetic

SD1L843 = CARRY(SD1_rdaddr[2] & !SD1L643);


--SD1L943 is daq:inst_daq|mem_interface:inst_mem_interface|i~418
--operation mode is arithmetic

SD1L943 = SD1_rdaddr[3] $ SD1L843;

--SD1L053 is daq:inst_daq|mem_interface:inst_mem_interface|i~418COUT
--operation mode is arithmetic

SD1L053 = CARRY(!SD1L843 # !SD1_rdaddr[3]);


--SD1L153 is daq:inst_daq|mem_interface:inst_mem_interface|i~419
--operation mode is arithmetic

SD1L153 = SD1_rdaddr[4] $ !SD1L053;

--SD1L253 is daq:inst_daq|mem_interface:inst_mem_interface|i~419COUT
--operation mode is arithmetic

SD1L253 = CARRY(SD1_rdaddr[4] & !SD1L053);


--SD1L353 is daq:inst_daq|mem_interface:inst_mem_interface|i~420
--operation mode is arithmetic

SD1L353 = SD1_rdaddr[5] $ SD1L253;

--SD1L453 is daq:inst_daq|mem_interface:inst_mem_interface|i~420COUT
--operation mode is arithmetic

SD1L453 = CARRY(!SD1L253 # !SD1_rdaddr[5]);


--SD1L553 is daq:inst_daq|mem_interface:inst_mem_interface|i~421
--operation mode is arithmetic

SD1L553 = SD1_rdaddr[6] $ !SD1L453;

--SD1L653 is daq:inst_daq|mem_interface:inst_mem_interface|i~421COUT
--operation mode is arithmetic

SD1L653 = CARRY(SD1_rdaddr[6] & !SD1L453);


--SD1L753 is daq:inst_daq|mem_interface:inst_mem_interface|i~422
--operation mode is arithmetic

SD1L753 = SD1_rdaddr[7] $ SD1L653;

--SD1L853 is daq:inst_daq|mem_interface:inst_mem_interface|i~422COUT
--operation mode is arithmetic

SD1L853 = CARRY(!SD1L653 # !SD1_rdaddr[7]);


--SD1L953 is daq:inst_daq|mem_interface:inst_mem_interface|i~423
--operation mode is normal

SD1L953 = SD1_rdaddr[8] $ !SD1L853;


--HE2L542 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1277
--operation mode is arithmetic

HE2L542 = HE2_hit_size_in_header[2] $ HE2L532;

--HE2L642 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1277COUT
--operation mode is arithmetic

HE2L642 = CARRY(HE2_hit_size_in_header[2] & HE2L532);


--HE2L742 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1278
--operation mode is arithmetic

HE2L742 = HE2_hit_size_in_header[3] $ HE2L642;

--HE2L842 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1278COUT
--operation mode is arithmetic

HE2L842 = CARRY(!HE2L642 # !HE2_hit_size_in_header[3]);


--HE2L942 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1279
--operation mode is arithmetic

HE2L942 = HE2_hit_size_in_header[4] $ !HE2L842;

--HE2L052 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1279COUT
--operation mode is arithmetic

HE2L052 = CARRY(HE2_hit_size_in_header[4] & !HE2L842);


--HE2L152 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1280
--operation mode is arithmetic

HE2L152 = HE2_hit_size_in_header[5] $ HE2L052;

--HE2L252 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1280COUT
--operation mode is arithmetic

HE2L252 = CARRY(!HE2L052 # !HE2_hit_size_in_header[5]);


--HE2L352 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1281
--operation mode is arithmetic

HE2L352 = HE2_hit_size_in_header[6] $ !HE2L252;

--HE2L452 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1281COUT
--operation mode is arithmetic

HE2L452 = CARRY(HE2_hit_size_in_header[6] & !HE2L252);


--HE2L552 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1282
--operation mode is arithmetic

HE2L552 = HE2_hit_size_in_header[7] $ HE2L452;

--HE2L652 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1282COUT
--operation mode is arithmetic

HE2L652 = CARRY(!HE2L452 # !HE2_hit_size_in_header[7]);


--HE2L752 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1283
--operation mode is arithmetic

HE2L752 = HE2_hit_size_in_header[8] $ !HE2L652;

--HE2L852 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1283COUT
--operation mode is arithmetic

HE2L852 = CARRY(HE2_hit_size_in_header[8] & !HE2L652);


--HE2L952 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1284
--operation mode is arithmetic

HE2L952 = HE2_hit_size_in_header[9] $ HE2L852;

--HE2L062 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1284COUT
--operation mode is arithmetic

HE2L062 = CARRY(!HE2L852 # !HE2_hit_size_in_header[9]);


--HE2L162 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1285
--operation mode is normal

HE2L162 = HE2_hit_size_in_header[10] $ !HE2L062;


--HE1L632 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1309
--operation mode is arithmetic

HE1L632 = HE1_hit_size_in_header[2] $ HE1L722;

--HE1L732 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1309COUT
--operation mode is arithmetic

HE1L732 = CARRY(HE1_hit_size_in_header[2] & HE1L722);


--HE1L832 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1310
--operation mode is arithmetic

HE1L832 = HE1_hit_size_in_header[3] $ HE1L732;

--HE1L932 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1310COUT
--operation mode is arithmetic

HE1L932 = CARRY(!HE1L732 # !HE1_hit_size_in_header[3]);


--HE1L042 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1311
--operation mode is arithmetic

HE1L042 = HE1_hit_size_in_header[4] $ !HE1L932;

--HE1L142 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1311COUT
--operation mode is arithmetic

HE1L142 = CARRY(HE1_hit_size_in_header[4] & !HE1L932);


--HE1L242 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1312
--operation mode is arithmetic

HE1L242 = HE1_hit_size_in_header[5] $ HE1L142;

--HE1L342 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1312COUT
--operation mode is arithmetic

HE1L342 = CARRY(!HE1L142 # !HE1_hit_size_in_header[5]);


--HE1L442 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1313
--operation mode is arithmetic

HE1L442 = HE1_hit_size_in_header[6] $ !HE1L342;

--HE1L542 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1313COUT
--operation mode is arithmetic

HE1L542 = CARRY(HE1_hit_size_in_header[6] & !HE1L342);


--HE1L642 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1314
--operation mode is arithmetic

HE1L642 = HE1_hit_size_in_header[7] $ HE1L542;

--HE1L742 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1314COUT
--operation mode is arithmetic

HE1L742 = CARRY(!HE1L542 # !HE1_hit_size_in_header[7]);


--HE1L842 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1315
--operation mode is arithmetic

HE1L842 = HE1_hit_size_in_header[8] $ !HE1L742;

--HE1L942 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1315COUT
--operation mode is arithmetic

HE1L942 = CARRY(HE1_hit_size_in_header[8] & !HE1L742);


--HE1L052 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1316
--operation mode is arithmetic

HE1L052 = HE1_hit_size_in_header[9] $ HE1L942;

--HE1L152 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1316COUT
--operation mode is arithmetic

HE1L152 = CARRY(!HE1L942 # !HE1_hit_size_in_header[9]);


--HE1L252 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1317
--operation mode is normal

HE1L252 = HE1_hit_size_in_header[10] $ !HE1L152;


--HE2L262 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1286
--operation mode is arithmetic

HE2L262 = !HE2_ram_address_header[0];

--HE2L362 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1286COUT
--operation mode is arithmetic

HE2L362 = CARRY(HE2_ram_address_header[0]);


--HE2L462 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1287
--operation mode is arithmetic

HE2L462 = HE2_ram_address_header[1] $ HE2L362;

--HE2L562 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1287COUT
--operation mode is arithmetic

HE2L562 = CARRY(!HE2L362 # !HE2_ram_address_header[1]);


--HE2L662 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1288
--operation mode is arithmetic

HE2L662 = HE2_ram_address_header[2] $ !HE2L562;

--HE2L762 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1288COUT
--operation mode is arithmetic

HE2L762 = CARRY(HE2_ram_address_header[2] & !HE2L562);


--HE2L862 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1289
--operation mode is arithmetic

HE2L862 = HE2_ram_address_header[3] $ HE2L762;

--HE2L962 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1289COUT
--operation mode is arithmetic

HE2L962 = CARRY(!HE2L762 # !HE2_ram_address_header[3]);


--HE2L072 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1290
--operation mode is arithmetic

HE2L072 = HE2_ram_address_header[4] $ !HE2L962;

--HE2L172 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1290COUT
--operation mode is arithmetic

HE2L172 = CARRY(HE2_ram_address_header[4] & !HE2L962);


--HE2L272 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1291
--operation mode is arithmetic

HE2L272 = HE2_ram_address_header[5] $ HE2L172;

--HE2L372 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1291COUT
--operation mode is arithmetic

HE2L372 = CARRY(!HE2L172 # !HE2_ram_address_header[5]);


--HE2L472 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1292
--operation mode is arithmetic

HE2L472 = HE2_ram_address_header[6] $ !HE2L372;

--HE2L572 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1292COUT
--operation mode is arithmetic

HE2L572 = CARRY(HE2_ram_address_header[6] & !HE2L372);


--HE2L672 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1293
--operation mode is arithmetic

HE2L672 = HE2_ram_address_header[7] $ HE2L572;

--HE2L772 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1293COUT
--operation mode is arithmetic

HE2L772 = CARRY(!HE2L572 # !HE2_ram_address_header[7]);


--HE2L872 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1294
--operation mode is arithmetic

HE2L872 = HE2_ram_address_header[8] $ !HE2L772;

--HE2L972 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1294COUT
--operation mode is arithmetic

HE2L972 = CARRY(HE2_ram_address_header[8] & !HE2L772);


--HE2L082 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1295
--operation mode is arithmetic

HE2L082 = HE2_ram_address_header[9] $ HE2L972;

--HE2L182 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1295COUT
--operation mode is arithmetic

HE2L182 = CARRY(!HE2L972 # !HE2_ram_address_header[9]);


--HE2L282 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1296
--operation mode is normal

HE2L282 = HE2_ram_address_header[10] $ !HE2L182;


--NE2L604 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~407
--operation mode is arithmetic

NE2L604 = NE2_launch_timer[0] $ NE2L79;

--NE2L704 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~407COUT
--operation mode is arithmetic

NE2L704 = CARRY(NE2_launch_timer[0] & NE2L79);


--NE2L804 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~408
--operation mode is arithmetic

NE2L804 = NE2_launch_timer[1] $ NE2L704;

--NE2L904 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~408COUT
--operation mode is arithmetic

NE2L904 = CARRY(!NE2L704 # !NE2_launch_timer[1]);


--NE2L014 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~409
--operation mode is arithmetic

NE2L014 = NE2_launch_timer[2] $ !NE2L904;

--NE2L114 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~409COUT
--operation mode is arithmetic

NE2L114 = CARRY(NE2_launch_timer[2] & !NE2L904);


--NE2L214 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~410
--operation mode is arithmetic

NE2L214 = NE2_launch_timer[3] $ NE2L114;

--NE2L314 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~410COUT
--operation mode is arithmetic

NE2L314 = CARRY(!NE2L114 # !NE2_launch_timer[3]);


--NE2L414 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~411
--operation mode is arithmetic

NE2L414 = NE2_launch_timer[4] $ !NE2L314;

--NE2L514 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~411COUT
--operation mode is arithmetic

NE2L514 = CARRY(NE2_launch_timer[4] & !NE2L314);


--NE2L614 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~412
--operation mode is arithmetic

NE2L614 = NE2_launch_timer[5] $ NE2L514;

--NE2L714 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~412COUT
--operation mode is arithmetic

NE2L714 = CARRY(!NE2L514 # !NE2_launch_timer[5]);


--NE2L814 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~413
--operation mode is arithmetic

NE2L814 = NE2_launch_timer[6] $ NE2L714;

--NE2L914 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~413COUT
--operation mode is arithmetic

NE2L914 = CARRY(!NE2_launch_timer[6] & !NE2L714);


--NE2L024 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~414
--operation mode is normal

NE2L024 = NE2_launch_timer[7] $ !NE2L914;


--CE2L38 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605
--operation mode is arithmetic

CE2L38 = !CE2_digitize_cnt[0];

--CE2L48 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605COUT
--operation mode is arithmetic

CE2L48 = CARRY(CE2_digitize_cnt[0]);


--CE2L58 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606
--operation mode is arithmetic

CE2L58 = CE2_digitize_cnt[1] $ CE2L48;

--CE2L68 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606COUT
--operation mode is arithmetic

CE2L68 = CARRY(!CE2L48 # !CE2_digitize_cnt[1]);


--CE2L78 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607
--operation mode is arithmetic

CE2L78 = CE2_digitize_cnt[2] $ !CE2L68;

--CE2L88 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607COUT
--operation mode is arithmetic

CE2L88 = CARRY(CE2_digitize_cnt[2] & !CE2L68);


--CE2L98 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608
--operation mode is arithmetic

CE2L98 = CE2_digitize_cnt[3] $ CE2L88;

--CE2L09 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608COUT
--operation mode is arithmetic

CE2L09 = CARRY(!CE2L88 # !CE2_digitize_cnt[3]);


--CE2L19 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609
--operation mode is arithmetic

CE2L19 = CE2_digitize_cnt[4] $ !CE2L09;

--CE2L29 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609COUT
--operation mode is arithmetic

CE2L29 = CARRY(CE2_digitize_cnt[4] & !CE2L09);


--CE2L39 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610
--operation mode is arithmetic

CE2L39 = CE2_digitize_cnt[5] $ CE2L29;

--CE2L49 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610COUT
--operation mode is arithmetic

CE2L49 = CARRY(!CE2L29 # !CE2_digitize_cnt[5]);


--CE2L59 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611
--operation mode is arithmetic

CE2L59 = CE2_digitize_cnt[6] $ !CE2L49;

--CE2L69 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611COUT
--operation mode is arithmetic

CE2L69 = CARRY(CE2_digitize_cnt[6] & !CE2L49);


--CE2L79 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612
--operation mode is arithmetic

CE2L79 = CE2_digitize_cnt[7] $ CE2L69;

--CE2L89 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612COUT
--operation mode is arithmetic

CE2L89 = CARRY(!CE2L69 # !CE2_digitize_cnt[7]);


--CE2L99 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613
--operation mode is arithmetic

CE2L99 = CE2_digitize_cnt[8] $ !CE2L89;

--CE2L001 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613COUT
--operation mode is arithmetic

CE2L001 = CARRY(CE2_digitize_cnt[8] & !CE2L89);


--CE2L101 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614
--operation mode is arithmetic

CE2L101 = CE2_digitize_cnt[9] $ CE2L001;

--CE2L201 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614COUT
--operation mode is arithmetic

CE2L201 = CARRY(!CE2L001 # !CE2_digitize_cnt[9]);


--CE2L301 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615
--operation mode is arithmetic

CE2L301 = CE2_digitize_cnt[10] $ !CE2L201;

--CE2L401 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615COUT
--operation mode is arithmetic

CE2L401 = CARRY(CE2_digitize_cnt[10] & !CE2L201);


--CE2L501 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616
--operation mode is arithmetic

CE2L501 = CE2_digitize_cnt[11] $ CE2L401;

--CE2L601 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616COUT
--operation mode is arithmetic

CE2L601 = CARRY(!CE2L401 # !CE2_digitize_cnt[11]);


--CE2L701 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617
--operation mode is arithmetic

CE2L701 = CE2_digitize_cnt[12] $ !CE2L601;

--CE2L801 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617COUT
--operation mode is arithmetic

CE2L801 = CARRY(CE2_digitize_cnt[12] & !CE2L601);


--CE2L901 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618
--operation mode is arithmetic

CE2L901 = CE2_digitize_cnt[13] $ CE2L801;

--CE2L011 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618COUT
--operation mode is arithmetic

CE2L011 = CARRY(!CE2L801 # !CE2_digitize_cnt[13]);


--CE2L111 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619
--operation mode is arithmetic

CE2L111 = CE2_digitize_cnt[14] $ !CE2L011;

--CE2L211 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619COUT
--operation mode is arithmetic

CE2L211 = CARRY(CE2_digitize_cnt[14] & !CE2L011);


--CE2L311 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620
--operation mode is arithmetic

CE2L311 = CE2_digitize_cnt[15] $ CE2L211;

--CE2L411 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620COUT
--operation mode is arithmetic

CE2L411 = CARRY(!CE2L211 # !CE2_digitize_cnt[15]);


--CE2L511 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621
--operation mode is arithmetic

CE2L511 = CE2_digitize_cnt[16] $ !CE2L411;

--CE2L611 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621COUT
--operation mode is arithmetic

CE2L611 = CARRY(CE2_digitize_cnt[16] & !CE2L411);


--CE2L711 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622
--operation mode is arithmetic

CE2L711 = CE2_digitize_cnt[17] $ CE2L611;

--CE2L811 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622COUT
--operation mode is arithmetic

CE2L811 = CARRY(!CE2L611 # !CE2_digitize_cnt[17]);


--CE2L911 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623
--operation mode is arithmetic

CE2L911 = CE2_digitize_cnt[18] $ !CE2L811;

--CE2L021 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623COUT
--operation mode is arithmetic

CE2L021 = CARRY(CE2_digitize_cnt[18] & !CE2L811);


--CE2L121 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624
--operation mode is arithmetic

CE2L121 = CE2_digitize_cnt[19] $ CE2L021;

--CE2L221 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624COUT
--operation mode is arithmetic

CE2L221 = CARRY(!CE2L021 # !CE2_digitize_cnt[19]);


--CE2L321 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625
--operation mode is arithmetic

CE2L321 = CE2_digitize_cnt[20] $ !CE2L221;

--CE2L421 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625COUT
--operation mode is arithmetic

CE2L421 = CARRY(CE2_digitize_cnt[20] & !CE2L221);


--CE2L521 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626
--operation mode is arithmetic

CE2L521 = CE2_digitize_cnt[21] $ CE2L421;

--CE2L621 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626COUT
--operation mode is arithmetic

CE2L621 = CARRY(!CE2L421 # !CE2_digitize_cnt[21]);


--CE2L721 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627
--operation mode is arithmetic

CE2L721 = CE2_digitize_cnt[22] $ !CE2L621;

--CE2L821 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627COUT
--operation mode is arithmetic

CE2L821 = CARRY(CE2_digitize_cnt[22] & !CE2L621);


--CE2L921 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628
--operation mode is arithmetic

CE2L921 = CE2_digitize_cnt[23] $ CE2L821;

--CE2L031 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628COUT
--operation mode is arithmetic

CE2L031 = CARRY(!CE2L821 # !CE2_digitize_cnt[23]);


--CE2L131 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629
--operation mode is arithmetic

CE2L131 = CE2_digitize_cnt[24] $ !CE2L031;

--CE2L231 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629COUT
--operation mode is arithmetic

CE2L231 = CARRY(CE2_digitize_cnt[24] & !CE2L031);


--CE2L331 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630
--operation mode is arithmetic

CE2L331 = CE2_digitize_cnt[25] $ CE2L231;

--CE2L431 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630COUT
--operation mode is arithmetic

CE2L431 = CARRY(!CE2L231 # !CE2_digitize_cnt[25]);


--CE2L531 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631
--operation mode is arithmetic

CE2L531 = CE2_digitize_cnt[26] $ !CE2L431;

--CE2L631 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631COUT
--operation mode is arithmetic

CE2L631 = CARRY(CE2_digitize_cnt[26] & !CE2L431);


--CE2L731 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632
--operation mode is arithmetic

CE2L731 = CE2_digitize_cnt[27] $ CE2L631;

--CE2L831 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632COUT
--operation mode is arithmetic

CE2L831 = CARRY(!CE2L631 # !CE2_digitize_cnt[27]);


--CE2L931 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633
--operation mode is arithmetic

CE2L931 = CE2_digitize_cnt[28] $ !CE2L831;

--CE2L041 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633COUT
--operation mode is arithmetic

CE2L041 = CARRY(CE2_digitize_cnt[28] & !CE2L831);


--CE2L141 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634
--operation mode is arithmetic

CE2L141 = CE2_digitize_cnt[29] $ CE2L041;

--CE2L241 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634COUT
--operation mode is arithmetic

CE2L241 = CARRY(!CE2L041 # !CE2_digitize_cnt[29]);


--CE2L341 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635
--operation mode is arithmetic

CE2L341 = CE2_digitize_cnt[30] $ !CE2L241;

--CE2L441 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635COUT
--operation mode is arithmetic

CE2L441 = CARRY(CE2_digitize_cnt[30] & !CE2L241);


--CE2L541 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~636
--operation mode is normal

CE2L541 = CE2_digitize_cnt[31] $ CE2L441;


--CE2L641 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637
--operation mode is arithmetic

CE2L641 = !CE2_settle_cnt[0];

--CE2L741 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637COUT
--operation mode is arithmetic

CE2L741 = CARRY(CE2_settle_cnt[0]);


--CE2L841 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638
--operation mode is arithmetic

CE2L841 = CE2_settle_cnt[1] $ CE2L741;

--CE2L941 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638COUT
--operation mode is arithmetic

CE2L941 = CARRY(!CE2L741 # !CE2_settle_cnt[1]);


--CE2L051 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639
--operation mode is arithmetic

CE2L051 = CE2_settle_cnt[2] $ !CE2L941;

--CE2L151 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639COUT
--operation mode is arithmetic

CE2L151 = CARRY(CE2_settle_cnt[2] & !CE2L941);


--CE2L251 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640
--operation mode is arithmetic

CE2L251 = CE2_settle_cnt[3] $ CE2L151;

--CE2L351 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640COUT
--operation mode is arithmetic

CE2L351 = CARRY(!CE2L151 # !CE2_settle_cnt[3]);


--CE2L451 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641
--operation mode is arithmetic

CE2L451 = CE2_settle_cnt[4] $ !CE2L351;

--CE2L551 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641COUT
--operation mode is arithmetic

CE2L551 = CARRY(CE2_settle_cnt[4] & !CE2L351);


--CE2L651 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642
--operation mode is arithmetic

CE2L651 = CE2_settle_cnt[5] $ CE2L551;

--CE2L751 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642COUT
--operation mode is arithmetic

CE2L751 = CARRY(!CE2L551 # !CE2_settle_cnt[5]);


--CE2L851 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643
--operation mode is arithmetic

CE2L851 = CE2_settle_cnt[6] $ !CE2L751;

--CE2L951 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643COUT
--operation mode is arithmetic

CE2L951 = CARRY(CE2_settle_cnt[6] & !CE2L751);


--CE2L061 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644
--operation mode is arithmetic

CE2L061 = CE2_settle_cnt[7] $ CE2L951;

--CE2L161 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644COUT
--operation mode is arithmetic

CE2L161 = CARRY(!CE2L951 # !CE2_settle_cnt[7]);


--CE2L261 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645
--operation mode is arithmetic

CE2L261 = CE2_settle_cnt[8] $ !CE2L161;

--CE2L361 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645COUT
--operation mode is arithmetic

CE2L361 = CARRY(CE2_settle_cnt[8] & !CE2L161);


--CE2L461 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646
--operation mode is arithmetic

CE2L461 = CE2_settle_cnt[9] $ CE2L361;

--CE2L561 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646COUT
--operation mode is arithmetic

CE2L561 = CARRY(!CE2L361 # !CE2_settle_cnt[9]);


--CE2L661 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647
--operation mode is arithmetic

CE2L661 = CE2_settle_cnt[10] $ !CE2L561;

--CE2L761 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647COUT
--operation mode is arithmetic

CE2L761 = CARRY(CE2_settle_cnt[10] & !CE2L561);


--CE2L861 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648
--operation mode is arithmetic

CE2L861 = CE2_settle_cnt[11] $ CE2L761;

--CE2L961 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648COUT
--operation mode is arithmetic

CE2L961 = CARRY(!CE2L761 # !CE2_settle_cnt[11]);


--CE2L071 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649
--operation mode is arithmetic

CE2L071 = CE2_settle_cnt[12] $ !CE2L961;

--CE2L171 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649COUT
--operation mode is arithmetic

CE2L171 = CARRY(CE2_settle_cnt[12] & !CE2L961);


--CE2L271 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650
--operation mode is arithmetic

CE2L271 = CE2_settle_cnt[13] $ CE2L171;

--CE2L371 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650COUT
--operation mode is arithmetic

CE2L371 = CARRY(!CE2L171 # !CE2_settle_cnt[13]);


--CE2L471 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651
--operation mode is arithmetic

CE2L471 = CE2_settle_cnt[14] $ !CE2L371;

--CE2L571 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651COUT
--operation mode is arithmetic

CE2L571 = CARRY(CE2_settle_cnt[14] & !CE2L371);


--CE2L671 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652
--operation mode is arithmetic

CE2L671 = CE2_settle_cnt[15] $ CE2L571;

--CE2L771 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652COUT
--operation mode is arithmetic

CE2L771 = CARRY(!CE2L571 # !CE2_settle_cnt[15]);


--CE2L871 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653
--operation mode is arithmetic

CE2L871 = CE2_settle_cnt[16] $ !CE2L771;

--CE2L971 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653COUT
--operation mode is arithmetic

CE2L971 = CARRY(CE2_settle_cnt[16] & !CE2L771);


--CE2L081 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654
--operation mode is arithmetic

CE2L081 = CE2_settle_cnt[17] $ CE2L971;

--CE2L181 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654COUT
--operation mode is arithmetic

CE2L181 = CARRY(!CE2L971 # !CE2_settle_cnt[17]);


--CE2L281 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655
--operation mode is arithmetic

CE2L281 = CE2_settle_cnt[18] $ !CE2L181;

--CE2L381 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655COUT
--operation mode is arithmetic

CE2L381 = CARRY(CE2_settle_cnt[18] & !CE2L181);


--CE2L481 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656
--operation mode is arithmetic

CE2L481 = CE2_settle_cnt[19] $ CE2L381;

--CE2L581 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656COUT
--operation mode is arithmetic

CE2L581 = CARRY(!CE2L381 # !CE2_settle_cnt[19]);


--CE2L681 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657
--operation mode is arithmetic

CE2L681 = CE2_settle_cnt[20] $ !CE2L581;

--CE2L781 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657COUT
--operation mode is arithmetic

CE2L781 = CARRY(CE2_settle_cnt[20] & !CE2L581);


--CE2L881 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658
--operation mode is arithmetic

CE2L881 = CE2_settle_cnt[21] $ CE2L781;

--CE2L981 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658COUT
--operation mode is arithmetic

CE2L981 = CARRY(!CE2L781 # !CE2_settle_cnt[21]);


--CE2L091 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659
--operation mode is arithmetic

CE2L091 = CE2_settle_cnt[22] $ !CE2L981;

--CE2L191 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659COUT
--operation mode is arithmetic

CE2L191 = CARRY(CE2_settle_cnt[22] & !CE2L981);


--CE2L291 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660
--operation mode is arithmetic

CE2L291 = CE2_settle_cnt[23] $ CE2L191;

--CE2L391 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660COUT
--operation mode is arithmetic

CE2L391 = CARRY(!CE2L191 # !CE2_settle_cnt[23]);


--CE2L491 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661
--operation mode is arithmetic

CE2L491 = CE2_settle_cnt[24] $ !CE2L391;

--CE2L591 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661COUT
--operation mode is arithmetic

CE2L591 = CARRY(CE2_settle_cnt[24] & !CE2L391);


--CE2L691 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662
--operation mode is arithmetic

CE2L691 = CE2_settle_cnt[25] $ CE2L591;

--CE2L791 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662COUT
--operation mode is arithmetic

CE2L791 = CARRY(!CE2L591 # !CE2_settle_cnt[25]);


--CE2L891 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663
--operation mode is arithmetic

CE2L891 = CE2_settle_cnt[26] $ !CE2L791;

--CE2L991 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663COUT
--operation mode is arithmetic

CE2L991 = CARRY(CE2_settle_cnt[26] & !CE2L791);


--CE2L002 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664
--operation mode is arithmetic

CE2L002 = CE2_settle_cnt[27] $ CE2L991;

--CE2L102 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664COUT
--operation mode is arithmetic

CE2L102 = CARRY(!CE2L991 # !CE2_settle_cnt[27]);


--CE2L202 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665
--operation mode is arithmetic

CE2L202 = CE2_settle_cnt[28] $ !CE2L102;

--CE2L302 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665COUT
--operation mode is arithmetic

CE2L302 = CARRY(CE2_settle_cnt[28] & !CE2L102);


--CE2L402 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666
--operation mode is arithmetic

CE2L402 = CE2_settle_cnt[29] $ CE2L302;

--CE2L502 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666COUT
--operation mode is arithmetic

CE2L502 = CARRY(!CE2L302 # !CE2_settle_cnt[29]);


--CE2L602 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667
--operation mode is arithmetic

CE2L602 = CE2_settle_cnt[30] $ !CE2L502;

--CE2L702 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667COUT
--operation mode is arithmetic

CE2L702 = CARRY(CE2_settle_cnt[30] & !CE2L502);


--CE2L802 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~668
--operation mode is normal

CE2L802 = CE2_settle_cnt[31] $ CE2L702;


--CE2L902 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669
--operation mode is arithmetic

CE2L902 = !CE2_readout_cnt[0];

--CE2L012 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669COUT
--operation mode is arithmetic

CE2L012 = CARRY(CE2_readout_cnt[0]);


--CE2L112 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670
--operation mode is arithmetic

CE2L112 = CE2_readout_cnt[1] $ CE2L012;

--CE2L212 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670COUT
--operation mode is arithmetic

CE2L212 = CARRY(!CE2L012 # !CE2_readout_cnt[1]);


--CE2L312 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671
--operation mode is arithmetic

CE2L312 = CE2_readout_cnt[2] $ !CE2L212;

--CE2L412 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671COUT
--operation mode is arithmetic

CE2L412 = CARRY(CE2_readout_cnt[2] & !CE2L212);


--CE2L512 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672
--operation mode is arithmetic

CE2L512 = CE2_readout_cnt[3] $ CE2L412;

--CE2L612 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672COUT
--operation mode is arithmetic

CE2L612 = CARRY(!CE2L412 # !CE2_readout_cnt[3]);


--CE2L712 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673
--operation mode is arithmetic

CE2L712 = CE2_readout_cnt[4] $ !CE2L612;

--CE2L812 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673COUT
--operation mode is arithmetic

CE2L812 = CARRY(CE2_readout_cnt[4] & !CE2L612);


--CE2L912 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674
--operation mode is arithmetic

CE2L912 = CE2_readout_cnt[5] $ CE2L812;

--CE2L022 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674COUT
--operation mode is arithmetic

CE2L022 = CARRY(!CE2L812 # !CE2_readout_cnt[5]);


--CE2L122 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675
--operation mode is arithmetic

CE2L122 = CE2_readout_cnt[6] $ !CE2L022;

--CE2L222 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675COUT
--operation mode is arithmetic

CE2L222 = CARRY(CE2_readout_cnt[6] & !CE2L022);


--CE2L322 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~676
--operation mode is normal

CE2L322 = CE2_readout_cnt[7] $ CE2L222;


--HE1L352 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1318
--operation mode is arithmetic

HE1L352 = !HE1_ram_address_header[0];

--HE1L452 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1318COUT
--operation mode is arithmetic

HE1L452 = CARRY(HE1_ram_address_header[0]);


--HE1L552 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1319
--operation mode is arithmetic

HE1L552 = HE1_ram_address_header[1] $ HE1L452;

--HE1L652 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1319COUT
--operation mode is arithmetic

HE1L652 = CARRY(!HE1L452 # !HE1_ram_address_header[1]);


--HE1L752 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1320
--operation mode is arithmetic

HE1L752 = HE1_ram_address_header[2] $ !HE1L652;

--HE1L852 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1320COUT
--operation mode is arithmetic

HE1L852 = CARRY(HE1_ram_address_header[2] & !HE1L652);


--HE1L952 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1321
--operation mode is arithmetic

HE1L952 = HE1_ram_address_header[3] $ HE1L852;

--HE1L062 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1321COUT
--operation mode is arithmetic

HE1L062 = CARRY(!HE1L852 # !HE1_ram_address_header[3]);


--HE1L162 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1322
--operation mode is arithmetic

HE1L162 = HE1_ram_address_header[4] $ !HE1L062;

--HE1L262 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1322COUT
--operation mode is arithmetic

HE1L262 = CARRY(HE1_ram_address_header[4] & !HE1L062);


--HE1L362 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1323
--operation mode is arithmetic

HE1L362 = HE1_ram_address_header[5] $ HE1L262;

--HE1L462 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1323COUT
--operation mode is arithmetic

HE1L462 = CARRY(!HE1L262 # !HE1_ram_address_header[5]);


--HE1L562 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1324
--operation mode is arithmetic

HE1L562 = HE1_ram_address_header[6] $ !HE1L462;

--HE1L662 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1324COUT
--operation mode is arithmetic

HE1L662 = CARRY(HE1_ram_address_header[6] & !HE1L462);


--HE1L762 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1325
--operation mode is arithmetic

HE1L762 = HE1_ram_address_header[7] $ HE1L662;

--HE1L862 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1325COUT
--operation mode is arithmetic

HE1L862 = CARRY(!HE1L662 # !HE1_ram_address_header[7]);


--HE1L962 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1326
--operation mode is arithmetic

HE1L962 = HE1_ram_address_header[8] $ !HE1L862;

--HE1L072 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1326COUT
--operation mode is arithmetic

HE1L072 = CARRY(HE1_ram_address_header[8] & !HE1L862);


--HE1L172 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1327
--operation mode is arithmetic

HE1L172 = HE1_ram_address_header[9] $ HE1L072;

--HE1L272 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1327COUT
--operation mode is arithmetic

HE1L272 = CARRY(!HE1L072 # !HE1_ram_address_header[9]);


--HE1L372 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1328
--operation mode is normal

HE1L372 = HE1_ram_address_header[10] $ !HE1L272;


--NE1L162 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~263
--operation mode is arithmetic

NE1L162 = NE1_launch_timer[0] $ NE1L79;

--NE1L262 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~263COUT
--operation mode is arithmetic

NE1L262 = CARRY(NE1_launch_timer[0] & NE1L79);


--NE1L362 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~264
--operation mode is arithmetic

NE1L362 = NE1_launch_timer[1] $ NE1L262;

--NE1L462 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~264COUT
--operation mode is arithmetic

NE1L462 = CARRY(!NE1L262 # !NE1_launch_timer[1]);


--NE1L562 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~265
--operation mode is arithmetic

NE1L562 = NE1_launch_timer[2] $ !NE1L462;

--NE1L662 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~265COUT
--operation mode is arithmetic

NE1L662 = CARRY(NE1_launch_timer[2] & !NE1L462);


--NE1L762 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~266
--operation mode is arithmetic

NE1L762 = NE1_launch_timer[3] $ NE1L662;

--NE1L862 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~266COUT
--operation mode is arithmetic

NE1L862 = CARRY(!NE1L662 # !NE1_launch_timer[3]);


--NE1L962 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~267
--operation mode is arithmetic

NE1L962 = NE1_launch_timer[4] $ !NE1L862;

--NE1L072 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~267COUT
--operation mode is arithmetic

NE1L072 = CARRY(NE1_launch_timer[4] & !NE1L862);


--NE1L172 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~268
--operation mode is arithmetic

NE1L172 = NE1_launch_timer[5] $ NE1L072;

--NE1L272 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~268COUT
--operation mode is arithmetic

NE1L272 = CARRY(!NE1L072 # !NE1_launch_timer[5]);


--NE1L372 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~269
--operation mode is arithmetic

NE1L372 = NE1_launch_timer[6] $ NE1L272;

--NE1L472 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~269COUT
--operation mode is arithmetic

NE1L472 = CARRY(!NE1_launch_timer[6] & !NE1L272);


--NE1L572 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~270
--operation mode is normal

NE1L572 = NE1_launch_timer[7] $ !NE1L472;


--CE1L48 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605
--operation mode is arithmetic

CE1L48 = !CE1_digitize_cnt[0];

--CE1L58 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605COUT
--operation mode is arithmetic

CE1L58 = CARRY(CE1_digitize_cnt[0]);


--CE1L68 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606
--operation mode is arithmetic

CE1L68 = CE1_digitize_cnt[1] $ CE1L58;

--CE1L78 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606COUT
--operation mode is arithmetic

CE1L78 = CARRY(!CE1L58 # !CE1_digitize_cnt[1]);


--CE1L88 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607
--operation mode is arithmetic

CE1L88 = CE1_digitize_cnt[2] $ !CE1L78;

--CE1L98 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607COUT
--operation mode is arithmetic

CE1L98 = CARRY(CE1_digitize_cnt[2] & !CE1L78);


--CE1L09 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608
--operation mode is arithmetic

CE1L09 = CE1_digitize_cnt[3] $ CE1L98;

--CE1L19 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608COUT
--operation mode is arithmetic

CE1L19 = CARRY(!CE1L98 # !CE1_digitize_cnt[3]);


--CE1L29 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609
--operation mode is arithmetic

CE1L29 = CE1_digitize_cnt[4] $ !CE1L19;

--CE1L39 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609COUT
--operation mode is arithmetic

CE1L39 = CARRY(CE1_digitize_cnt[4] & !CE1L19);


--CE1L49 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610
--operation mode is arithmetic

CE1L49 = CE1_digitize_cnt[5] $ CE1L39;

--CE1L59 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610COUT
--operation mode is arithmetic

CE1L59 = CARRY(!CE1L39 # !CE1_digitize_cnt[5]);


--CE1L69 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611
--operation mode is arithmetic

CE1L69 = CE1_digitize_cnt[6] $ !CE1L59;

--CE1L79 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611COUT
--operation mode is arithmetic

CE1L79 = CARRY(CE1_digitize_cnt[6] & !CE1L59);


--CE1L89 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612
--operation mode is arithmetic

CE1L89 = CE1_digitize_cnt[7] $ CE1L79;

--CE1L99 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612COUT
--operation mode is arithmetic

CE1L99 = CARRY(!CE1L79 # !CE1_digitize_cnt[7]);


--CE1L001 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613
--operation mode is arithmetic

CE1L001 = CE1_digitize_cnt[8] $ !CE1L99;

--CE1L101 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613COUT
--operation mode is arithmetic

CE1L101 = CARRY(CE1_digitize_cnt[8] & !CE1L99);


--CE1L201 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614
--operation mode is arithmetic

CE1L201 = CE1_digitize_cnt[9] $ CE1L101;

--CE1L301 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614COUT
--operation mode is arithmetic

CE1L301 = CARRY(!CE1L101 # !CE1_digitize_cnt[9]);


--CE1L401 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615
--operation mode is arithmetic

CE1L401 = CE1_digitize_cnt[10] $ !CE1L301;

--CE1L501 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615COUT
--operation mode is arithmetic

CE1L501 = CARRY(CE1_digitize_cnt[10] & !CE1L301);


--CE1L601 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616
--operation mode is arithmetic

CE1L601 = CE1_digitize_cnt[11] $ CE1L501;

--CE1L701 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616COUT
--operation mode is arithmetic

CE1L701 = CARRY(!CE1L501 # !CE1_digitize_cnt[11]);


--CE1L801 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617
--operation mode is arithmetic

CE1L801 = CE1_digitize_cnt[12] $ !CE1L701;

--CE1L901 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617COUT
--operation mode is arithmetic

CE1L901 = CARRY(CE1_digitize_cnt[12] & !CE1L701);


--CE1L011 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618
--operation mode is arithmetic

CE1L011 = CE1_digitize_cnt[13] $ CE1L901;

--CE1L111 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618COUT
--operation mode is arithmetic

CE1L111 = CARRY(!CE1L901 # !CE1_digitize_cnt[13]);


--CE1L211 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619
--operation mode is arithmetic

CE1L211 = CE1_digitize_cnt[14] $ !CE1L111;

--CE1L311 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619COUT
--operation mode is arithmetic

CE1L311 = CARRY(CE1_digitize_cnt[14] & !CE1L111);


--CE1L411 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620
--operation mode is arithmetic

CE1L411 = CE1_digitize_cnt[15] $ CE1L311;

--CE1L511 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620COUT
--operation mode is arithmetic

CE1L511 = CARRY(!CE1L311 # !CE1_digitize_cnt[15]);


--CE1L611 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621
--operation mode is arithmetic

CE1L611 = CE1_digitize_cnt[16] $ !CE1L511;

--CE1L711 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621COUT
--operation mode is arithmetic

CE1L711 = CARRY(CE1_digitize_cnt[16] & !CE1L511);


--CE1L811 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622
--operation mode is arithmetic

CE1L811 = CE1_digitize_cnt[17] $ CE1L711;

--CE1L911 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622COUT
--operation mode is arithmetic

CE1L911 = CARRY(!CE1L711 # !CE1_digitize_cnt[17]);


--CE1L021 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623
--operation mode is arithmetic

CE1L021 = CE1_digitize_cnt[18] $ !CE1L911;

--CE1L121 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623COUT
--operation mode is arithmetic

CE1L121 = CARRY(CE1_digitize_cnt[18] & !CE1L911);


--CE1L221 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624
--operation mode is arithmetic

CE1L221 = CE1_digitize_cnt[19] $ CE1L121;

--CE1L321 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624COUT
--operation mode is arithmetic

CE1L321 = CARRY(!CE1L121 # !CE1_digitize_cnt[19]);


--CE1L421 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625
--operation mode is arithmetic

CE1L421 = CE1_digitize_cnt[20] $ !CE1L321;

--CE1L521 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625COUT
--operation mode is arithmetic

CE1L521 = CARRY(CE1_digitize_cnt[20] & !CE1L321);


--CE1L621 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626
--operation mode is arithmetic

CE1L621 = CE1_digitize_cnt[21] $ CE1L521;

--CE1L721 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626COUT
--operation mode is arithmetic

CE1L721 = CARRY(!CE1L521 # !CE1_digitize_cnt[21]);


--CE1L821 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627
--operation mode is arithmetic

CE1L821 = CE1_digitize_cnt[22] $ !CE1L721;

--CE1L921 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627COUT
--operation mode is arithmetic

CE1L921 = CARRY(CE1_digitize_cnt[22] & !CE1L721);


--CE1L031 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628
--operation mode is arithmetic

CE1L031 = CE1_digitize_cnt[23] $ CE1L921;

--CE1L131 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628COUT
--operation mode is arithmetic

CE1L131 = CARRY(!CE1L921 # !CE1_digitize_cnt[23]);


--CE1L231 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629
--operation mode is arithmetic

CE1L231 = CE1_digitize_cnt[24] $ !CE1L131;

--CE1L331 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629COUT
--operation mode is arithmetic

CE1L331 = CARRY(CE1_digitize_cnt[24] & !CE1L131);


--CE1L431 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630
--operation mode is arithmetic

CE1L431 = CE1_digitize_cnt[25] $ CE1L331;

--CE1L531 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630COUT
--operation mode is arithmetic

CE1L531 = CARRY(!CE1L331 # !CE1_digitize_cnt[25]);


--CE1L631 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631
--operation mode is arithmetic

CE1L631 = CE1_digitize_cnt[26] $ !CE1L531;

--CE1L731 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631COUT
--operation mode is arithmetic

CE1L731 = CARRY(CE1_digitize_cnt[26] & !CE1L531);


--CE1L831 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632
--operation mode is arithmetic

CE1L831 = CE1_digitize_cnt[27] $ CE1L731;

--CE1L931 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632COUT
--operation mode is arithmetic

CE1L931 = CARRY(!CE1L731 # !CE1_digitize_cnt[27]);


--CE1L041 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633
--operation mode is arithmetic

CE1L041 = CE1_digitize_cnt[28] $ !CE1L931;

--CE1L141 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633COUT
--operation mode is arithmetic

CE1L141 = CARRY(CE1_digitize_cnt[28] & !CE1L931);


--CE1L241 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634
--operation mode is arithmetic

CE1L241 = CE1_digitize_cnt[29] $ CE1L141;

--CE1L341 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634COUT
--operation mode is arithmetic

CE1L341 = CARRY(!CE1L141 # !CE1_digitize_cnt[29]);


--CE1L441 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635
--operation mode is arithmetic

CE1L441 = CE1_digitize_cnt[30] $ !CE1L341;

--CE1L541 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635COUT
--operation mode is arithmetic

CE1L541 = CARRY(CE1_digitize_cnt[30] & !CE1L341);


--CE1L641 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~636
--operation mode is normal

CE1L641 = CE1_digitize_cnt[31] $ CE1L541;


--CE1L741 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637
--operation mode is arithmetic

CE1L741 = !CE1_settle_cnt[0];

--CE1L841 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637COUT
--operation mode is arithmetic

CE1L841 = CARRY(CE1_settle_cnt[0]);


--CE1L941 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638
--operation mode is arithmetic

CE1L941 = CE1_settle_cnt[1] $ CE1L841;

--CE1L051 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638COUT
--operation mode is arithmetic

CE1L051 = CARRY(!CE1L841 # !CE1_settle_cnt[1]);


--CE1L151 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639
--operation mode is arithmetic

CE1L151 = CE1_settle_cnt[2] $ !CE1L051;

--CE1L251 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639COUT
--operation mode is arithmetic

CE1L251 = CARRY(CE1_settle_cnt[2] & !CE1L051);


--CE1L351 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640
--operation mode is arithmetic

CE1L351 = CE1_settle_cnt[3] $ CE1L251;

--CE1L451 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640COUT
--operation mode is arithmetic

CE1L451 = CARRY(!CE1L251 # !CE1_settle_cnt[3]);


--CE1L551 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641
--operation mode is arithmetic

CE1L551 = CE1_settle_cnt[4] $ !CE1L451;

--CE1L651 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641COUT
--operation mode is arithmetic

CE1L651 = CARRY(CE1_settle_cnt[4] & !CE1L451);


--CE1L751 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642
--operation mode is arithmetic

CE1L751 = CE1_settle_cnt[5] $ CE1L651;

--CE1L851 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642COUT
--operation mode is arithmetic

CE1L851 = CARRY(!CE1L651 # !CE1_settle_cnt[5]);


--CE1L951 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643
--operation mode is arithmetic

CE1L951 = CE1_settle_cnt[6] $ !CE1L851;

--CE1L061 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643COUT
--operation mode is arithmetic

CE1L061 = CARRY(CE1_settle_cnt[6] & !CE1L851);


--CE1L161 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644
--operation mode is arithmetic

CE1L161 = CE1_settle_cnt[7] $ CE1L061;

--CE1L261 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644COUT
--operation mode is arithmetic

CE1L261 = CARRY(!CE1L061 # !CE1_settle_cnt[7]);


--CE1L361 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645
--operation mode is arithmetic

CE1L361 = CE1_settle_cnt[8] $ !CE1L261;

--CE1L461 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645COUT
--operation mode is arithmetic

CE1L461 = CARRY(CE1_settle_cnt[8] & !CE1L261);


--CE1L561 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646
--operation mode is arithmetic

CE1L561 = CE1_settle_cnt[9] $ CE1L461;

--CE1L661 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646COUT
--operation mode is arithmetic

CE1L661 = CARRY(!CE1L461 # !CE1_settle_cnt[9]);


--CE1L761 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647
--operation mode is arithmetic

CE1L761 = CE1_settle_cnt[10] $ !CE1L661;

--CE1L861 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647COUT
--operation mode is arithmetic

CE1L861 = CARRY(CE1_settle_cnt[10] & !CE1L661);


--CE1L961 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648
--operation mode is arithmetic

CE1L961 = CE1_settle_cnt[11] $ CE1L861;

--CE1L071 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648COUT
--operation mode is arithmetic

CE1L071 = CARRY(!CE1L861 # !CE1_settle_cnt[11]);


--CE1L171 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649
--operation mode is arithmetic

CE1L171 = CE1_settle_cnt[12] $ !CE1L071;

--CE1L271 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649COUT
--operation mode is arithmetic

CE1L271 = CARRY(CE1_settle_cnt[12] & !CE1L071);


--CE1L371 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650
--operation mode is arithmetic

CE1L371 = CE1_settle_cnt[13] $ CE1L271;

--CE1L471 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650COUT
--operation mode is arithmetic

CE1L471 = CARRY(!CE1L271 # !CE1_settle_cnt[13]);


--CE1L571 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651
--operation mode is arithmetic

CE1L571 = CE1_settle_cnt[14] $ !CE1L471;

--CE1L671 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651COUT
--operation mode is arithmetic

CE1L671 = CARRY(CE1_settle_cnt[14] & !CE1L471);


--CE1L771 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652
--operation mode is arithmetic

CE1L771 = CE1_settle_cnt[15] $ CE1L671;

--CE1L871 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652COUT
--operation mode is arithmetic

CE1L871 = CARRY(!CE1L671 # !CE1_settle_cnt[15]);


--CE1L971 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653
--operation mode is arithmetic

CE1L971 = CE1_settle_cnt[16] $ !CE1L871;

--CE1L081 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653COUT
--operation mode is arithmetic

CE1L081 = CARRY(CE1_settle_cnt[16] & !CE1L871);


--CE1L181 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654
--operation mode is arithmetic

CE1L181 = CE1_settle_cnt[17] $ CE1L081;

--CE1L281 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654COUT
--operation mode is arithmetic

CE1L281 = CARRY(!CE1L081 # !CE1_settle_cnt[17]);


--CE1L381 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655
--operation mode is arithmetic

CE1L381 = CE1_settle_cnt[18] $ !CE1L281;

--CE1L481 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655COUT
--operation mode is arithmetic

CE1L481 = CARRY(CE1_settle_cnt[18] & !CE1L281);


--CE1L581 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656
--operation mode is arithmetic

CE1L581 = CE1_settle_cnt[19] $ CE1L481;

--CE1L681 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656COUT
--operation mode is arithmetic

CE1L681 = CARRY(!CE1L481 # !CE1_settle_cnt[19]);


--CE1L781 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657
--operation mode is arithmetic

CE1L781 = CE1_settle_cnt[20] $ !CE1L681;

--CE1L881 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657COUT
--operation mode is arithmetic

CE1L881 = CARRY(CE1_settle_cnt[20] & !CE1L681);


--CE1L981 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658
--operation mode is arithmetic

CE1L981 = CE1_settle_cnt[21] $ CE1L881;

--CE1L091 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658COUT
--operation mode is arithmetic

CE1L091 = CARRY(!CE1L881 # !CE1_settle_cnt[21]);


--CE1L191 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659
--operation mode is arithmetic

CE1L191 = CE1_settle_cnt[22] $ !CE1L091;

--CE1L291 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659COUT
--operation mode is arithmetic

CE1L291 = CARRY(CE1_settle_cnt[22] & !CE1L091);


--CE1L391 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660
--operation mode is arithmetic

CE1L391 = CE1_settle_cnt[23] $ CE1L291;

--CE1L491 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660COUT
--operation mode is arithmetic

CE1L491 = CARRY(!CE1L291 # !CE1_settle_cnt[23]);


--CE1L591 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661
--operation mode is arithmetic

CE1L591 = CE1_settle_cnt[24] $ !CE1L491;

--CE1L691 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661COUT
--operation mode is arithmetic

CE1L691 = CARRY(CE1_settle_cnt[24] & !CE1L491);


--CE1L791 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662
--operation mode is arithmetic

CE1L791 = CE1_settle_cnt[25] $ CE1L691;

--CE1L891 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662COUT
--operation mode is arithmetic

CE1L891 = CARRY(!CE1L691 # !CE1_settle_cnt[25]);


--CE1L991 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663
--operation mode is arithmetic

CE1L991 = CE1_settle_cnt[26] $ !CE1L891;

--CE1L002 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663COUT
--operation mode is arithmetic

CE1L002 = CARRY(CE1_settle_cnt[26] & !CE1L891);


--CE1L102 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664
--operation mode is arithmetic

CE1L102 = CE1_settle_cnt[27] $ CE1L002;

--CE1L202 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664COUT
--operation mode is arithmetic

CE1L202 = CARRY(!CE1L002 # !CE1_settle_cnt[27]);


--CE1L302 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665
--operation mode is arithmetic

CE1L302 = CE1_settle_cnt[28] $ !CE1L202;

--CE1L402 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665COUT
--operation mode is arithmetic

CE1L402 = CARRY(CE1_settle_cnt[28] & !CE1L202);


--CE1L502 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666
--operation mode is arithmetic

CE1L502 = CE1_settle_cnt[29] $ CE1L402;

--CE1L602 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666COUT
--operation mode is arithmetic

CE1L602 = CARRY(!CE1L402 # !CE1_settle_cnt[29]);


--CE1L702 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667
--operation mode is arithmetic

CE1L702 = CE1_settle_cnt[30] $ !CE1L602;

--CE1L802 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667COUT
--operation mode is arithmetic

CE1L802 = CARRY(CE1_settle_cnt[30] & !CE1L602);


--CE1L902 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~668
--operation mode is normal

CE1L902 = CE1_settle_cnt[31] $ CE1L802;


--CE1L012 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669
--operation mode is arithmetic

CE1L012 = !CE1_readout_cnt[0];

--CE1L112 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669COUT
--operation mode is arithmetic

CE1L112 = CARRY(CE1_readout_cnt[0]);


--CE1L212 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670
--operation mode is arithmetic

CE1L212 = CE1_readout_cnt[1] $ CE1L112;

--CE1L312 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670COUT
--operation mode is arithmetic

CE1L312 = CARRY(!CE1L112 # !CE1_readout_cnt[1]);


--CE1L412 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671
--operation mode is arithmetic

CE1L412 = CE1_readout_cnt[2] $ !CE1L312;

--CE1L512 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671COUT
--operation mode is arithmetic

CE1L512 = CARRY(CE1_readout_cnt[2] & !CE1L312);


--CE1L612 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672
--operation mode is arithmetic

CE1L612 = CE1_readout_cnt[3] $ CE1L512;

--CE1L712 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672COUT
--operation mode is arithmetic

CE1L712 = CARRY(!CE1L512 # !CE1_readout_cnt[3]);


--CE1L812 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673
--operation mode is arithmetic

CE1L812 = CE1_readout_cnt[4] $ !CE1L712;

--CE1L912 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673COUT
--operation mode is arithmetic

CE1L912 = CARRY(CE1_readout_cnt[4] & !CE1L712);


--CE1L022 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674
--operation mode is arithmetic

CE1L022 = CE1_readout_cnt[5] $ CE1L912;

--CE1L122 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674COUT
--operation mode is arithmetic

CE1L122 = CARRY(!CE1L912 # !CE1_readout_cnt[5]);


--CE1L222 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675
--operation mode is arithmetic

CE1L222 = CE1_readout_cnt[6] $ !CE1L122;

--CE1L322 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675COUT
--operation mode is arithmetic

CE1L322 = CARRY(CE1_readout_cnt[6] & !CE1L122);


--CE1L422 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~676
--operation mode is normal

CE1L422 = CE1_readout_cnt[7] $ CE1L322;


--J1_second_cnt[0] is rate_meters:inst_rate_meters|second_cnt[0]
--operation mode is counter

J1_second_cnt[0]_lut_out = !J1_second_cnt[0];
J1_second_cnt[0]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[0]_lut_out);
J1_second_cnt[0] = DFFE(J1_second_cnt[0]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L423 is rate_meters:inst_rate_meters|second_cnt[0]~COUT
--operation mode is counter

J1L423 = CARRY(!J1_second_cnt[0]);


--J1_second_cnt[1] is rate_meters:inst_rate_meters|second_cnt[1]
--operation mode is counter

J1_second_cnt[1]_lut_out = J1_second_cnt[1] $ J1L423;
J1_second_cnt[1]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[1]_lut_out);
J1_second_cnt[1] = DFFE(J1_second_cnt[1]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L623 is rate_meters:inst_rate_meters|second_cnt[1]~COUT
--operation mode is counter

J1L623 = CARRY(!J1L423 # !J1_second_cnt[1]);


--J1_second_cnt[2] is rate_meters:inst_rate_meters|second_cnt[2]
--operation mode is counter

J1_second_cnt[2]_lut_out = J1_second_cnt[2] $ !J1L623;
J1_second_cnt[2]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[2]_lut_out);
J1_second_cnt[2] = DFFE(J1_second_cnt[2]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L823 is rate_meters:inst_rate_meters|second_cnt[2]~COUT
--operation mode is counter

J1L823 = CARRY(J1_second_cnt[2] & !J1L623);


--J1_second_cnt[3] is rate_meters:inst_rate_meters|second_cnt[3]
--operation mode is counter

J1_second_cnt[3]_lut_out = J1_second_cnt[3] $ J1L823;
J1_second_cnt[3]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[3]_lut_out);
J1_second_cnt[3] = DFFE(J1_second_cnt[3]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L033 is rate_meters:inst_rate_meters|second_cnt[3]~COUT
--operation mode is counter

J1L033 = CARRY(!J1L823 # !J1_second_cnt[3]);


--J1_second_cnt[4] is rate_meters:inst_rate_meters|second_cnt[4]
--operation mode is counter

J1_second_cnt[4]_lut_out = J1_second_cnt[4] $ !J1L033;
J1_second_cnt[4]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[4]_lut_out);
J1_second_cnt[4] = DFFE(J1_second_cnt[4]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L233 is rate_meters:inst_rate_meters|second_cnt[4]~COUT
--operation mode is counter

J1L233 = CARRY(J1_second_cnt[4] & !J1L033);


--J1_second_cnt[5] is rate_meters:inst_rate_meters|second_cnt[5]
--operation mode is counter

J1_second_cnt[5]_lut_out = J1_second_cnt[5] $ J1L233;
J1_second_cnt[5]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[5]_lut_out);
J1_second_cnt[5] = DFFE(J1_second_cnt[5]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L433 is rate_meters:inst_rate_meters|second_cnt[5]~COUT
--operation mode is counter

J1L433 = CARRY(!J1L233 # !J1_second_cnt[5]);


--J1_second_cnt[6] is rate_meters:inst_rate_meters|second_cnt[6]
--operation mode is counter

J1_second_cnt[6]_lut_out = J1_second_cnt[6] $ !J1L433;
J1_second_cnt[6]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[6]_lut_out);
J1_second_cnt[6] = DFFE(J1_second_cnt[6]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L633 is rate_meters:inst_rate_meters|second_cnt[6]~COUT
--operation mode is counter

J1L633 = CARRY(J1_second_cnt[6] & !J1L433);


--J1_second_cnt[7] is rate_meters:inst_rate_meters|second_cnt[7]
--operation mode is counter

J1_second_cnt[7]_lut_out = J1_second_cnt[7] $ J1L633;
J1_second_cnt[7]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[7]_lut_out);
J1_second_cnt[7] = DFFE(J1_second_cnt[7]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L833 is rate_meters:inst_rate_meters|second_cnt[7]~COUT
--operation mode is counter

J1L833 = CARRY(!J1L633 # !J1_second_cnt[7]);


--J1_second_cnt[8] is rate_meters:inst_rate_meters|second_cnt[8]
--operation mode is counter

J1_second_cnt[8]_lut_out = J1_second_cnt[8] $ !J1L833;
J1_second_cnt[8]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[8]_lut_out);
J1_second_cnt[8] = DFFE(J1_second_cnt[8]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L043 is rate_meters:inst_rate_meters|second_cnt[8]~COUT
--operation mode is counter

J1L043 = CARRY(!J1_second_cnt[8] & !J1L833);


--J1_second_cnt[9] is rate_meters:inst_rate_meters|second_cnt[9]
--operation mode is counter

J1_second_cnt[9]_lut_out = J1_second_cnt[9] $ J1L043;
J1_second_cnt[9]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[9]_lut_out);
J1_second_cnt[9] = DFFE(J1_second_cnt[9]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L243 is rate_meters:inst_rate_meters|second_cnt[9]~COUT
--operation mode is counter

J1L243 = CARRY(J1_second_cnt[9] # !J1L043);


--J1_second_cnt[10] is rate_meters:inst_rate_meters|second_cnt[10]
--operation mode is counter

J1_second_cnt[10]_lut_out = J1_second_cnt[10] $ !J1L243;
J1_second_cnt[10]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[10]_lut_out);
J1_second_cnt[10] = DFFE(J1_second_cnt[10]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L443 is rate_meters:inst_rate_meters|second_cnt[10]~COUT
--operation mode is counter

J1L443 = CARRY(J1_second_cnt[10] & !J1L243);


--J1_second_cnt[11] is rate_meters:inst_rate_meters|second_cnt[11]
--operation mode is counter

J1_second_cnt[11]_lut_out = J1_second_cnt[11] $ J1L443;
J1_second_cnt[11]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[11]_lut_out);
J1_second_cnt[11] = DFFE(J1_second_cnt[11]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L643 is rate_meters:inst_rate_meters|second_cnt[11]~COUT
--operation mode is counter

J1L643 = CARRY(!J1L443 # !J1_second_cnt[11]);


--J1_second_cnt[12] is rate_meters:inst_rate_meters|second_cnt[12]
--operation mode is counter

J1_second_cnt[12]_lut_out = J1_second_cnt[12] $ !J1L643;
J1_second_cnt[12]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[12]_lut_out);
J1_second_cnt[12] = DFFE(J1_second_cnt[12]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L843 is rate_meters:inst_rate_meters|second_cnt[12]~COUT
--operation mode is counter

J1L843 = CARRY(!J1_second_cnt[12] & !J1L643);


--J1_second_cnt[13] is rate_meters:inst_rate_meters|second_cnt[13]
--operation mode is counter

J1_second_cnt[13]_lut_out = J1_second_cnt[13] $ J1L843;
J1_second_cnt[13]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[13]_lut_out);
J1_second_cnt[13] = DFFE(J1_second_cnt[13]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L053 is rate_meters:inst_rate_meters|second_cnt[13]~COUT
--operation mode is counter

J1L053 = CARRY(!J1L843 # !J1_second_cnt[13]);


--J1_second_cnt[14] is rate_meters:inst_rate_meters|second_cnt[14]
--operation mode is counter

J1_second_cnt[14]_lut_out = J1_second_cnt[14] $ !J1L053;
J1_second_cnt[14]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[14]_lut_out);
J1_second_cnt[14] = DFFE(J1_second_cnt[14]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L253 is rate_meters:inst_rate_meters|second_cnt[14]~COUT
--operation mode is counter

J1L253 = CARRY(!J1_second_cnt[14] & !J1L053);


--J1_second_cnt[15] is rate_meters:inst_rate_meters|second_cnt[15]
--operation mode is counter

J1_second_cnt[15]_lut_out = J1_second_cnt[15] $ J1L253;
J1_second_cnt[15]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[15]_lut_out);
J1_second_cnt[15] = DFFE(J1_second_cnt[15]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L453 is rate_meters:inst_rate_meters|second_cnt[15]~COUT
--operation mode is counter

J1L453 = CARRY(J1_second_cnt[15] # !J1L253);


--J1_second_cnt[16] is rate_meters:inst_rate_meters|second_cnt[16]
--operation mode is counter

J1_second_cnt[16]_lut_out = J1_second_cnt[16] $ !J1L453;
J1_second_cnt[16]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[16]_lut_out);
J1_second_cnt[16] = DFFE(J1_second_cnt[16]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L653 is rate_meters:inst_rate_meters|second_cnt[16]~COUT
--operation mode is counter

J1L653 = CARRY(J1_second_cnt[16] & !J1L453);


--J1_second_cnt[17] is rate_meters:inst_rate_meters|second_cnt[17]
--operation mode is counter

J1_second_cnt[17]_lut_out = J1_second_cnt[17] $ J1L653;
J1_second_cnt[17]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[17]_lut_out);
J1_second_cnt[17] = DFFE(J1_second_cnt[17]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L853 is rate_meters:inst_rate_meters|second_cnt[17]~COUT
--operation mode is counter

J1L853 = CARRY(J1_second_cnt[17] # !J1L653);


--J1_second_cnt[18] is rate_meters:inst_rate_meters|second_cnt[18]
--operation mode is counter

J1_second_cnt[18]_lut_out = J1_second_cnt[18] $ !J1L853;
J1_second_cnt[18]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[18]_lut_out);
J1_second_cnt[18] = DFFE(J1_second_cnt[18]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L063 is rate_meters:inst_rate_meters|second_cnt[18]~COUT
--operation mode is counter

J1L063 = CARRY(!J1_second_cnt[18] & !J1L853);


--J1_second_cnt[19] is rate_meters:inst_rate_meters|second_cnt[19]
--operation mode is counter

J1_second_cnt[19]_lut_out = J1_second_cnt[19] $ J1L063;
J1_second_cnt[19]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[19]_lut_out);
J1_second_cnt[19] = DFFE(J1_second_cnt[19]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L263 is rate_meters:inst_rate_meters|second_cnt[19]~COUT
--operation mode is counter

J1L263 = CARRY(J1_second_cnt[19] # !J1L063);


--J1_second_cnt[20] is rate_meters:inst_rate_meters|second_cnt[20]
--operation mode is counter

J1_second_cnt[20]_lut_out = J1_second_cnt[20] $ !J1L263;
J1_second_cnt[20]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[20]_lut_out);
J1_second_cnt[20] = DFFE(J1_second_cnt[20]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L463 is rate_meters:inst_rate_meters|second_cnt[20]~COUT
--operation mode is counter

J1L463 = CARRY(J1_second_cnt[20] & !J1L263);


--J1_second_cnt[21] is rate_meters:inst_rate_meters|second_cnt[21]
--operation mode is counter

J1_second_cnt[21]_lut_out = J1_second_cnt[21] $ J1L463;
J1_second_cnt[21]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[21]_lut_out);
J1_second_cnt[21] = DFFE(J1_second_cnt[21]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L663 is rate_meters:inst_rate_meters|second_cnt[21]~COUT
--operation mode is counter

J1L663 = CARRY(!J1L463 # !J1_second_cnt[21]);


--J1_second_cnt[22] is rate_meters:inst_rate_meters|second_cnt[22]
--operation mode is counter

J1_second_cnt[22]_lut_out = J1_second_cnt[22] $ !J1L663;
J1_second_cnt[22]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[22]_lut_out);
J1_second_cnt[22] = DFFE(J1_second_cnt[22]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L863 is rate_meters:inst_rate_meters|second_cnt[22]~COUT
--operation mode is counter

J1L863 = CARRY(!J1_second_cnt[22] & !J1L663);


--J1_second_cnt[23] is rate_meters:inst_rate_meters|second_cnt[23]
--operation mode is counter

J1_second_cnt[23]_lut_out = J1_second_cnt[23] $ J1L863;
J1_second_cnt[23]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[23]_lut_out);
J1_second_cnt[23] = DFFE(J1_second_cnt[23]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L073 is rate_meters:inst_rate_meters|second_cnt[23]~COUT
--operation mode is counter

J1L073 = CARRY(J1_second_cnt[23] # !J1L863);


--J1_second_cnt[24] is rate_meters:inst_rate_meters|second_cnt[24]
--operation mode is counter

J1_second_cnt[24]_lut_out = J1_second_cnt[24] $ !J1L073;
J1_second_cnt[24]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[24]_lut_out);
J1_second_cnt[24] = DFFE(J1_second_cnt[24]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L273 is rate_meters:inst_rate_meters|second_cnt[24]~COUT
--operation mode is counter

J1L273 = CARRY(J1_second_cnt[24] & !J1L073);


--J1_second_cnt[25] is rate_meters:inst_rate_meters|second_cnt[25]
--operation mode is counter

J1_second_cnt[25]_lut_out = J1_second_cnt[25] $ J1L273;
J1_second_cnt[25]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[25]_lut_out);
J1_second_cnt[25] = DFFE(J1_second_cnt[25]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--J1L473 is rate_meters:inst_rate_meters|second_cnt[25]~COUT
--operation mode is counter

J1L473 = CARRY(J1_second_cnt[25] # !J1L273);


--J1_second_cnt[26] is rate_meters:inst_rate_meters|second_cnt[26]
--operation mode is normal

J1_second_cnt[26]_lut_out = J1_second_cnt[26] $ !J1L473;
J1_second_cnt[26]_sload_eqn = (J1L001 & ~GND) # (!J1L001 & J1_second_cnt[26]_lut_out);
J1_second_cnt[26] = DFFE(J1_second_cnt[26]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_lockout_sn[0] is rate_meters:inst_rate_meters|lockout_sn[0]
--operation mode is counter

J1_lockout_sn[0]_lut_out = !J1_lockout_sn[0];
J1_lockout_sn[0]_sload_eqn = (J1L401 & J1L411) # (!J1L401 & J1_lockout_sn[0]_lut_out);
J1_lockout_sn[0] = DFFE(J1_lockout_sn[0]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_i598);

--J1L761 is rate_meters:inst_rate_meters|lockout_sn[0]~COUT
--operation mode is counter

J1L761 = CARRY(J1_lockout_sn[0]);


--J1_lockout_sn[1] is rate_meters:inst_rate_meters|lockout_sn[1]
--operation mode is counter

J1_lockout_sn[1]_lut_out = J1_lockout_sn[1] $ J1L761;
J1_lockout_sn[1]_sload_eqn = (J1L401 & J1L311) # (!J1L401 & J1_lockout_sn[1]_lut_out);
J1_lockout_sn[1] = DFFE(J1_lockout_sn[1]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_i598);

--J1L961 is rate_meters:inst_rate_meters|lockout_sn[1]~COUT
--operation mode is counter

J1L961 = CARRY(!J1L761 # !J1_lockout_sn[1]);


--J1_lockout_sn[2] is rate_meters:inst_rate_meters|lockout_sn[2]
--operation mode is counter

J1_lockout_sn[2]_lut_out = J1_lockout_sn[2] $ !J1L961;
J1_lockout_sn[2]_sload_eqn = (J1L401 & J1L211) # (!J1L401 & J1_lockout_sn[2]_lut_out);
J1_lockout_sn[2] = DFFE(J1_lockout_sn[2]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_i598);

--J1L171 is rate_meters:inst_rate_meters|lockout_sn[2]~COUT
--operation mode is counter

J1L171 = CARRY(J1_lockout_sn[2] & !J1L961);


--J1_lockout_sn[3] is rate_meters:inst_rate_meters|lockout_sn[3]
--operation mode is counter

J1_lockout_sn[3]_lut_out = J1_lockout_sn[3] $ J1L171;
J1_lockout_sn[3]_sload_eqn = (J1L401 & J1L111) # (!J1L401 & J1_lockout_sn[3]_lut_out);
J1_lockout_sn[3] = DFFE(J1_lockout_sn[3]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_i598);

--J1L371 is rate_meters:inst_rate_meters|lockout_sn[3]~COUT
--operation mode is counter

J1L371 = CARRY(!J1L171 # !J1_lockout_sn[3]);


--J1_lockout_sn[4] is rate_meters:inst_rate_meters|lockout_sn[4]
--operation mode is counter

J1_lockout_sn[4]_lut_out = J1_lockout_sn[4] $ !J1L371;
J1_lockout_sn[4]_sload_eqn = (J1L401 & J1L011) # (!J1L401 & J1_lockout_sn[4]_lut_out);
J1_lockout_sn[4] = DFFE(J1_lockout_sn[4]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_i598);

--J1L571 is rate_meters:inst_rate_meters|lockout_sn[4]~COUT
--operation mode is counter

J1L571 = CARRY(J1_lockout_sn[4] & !J1L371);


--J1_lockout_sn[5] is rate_meters:inst_rate_meters|lockout_sn[5]
--operation mode is counter

J1_lockout_sn[5]_lut_out = J1_lockout_sn[5] $ J1L571;
J1_lockout_sn[5]_sload_eqn = (J1L401 & J1L901) # (!J1L401 & J1_lockout_sn[5]_lut_out);
J1_lockout_sn[5] = DFFE(J1_lockout_sn[5]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_i598);

--J1L771 is rate_meters:inst_rate_meters|lockout_sn[5]~COUT
--operation mode is counter

J1L771 = CARRY(!J1L571 # !J1_lockout_sn[5]);


--J1_lockout_sn[6] is rate_meters:inst_rate_meters|lockout_sn[6]
--operation mode is counter

J1_lockout_sn[6]_lut_out = J1_lockout_sn[6] $ !J1L771;
J1_lockout_sn[6]_sload_eqn = (J1L401 & J1L801) # (!J1L401 & J1_lockout_sn[6]_lut_out);
J1_lockout_sn[6] = DFFE(J1_lockout_sn[6]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_i598);

--J1L971 is rate_meters:inst_rate_meters|lockout_sn[6]~COUT
--operation mode is counter

J1L971 = CARRY(J1_lockout_sn[6] & !J1L771);


--J1_lockout_sn[7] is rate_meters:inst_rate_meters|lockout_sn[7]
--operation mode is counter

J1_lockout_sn[7]_lut_out = J1_lockout_sn[7] $ J1L971;
J1_lockout_sn[7]_sload_eqn = (J1L401 & J1L701) # (!J1L401 & J1_lockout_sn[7]_lut_out);
J1_lockout_sn[7] = DFFE(J1_lockout_sn[7]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_i598);

--J1L181 is rate_meters:inst_rate_meters|lockout_sn[7]~COUT
--operation mode is counter

J1L181 = CARRY(!J1L971 # !J1_lockout_sn[7]);


--J1_lockout_sn[8] is rate_meters:inst_rate_meters|lockout_sn[8]
--operation mode is normal

J1_lockout_sn[8]_lut_out = J1_lockout_sn[8] $ !J1L181;
J1_lockout_sn[8]_sload_eqn = (J1L401 & ~GND) # (!J1L401 & J1_lockout_sn[8]_lut_out);
J1_lockout_sn[8] = DFFE(J1_lockout_sn[8]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_i598);


--N1L411 is xfer_time:Inst_xfer_time|i~166
--operation mode is arithmetic

N1L411 = R54_sload_path[0] $ N1L081;

--N1L511 is xfer_time:Inst_xfer_time|i~166COUT
--operation mode is arithmetic

N1L511 = CARRY(R54_sload_path[0] & N1L081);


--N1L611 is xfer_time:Inst_xfer_time|i~167
--operation mode is arithmetic

N1L611 = R54_sload_path[1] $ N1L511;

--N1L711 is xfer_time:Inst_xfer_time|i~167COUT
--operation mode is arithmetic

N1L711 = CARRY(!N1L511 # !R54_sload_path[1]);


--N1L811 is xfer_time:Inst_xfer_time|i~168
--operation mode is arithmetic

N1L811 = R54_sload_path[2] $ !N1L711;

--N1L911 is xfer_time:Inst_xfer_time|i~168COUT
--operation mode is arithmetic

N1L911 = CARRY(R54_sload_path[2] & !N1L711);


--N1L021 is xfer_time:Inst_xfer_time|i~169
--operation mode is arithmetic

N1L021 = R54_sload_path[3] $ N1L911;

--N1L121 is xfer_time:Inst_xfer_time|i~169COUT
--operation mode is arithmetic

N1L121 = CARRY(!N1L911 # !R54_sload_path[3]);


--N1L221 is xfer_time:Inst_xfer_time|i~170
--operation mode is arithmetic

N1L221 = R54_sload_path[4] $ !N1L121;

--N1L321 is xfer_time:Inst_xfer_time|i~170COUT
--operation mode is arithmetic

N1L321 = CARRY(R54_sload_path[4] & !N1L121);


--N1L421 is xfer_time:Inst_xfer_time|i~171
--operation mode is arithmetic

N1L421 = R54_sload_path[5] $ N1L321;

--N1L521 is xfer_time:Inst_xfer_time|i~171COUT
--operation mode is arithmetic

N1L521 = CARRY(!N1L321 # !R54_sload_path[5]);


--N1L621 is xfer_time:Inst_xfer_time|i~172
--operation mode is arithmetic

N1L621 = R54_sload_path[6] $ !N1L521;

--N1L721 is xfer_time:Inst_xfer_time|i~172COUT
--operation mode is arithmetic

N1L721 = CARRY(R54_sload_path[6] & !N1L521);


--N1L821 is xfer_time:Inst_xfer_time|i~173
--operation mode is arithmetic

N1L821 = R54_sload_path[7] $ N1L721;

--N1L921 is xfer_time:Inst_xfer_time|i~173COUT
--operation mode is arithmetic

N1L921 = CARRY(!N1L721 # !R54_sload_path[7]);


--N1L031 is xfer_time:Inst_xfer_time|i~174
--operation mode is arithmetic

N1L031 = R54_sload_path[8] $ !N1L921;

--N1L131 is xfer_time:Inst_xfer_time|i~174COUT
--operation mode is arithmetic

N1L131 = CARRY(R54_sload_path[8] & !N1L921);


--N1L231 is xfer_time:Inst_xfer_time|i~175
--operation mode is arithmetic

N1L231 = R54_sload_path[9] $ N1L131;

--N1L331 is xfer_time:Inst_xfer_time|i~175COUT
--operation mode is arithmetic

N1L331 = CARRY(!N1L131 # !R54_sload_path[9]);


--N1L431 is xfer_time:Inst_xfer_time|i~176
--operation mode is arithmetic

N1L431 = R54_sload_path[10] $ !N1L331;

--N1L531 is xfer_time:Inst_xfer_time|i~176COUT
--operation mode is arithmetic

N1L531 = CARRY(R54_sload_path[10] & !N1L331);


--N1L631 is xfer_time:Inst_xfer_time|i~177
--operation mode is arithmetic

N1L631 = R54_sload_path[11] $ N1L531;

--N1L731 is xfer_time:Inst_xfer_time|i~177COUT
--operation mode is arithmetic

N1L731 = CARRY(!N1L531 # !R54_sload_path[11]);


--N1L831 is xfer_time:Inst_xfer_time|i~178
--operation mode is arithmetic

N1L831 = R54_sload_path[12] $ !N1L731;

--N1L931 is xfer_time:Inst_xfer_time|i~178COUT
--operation mode is arithmetic

N1L931 = CARRY(R54_sload_path[12] & !N1L731);


--N1L041 is xfer_time:Inst_xfer_time|i~179
--operation mode is arithmetic

N1L041 = R54_sload_path[13] $ N1L931;

--N1L141 is xfer_time:Inst_xfer_time|i~179COUT
--operation mode is arithmetic

N1L141 = CARRY(!N1L931 # !R54_sload_path[13]);


--N1L241 is xfer_time:Inst_xfer_time|i~180
--operation mode is arithmetic

N1L241 = R54_sload_path[14] $ !N1L141;

--N1L341 is xfer_time:Inst_xfer_time|i~180COUT
--operation mode is arithmetic

N1L341 = CARRY(R54_sload_path[14] & !N1L141);


--N1L441 is xfer_time:Inst_xfer_time|i~181
--operation mode is normal

N1L441 = R54_sload_path[15] $ N1L341;


--N1L541 is xfer_time:Inst_xfer_time|i~182
--operation mode is arithmetic

N1L541 = R44_sload_path[0] $ N1L581;

--N1L641 is xfer_time:Inst_xfer_time|i~182COUT
--operation mode is arithmetic

N1L641 = CARRY(R44_sload_path[0] & N1L581);


--N1L741 is xfer_time:Inst_xfer_time|i~183
--operation mode is arithmetic

N1L741 = R44_sload_path[1] $ N1L641;

--N1L841 is xfer_time:Inst_xfer_time|i~183COUT
--operation mode is arithmetic

N1L841 = CARRY(!N1L641 # !R44_sload_path[1]);


--N1L941 is xfer_time:Inst_xfer_time|i~184
--operation mode is arithmetic

N1L941 = R44_sload_path[2] $ !N1L841;

--N1L051 is xfer_time:Inst_xfer_time|i~184COUT
--operation mode is arithmetic

N1L051 = CARRY(R44_sload_path[2] & !N1L841);


--N1L151 is xfer_time:Inst_xfer_time|i~185
--operation mode is arithmetic

N1L151 = R44_sload_path[3] $ N1L051;

--N1L251 is xfer_time:Inst_xfer_time|i~185COUT
--operation mode is arithmetic

N1L251 = CARRY(!N1L051 # !R44_sload_path[3]);


--N1L351 is xfer_time:Inst_xfer_time|i~186
--operation mode is arithmetic

N1L351 = R44_sload_path[4] $ !N1L251;

--N1L451 is xfer_time:Inst_xfer_time|i~186COUT
--operation mode is arithmetic

N1L451 = CARRY(R44_sload_path[4] & !N1L251);


--N1L551 is xfer_time:Inst_xfer_time|i~187
--operation mode is arithmetic

N1L551 = R44_sload_path[5] $ N1L451;

--N1L651 is xfer_time:Inst_xfer_time|i~187COUT
--operation mode is arithmetic

N1L651 = CARRY(!N1L451 # !R44_sload_path[5]);


--N1L751 is xfer_time:Inst_xfer_time|i~188
--operation mode is arithmetic

N1L751 = R44_sload_path[6] $ !N1L651;

--N1L851 is xfer_time:Inst_xfer_time|i~188COUT
--operation mode is arithmetic

N1L851 = CARRY(R44_sload_path[6] & !N1L651);


--N1L951 is xfer_time:Inst_xfer_time|i~189
--operation mode is arithmetic

N1L951 = R44_sload_path[7] $ N1L851;

--N1L061 is xfer_time:Inst_xfer_time|i~189COUT
--operation mode is arithmetic

N1L061 = CARRY(!N1L851 # !R44_sload_path[7]);


--N1L161 is xfer_time:Inst_xfer_time|i~190
--operation mode is arithmetic

N1L161 = R44_sload_path[8] $ !N1L061;

--N1L261 is xfer_time:Inst_xfer_time|i~190COUT
--operation mode is arithmetic

N1L261 = CARRY(R44_sload_path[8] & !N1L061);


--N1L361 is xfer_time:Inst_xfer_time|i~191
--operation mode is arithmetic

N1L361 = R44_sload_path[9] $ N1L261;

--N1L461 is xfer_time:Inst_xfer_time|i~191COUT
--operation mode is arithmetic

N1L461 = CARRY(!N1L261 # !R44_sload_path[9]);


--N1L561 is xfer_time:Inst_xfer_time|i~192
--operation mode is arithmetic

N1L561 = R44_sload_path[10] $ !N1L461;

--N1L661 is xfer_time:Inst_xfer_time|i~192COUT
--operation mode is arithmetic

N1L661 = CARRY(R44_sload_path[10] & !N1L461);


--N1L761 is xfer_time:Inst_xfer_time|i~193
--operation mode is arithmetic

N1L761 = R44_sload_path[11] $ N1L661;

--N1L861 is xfer_time:Inst_xfer_time|i~193COUT
--operation mode is arithmetic

N1L861 = CARRY(!N1L661 # !R44_sload_path[11]);


--N1L961 is xfer_time:Inst_xfer_time|i~194
--operation mode is arithmetic

N1L961 = R44_sload_path[12] $ !N1L861;

--N1L071 is xfer_time:Inst_xfer_time|i~194COUT
--operation mode is arithmetic

N1L071 = CARRY(R44_sload_path[12] & !N1L861);


--N1L171 is xfer_time:Inst_xfer_time|i~195
--operation mode is arithmetic

N1L171 = R44_sload_path[13] $ N1L071;

--N1L271 is xfer_time:Inst_xfer_time|i~195COUT
--operation mode is arithmetic

N1L271 = CARRY(!N1L071 # !R44_sload_path[13]);


--N1L371 is xfer_time:Inst_xfer_time|i~196
--operation mode is arithmetic

N1L371 = R44_sload_path[14] $ !N1L271;

--N1L471 is xfer_time:Inst_xfer_time|i~196COUT
--operation mode is arithmetic

N1L471 = CARRY(R44_sload_path[14] & !N1L271);


--N1L571 is xfer_time:Inst_xfer_time|i~197
--operation mode is normal

N1L571 = R44_sload_path[15] $ N1L471;


--NE2L124 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~415
--operation mode is arithmetic

NE2L124 = NE2_pre_timer_down[3][0] $ NE2L501;

--NE2L224 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~415COUT
--operation mode is arithmetic

NE2L224 = CARRY(NE2_pre_timer_down[3][0] & NE2L501);


--NE2L324 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~416
--operation mode is arithmetic

NE2L324 = NE2_pre_timer_down[3][1] $ NE2L224;

--NE2L424 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~416COUT
--operation mode is arithmetic

NE2L424 = CARRY(!NE2L224 # !NE2_pre_timer_down[3][1]);


--NE2L524 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~417
--operation mode is arithmetic

NE2L524 = NE2_pre_timer_down[3][2] $ !NE2L424;

--NE2L624 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~417COUT
--operation mode is arithmetic

NE2L624 = CARRY(NE2_pre_timer_down[3][2] & !NE2L424);


--NE2L724 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~418
--operation mode is arithmetic

NE2L724 = NE2_pre_timer_down[3][3] $ NE2L624;

--NE2L824 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~418COUT
--operation mode is arithmetic

NE2L824 = CARRY(!NE2L624 # !NE2_pre_timer_down[3][3]);


--NE2L924 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~419
--operation mode is arithmetic

NE2L924 = NE2_pre_timer_down[3][4] $ !NE2L824;

--NE2L034 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~419COUT
--operation mode is arithmetic

NE2L034 = CARRY(NE2_pre_timer_down[3][4] & !NE2L824);


--NE2L134 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~420
--operation mode is arithmetic

NE2L134 = NE2_pre_timer_down[3][5] $ NE2L034;

--NE2L234 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~420COUT
--operation mode is arithmetic

NE2L234 = CARRY(!NE2L034 # !NE2_pre_timer_down[3][5]);


--NE2L334 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~421
--operation mode is normal

NE2L334 = NE2_pre_timer_down[3][6] $ NE2L234;


--NE2L434 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~422
--operation mode is arithmetic

NE2L434 = NE2_pre_timer_down[2][0] $ NE2L401;

--NE2L534 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~422COUT
--operation mode is arithmetic

NE2L534 = CARRY(NE2_pre_timer_down[2][0] & NE2L401);


--NE2L634 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~423
--operation mode is arithmetic

NE2L634 = NE2_pre_timer_down[2][1] $ NE2L534;

--NE2L734 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~423COUT
--operation mode is arithmetic

NE2L734 = CARRY(!NE2L534 # !NE2_pre_timer_down[2][1]);


--NE2L834 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~424
--operation mode is arithmetic

NE2L834 = NE2_pre_timer_down[2][2] $ !NE2L734;

--NE2L934 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~424COUT
--operation mode is arithmetic

NE2L934 = CARRY(NE2_pre_timer_down[2][2] & !NE2L734);


--NE2L044 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~425
--operation mode is arithmetic

NE2L044 = NE2_pre_timer_down[2][3] $ NE2L934;

--NE2L144 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~425COUT
--operation mode is arithmetic

NE2L144 = CARRY(!NE2L934 # !NE2_pre_timer_down[2][3]);


--NE2L244 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~426
--operation mode is arithmetic

NE2L244 = NE2_pre_timer_down[2][4] $ !NE2L144;

--NE2L344 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~426COUT
--operation mode is arithmetic

NE2L344 = CARRY(NE2_pre_timer_down[2][4] & !NE2L144);


--NE2L444 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~427
--operation mode is arithmetic

NE2L444 = NE2_pre_timer_down[2][5] $ NE2L344;

--NE2L544 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~427COUT
--operation mode is arithmetic

NE2L544 = CARRY(!NE2L344 # !NE2_pre_timer_down[2][5]);


--NE2L644 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~428
--operation mode is normal

NE2L644 = NE2_pre_timer_down[2][6] $ NE2L544;


--NE2L744 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~429
--operation mode is arithmetic

NE2L744 = NE2_pre_timer_down[1][0] $ NE2L301;

--NE2L844 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~429COUT
--operation mode is arithmetic

NE2L844 = CARRY(NE2_pre_timer_down[1][0] & NE2L301);


--NE2L944 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~430
--operation mode is arithmetic

NE2L944 = NE2_pre_timer_down[1][1] $ NE2L844;

--NE2L054 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~430COUT
--operation mode is arithmetic

NE2L054 = CARRY(!NE2L844 # !NE2_pre_timer_down[1][1]);


--NE2L154 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~431
--operation mode is arithmetic

NE2L154 = NE2_pre_timer_down[1][2] $ !NE2L054;

--NE2L254 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~431COUT
--operation mode is arithmetic

NE2L254 = CARRY(NE2_pre_timer_down[1][2] & !NE2L054);


--NE2L354 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~432
--operation mode is arithmetic

NE2L354 = NE2_pre_timer_down[1][3] $ NE2L254;

--NE2L454 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~432COUT
--operation mode is arithmetic

NE2L454 = CARRY(!NE2L254 # !NE2_pre_timer_down[1][3]);


--NE2L554 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~433
--operation mode is arithmetic

NE2L554 = NE2_pre_timer_down[1][4] $ !NE2L454;

--NE2L654 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~433COUT
--operation mode is arithmetic

NE2L654 = CARRY(NE2_pre_timer_down[1][4] & !NE2L454);


--NE2L754 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~434
--operation mode is arithmetic

NE2L754 = NE2_pre_timer_down[1][5] $ NE2L654;

--NE2L854 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~434COUT
--operation mode is arithmetic

NE2L854 = CARRY(!NE2L654 # !NE2_pre_timer_down[1][5]);


--NE2L954 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~435
--operation mode is normal

NE2L954 = NE2_pre_timer_down[1][6] $ NE2L854;


--NE2L064 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~436
--operation mode is arithmetic

NE2L064 = NE2_pre_timer_down[0][0] $ NE2L201;

--NE2L164 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~436COUT
--operation mode is arithmetic

NE2L164 = CARRY(NE2_pre_timer_down[0][0] & NE2L201);


--NE2L264 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~437
--operation mode is arithmetic

NE2L264 = NE2_pre_timer_down[0][1] $ NE2L164;

--NE2L364 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~437COUT
--operation mode is arithmetic

NE2L364 = CARRY(!NE2L164 # !NE2_pre_timer_down[0][1]);


--NE2L464 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~438
--operation mode is arithmetic

NE2L464 = NE2_pre_timer_down[0][2] $ !NE2L364;

--NE2L564 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~438COUT
--operation mode is arithmetic

NE2L564 = CARRY(NE2_pre_timer_down[0][2] & !NE2L364);


--NE2L664 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~439
--operation mode is arithmetic

NE2L664 = NE2_pre_timer_down[0][3] $ NE2L564;

--NE2L764 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~439COUT
--operation mode is arithmetic

NE2L764 = CARRY(!NE2L564 # !NE2_pre_timer_down[0][3]);


--NE2L864 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~440
--operation mode is arithmetic

NE2L864 = NE2_pre_timer_down[0][4] $ !NE2L764;

--NE2L964 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~440COUT
--operation mode is arithmetic

NE2L964 = CARRY(NE2_pre_timer_down[0][4] & !NE2L764);


--NE2L074 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~441
--operation mode is arithmetic

NE2L074 = NE2_pre_timer_down[0][5] $ NE2L964;

--NE2L174 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~441COUT
--operation mode is arithmetic

NE2L174 = CARRY(!NE2L964 # !NE2_pre_timer_down[0][5]);


--NE2L274 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~442
--operation mode is normal

NE2L274 = NE2_pre_timer_down[0][6] $ NE2L174;


--NE2L374 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~443
--operation mode is arithmetic

NE2L374 = NE2_pre_timer_up[3][0] $ NE2L101;

--NE2L474 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~443COUT
--operation mode is arithmetic

NE2L474 = CARRY(NE2_pre_timer_up[3][0] & NE2L101);


--NE2L574 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~444
--operation mode is arithmetic

NE2L574 = NE2_pre_timer_up[3][1] $ NE2L474;

--NE2L674 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~444COUT
--operation mode is arithmetic

NE2L674 = CARRY(!NE2L474 # !NE2_pre_timer_up[3][1]);


--NE2L774 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~445
--operation mode is arithmetic

NE2L774 = NE2_pre_timer_up[3][2] $ !NE2L674;

--NE2L874 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~445COUT
--operation mode is arithmetic

NE2L874 = CARRY(NE2_pre_timer_up[3][2] & !NE2L674);


--NE2L974 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~446
--operation mode is arithmetic

NE2L974 = NE2_pre_timer_up[3][3] $ NE2L874;

--NE2L084 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~446COUT
--operation mode is arithmetic

NE2L084 = CARRY(!NE2L874 # !NE2_pre_timer_up[3][3]);


--NE2L184 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~447
--operation mode is arithmetic

NE2L184 = NE2_pre_timer_up[3][4] $ !NE2L084;

--NE2L284 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~447COUT
--operation mode is arithmetic

NE2L284 = CARRY(NE2_pre_timer_up[3][4] & !NE2L084);


--NE2L384 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~448
--operation mode is arithmetic

NE2L384 = NE2_pre_timer_up[3][5] $ NE2L284;

--NE2L484 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~448COUT
--operation mode is arithmetic

NE2L484 = CARRY(!NE2L284 # !NE2_pre_timer_up[3][5]);


--NE2L584 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~449
--operation mode is normal

NE2L584 = NE2_pre_timer_up[3][6] $ NE2L484;


--NE2L684 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~450
--operation mode is arithmetic

NE2L684 = NE2_pre_timer_up[2][0] $ NE2L001;

--NE2L784 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~450COUT
--operation mode is arithmetic

NE2L784 = CARRY(NE2_pre_timer_up[2][0] & NE2L001);


--NE2L884 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~451
--operation mode is arithmetic

NE2L884 = NE2_pre_timer_up[2][1] $ NE2L784;

--NE2L984 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~451COUT
--operation mode is arithmetic

NE2L984 = CARRY(!NE2L784 # !NE2_pre_timer_up[2][1]);


--NE2L094 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~452
--operation mode is arithmetic

NE2L094 = NE2_pre_timer_up[2][2] $ !NE2L984;

--NE2L194 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~452COUT
--operation mode is arithmetic

NE2L194 = CARRY(NE2_pre_timer_up[2][2] & !NE2L984);


--NE2L294 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~453
--operation mode is arithmetic

NE2L294 = NE2_pre_timer_up[2][3] $ NE2L194;

--NE2L394 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~453COUT
--operation mode is arithmetic

NE2L394 = CARRY(!NE2L194 # !NE2_pre_timer_up[2][3]);


--NE2L494 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~454
--operation mode is arithmetic

NE2L494 = NE2_pre_timer_up[2][4] $ !NE2L394;

--NE2L594 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~454COUT
--operation mode is arithmetic

NE2L594 = CARRY(NE2_pre_timer_up[2][4] & !NE2L394);


--NE2L694 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~455
--operation mode is arithmetic

NE2L694 = NE2_pre_timer_up[2][5] $ NE2L594;

--NE2L794 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~455COUT
--operation mode is arithmetic

NE2L794 = CARRY(!NE2L594 # !NE2_pre_timer_up[2][5]);


--NE2L894 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~456
--operation mode is normal

NE2L894 = NE2_pre_timer_up[2][6] $ NE2L794;


--NE2L994 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~457
--operation mode is arithmetic

NE2L994 = NE2_pre_timer_up[1][0] $ NE2L99;

--NE2L005 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~457COUT
--operation mode is arithmetic

NE2L005 = CARRY(NE2_pre_timer_up[1][0] & NE2L99);


--NE2L105 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~458
--operation mode is arithmetic

NE2L105 = NE2_pre_timer_up[1][1] $ NE2L005;

--NE2L205 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~458COUT
--operation mode is arithmetic

NE2L205 = CARRY(!NE2L005 # !NE2_pre_timer_up[1][1]);


--NE2L305 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~459
--operation mode is arithmetic

NE2L305 = NE2_pre_timer_up[1][2] $ !NE2L205;

--NE2L405 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~459COUT
--operation mode is arithmetic

NE2L405 = CARRY(NE2_pre_timer_up[1][2] & !NE2L205);


--NE2L505 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~460
--operation mode is arithmetic

NE2L505 = NE2_pre_timer_up[1][3] $ NE2L405;

--NE2L605 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~460COUT
--operation mode is arithmetic

NE2L605 = CARRY(!NE2L405 # !NE2_pre_timer_up[1][3]);


--NE2L705 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~461
--operation mode is arithmetic

NE2L705 = NE2_pre_timer_up[1][4] $ !NE2L605;

--NE2L805 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~461COUT
--operation mode is arithmetic

NE2L805 = CARRY(NE2_pre_timer_up[1][4] & !NE2L605);


--NE2L905 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~462
--operation mode is arithmetic

NE2L905 = NE2_pre_timer_up[1][5] $ NE2L805;

--NE2L015 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~462COUT
--operation mode is arithmetic

NE2L015 = CARRY(!NE2L805 # !NE2_pre_timer_up[1][5]);


--NE2L115 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~463
--operation mode is normal

NE2L115 = NE2_pre_timer_up[1][6] $ NE2L015;


--NE2L215 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~464
--operation mode is arithmetic

NE2L215 = NE2_pre_timer_up[0][0] $ NE2L89;

--NE2L315 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~464COUT
--operation mode is arithmetic

NE2L315 = CARRY(NE2_pre_timer_up[0][0] & NE2L89);


--NE2L415 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~465
--operation mode is arithmetic

NE2L415 = NE2_pre_timer_up[0][1] $ NE2L315;

--NE2L515 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~465COUT
--operation mode is arithmetic

NE2L515 = CARRY(!NE2L315 # !NE2_pre_timer_up[0][1]);


--NE2L615 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~466
--operation mode is arithmetic

NE2L615 = NE2_pre_timer_up[0][2] $ !NE2L515;

--NE2L715 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~466COUT
--operation mode is arithmetic

NE2L715 = CARRY(NE2_pre_timer_up[0][2] & !NE2L515);


--NE2L815 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~467
--operation mode is arithmetic

NE2L815 = NE2_pre_timer_up[0][3] $ NE2L715;

--NE2L915 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~467COUT
--operation mode is arithmetic

NE2L915 = CARRY(!NE2L715 # !NE2_pre_timer_up[0][3]);


--NE2L025 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~468
--operation mode is arithmetic

NE2L025 = NE2_pre_timer_up[0][4] $ !NE2L915;

--NE2L125 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~468COUT
--operation mode is arithmetic

NE2L125 = CARRY(NE2_pre_timer_up[0][4] & !NE2L915);


--NE2L225 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~469
--operation mode is arithmetic

NE2L225 = NE2_pre_timer_up[0][5] $ NE2L125;

--NE2L325 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~469COUT
--operation mode is arithmetic

NE2L325 = CARRY(!NE2L125 # !NE2_pre_timer_up[0][5]);


--NE2L425 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~470
--operation mode is normal

NE2L425 = NE2_pre_timer_up[0][6] $ NE2L325;


--NE1L672 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~271
--operation mode is arithmetic

NE1L672 = NE1_pre_timer_down[3][0] $ NE1L501;

--NE1L772 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~271COUT
--operation mode is arithmetic

NE1L772 = CARRY(NE1_pre_timer_down[3][0] & NE1L501);


--NE1L872 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~272
--operation mode is arithmetic

NE1L872 = NE1_pre_timer_down[3][1] $ NE1L772;

--NE1L972 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~272COUT
--operation mode is arithmetic

NE1L972 = CARRY(!NE1L772 # !NE1_pre_timer_down[3][1]);


--NE1L082 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~273
--operation mode is arithmetic

NE1L082 = NE1_pre_timer_down[3][2] $ !NE1L972;

--NE1L182 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~273COUT
--operation mode is arithmetic

NE1L182 = CARRY(NE1_pre_timer_down[3][2] & !NE1L972);


--NE1L282 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~274
--operation mode is arithmetic

NE1L282 = NE1_pre_timer_down[3][3] $ NE1L182;

--NE1L382 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~274COUT
--operation mode is arithmetic

NE1L382 = CARRY(!NE1L182 # !NE1_pre_timer_down[3][3]);


--NE1L482 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~275
--operation mode is arithmetic

NE1L482 = NE1_pre_timer_down[3][4] $ !NE1L382;

--NE1L582 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~275COUT
--operation mode is arithmetic

NE1L582 = CARRY(NE1_pre_timer_down[3][4] & !NE1L382);


--NE1L682 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~276
--operation mode is arithmetic

NE1L682 = NE1_pre_timer_down[3][5] $ NE1L582;

--NE1L782 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~276COUT
--operation mode is arithmetic

NE1L782 = CARRY(!NE1L582 # !NE1_pre_timer_down[3][5]);


--NE1L882 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~277
--operation mode is normal

NE1L882 = NE1_pre_timer_down[3][6] $ NE1L782;


--NE1L982 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~278
--operation mode is arithmetic

NE1L982 = NE1_pre_timer_down[2][0] $ NE1L401;

--NE1L092 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~278COUT
--operation mode is arithmetic

NE1L092 = CARRY(NE1_pre_timer_down[2][0] & NE1L401);


--NE1L192 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~279
--operation mode is arithmetic

NE1L192 = NE1_pre_timer_down[2][1] $ NE1L092;

--NE1L292 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~279COUT
--operation mode is arithmetic

NE1L292 = CARRY(!NE1L092 # !NE1_pre_timer_down[2][1]);


--NE1L392 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~280
--operation mode is arithmetic

NE1L392 = NE1_pre_timer_down[2][2] $ !NE1L292;

--NE1L492 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~280COUT
--operation mode is arithmetic

NE1L492 = CARRY(NE1_pre_timer_down[2][2] & !NE1L292);


--NE1L592 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~281
--operation mode is arithmetic

NE1L592 = NE1_pre_timer_down[2][3] $ NE1L492;

--NE1L692 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~281COUT
--operation mode is arithmetic

NE1L692 = CARRY(!NE1L492 # !NE1_pre_timer_down[2][3]);


--NE1L792 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~282
--operation mode is arithmetic

NE1L792 = NE1_pre_timer_down[2][4] $ !NE1L692;

--NE1L892 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~282COUT
--operation mode is arithmetic

NE1L892 = CARRY(NE1_pre_timer_down[2][4] & !NE1L692);


--NE1L992 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~283
--operation mode is arithmetic

NE1L992 = NE1_pre_timer_down[2][5] $ NE1L892;

--NE1L003 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~283COUT
--operation mode is arithmetic

NE1L003 = CARRY(!NE1L892 # !NE1_pre_timer_down[2][5]);


--NE1L103 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~284
--operation mode is normal

NE1L103 = NE1_pre_timer_down[2][6] $ NE1L003;


--NE1L203 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~285
--operation mode is arithmetic

NE1L203 = NE1_pre_timer_down[1][0] $ NE1L301;

--NE1L303 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~285COUT
--operation mode is arithmetic

NE1L303 = CARRY(NE1_pre_timer_down[1][0] & NE1L301);


--NE1L403 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~286
--operation mode is arithmetic

NE1L403 = NE1_pre_timer_down[1][1] $ NE1L303;

--NE1L503 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~286COUT
--operation mode is arithmetic

NE1L503 = CARRY(!NE1L303 # !NE1_pre_timer_down[1][1]);


--NE1L603 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~287
--operation mode is arithmetic

NE1L603 = NE1_pre_timer_down[1][2] $ !NE1L503;

--NE1L703 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~287COUT
--operation mode is arithmetic

NE1L703 = CARRY(NE1_pre_timer_down[1][2] & !NE1L503);


--NE1L803 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~288
--operation mode is arithmetic

NE1L803 = NE1_pre_timer_down[1][3] $ NE1L703;

--NE1L903 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~288COUT
--operation mode is arithmetic

NE1L903 = CARRY(!NE1L703 # !NE1_pre_timer_down[1][3]);


--NE1L013 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~289
--operation mode is arithmetic

NE1L013 = NE1_pre_timer_down[1][4] $ !NE1L903;

--NE1L113 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~289COUT
--operation mode is arithmetic

NE1L113 = CARRY(NE1_pre_timer_down[1][4] & !NE1L903);


--NE1L213 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~290
--operation mode is arithmetic

NE1L213 = NE1_pre_timer_down[1][5] $ NE1L113;

--NE1L313 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~290COUT
--operation mode is arithmetic

NE1L313 = CARRY(!NE1L113 # !NE1_pre_timer_down[1][5]);


--NE1L413 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~291
--operation mode is normal

NE1L413 = NE1_pre_timer_down[1][6] $ NE1L313;


--NE1L513 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~292
--operation mode is arithmetic

NE1L513 = NE1_pre_timer_down[0][0] $ NE1L201;

--NE1L613 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~292COUT
--operation mode is arithmetic

NE1L613 = CARRY(NE1_pre_timer_down[0][0] & NE1L201);


--NE1L713 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~293
--operation mode is arithmetic

NE1L713 = NE1_pre_timer_down[0][1] $ NE1L613;

--NE1L813 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~293COUT
--operation mode is arithmetic

NE1L813 = CARRY(!NE1L613 # !NE1_pre_timer_down[0][1]);


--NE1L913 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~294
--operation mode is arithmetic

NE1L913 = NE1_pre_timer_down[0][2] $ !NE1L813;

--NE1L023 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~294COUT
--operation mode is arithmetic

NE1L023 = CARRY(NE1_pre_timer_down[0][2] & !NE1L813);


--NE1L123 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~295
--operation mode is arithmetic

NE1L123 = NE1_pre_timer_down[0][3] $ NE1L023;

--NE1L223 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~295COUT
--operation mode is arithmetic

NE1L223 = CARRY(!NE1L023 # !NE1_pre_timer_down[0][3]);


--NE1L323 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~296
--operation mode is arithmetic

NE1L323 = NE1_pre_timer_down[0][4] $ !NE1L223;

--NE1L423 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~296COUT
--operation mode is arithmetic

NE1L423 = CARRY(NE1_pre_timer_down[0][4] & !NE1L223);


--NE1L523 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~297
--operation mode is arithmetic

NE1L523 = NE1_pre_timer_down[0][5] $ NE1L423;

--NE1L623 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~297COUT
--operation mode is arithmetic

NE1L623 = CARRY(!NE1L423 # !NE1_pre_timer_down[0][5]);


--NE1L723 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~298
--operation mode is normal

NE1L723 = NE1_pre_timer_down[0][6] $ NE1L623;


--NE1L823 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~299
--operation mode is arithmetic

NE1L823 = NE1_pre_timer_up[3][0] $ NE1L101;

--NE1L923 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~299COUT
--operation mode is arithmetic

NE1L923 = CARRY(NE1_pre_timer_up[3][0] & NE1L101);


--NE1L033 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~300
--operation mode is arithmetic

NE1L033 = NE1_pre_timer_up[3][1] $ NE1L923;

--NE1L133 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~300COUT
--operation mode is arithmetic

NE1L133 = CARRY(!NE1L923 # !NE1_pre_timer_up[3][1]);


--NE1L233 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~301
--operation mode is arithmetic

NE1L233 = NE1_pre_timer_up[3][2] $ !NE1L133;

--NE1L333 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~301COUT
--operation mode is arithmetic

NE1L333 = CARRY(NE1_pre_timer_up[3][2] & !NE1L133);


--NE1L433 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~302
--operation mode is arithmetic

NE1L433 = NE1_pre_timer_up[3][3] $ NE1L333;

--NE1L533 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~302COUT
--operation mode is arithmetic

NE1L533 = CARRY(!NE1L333 # !NE1_pre_timer_up[3][3]);


--NE1L633 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~303
--operation mode is arithmetic

NE1L633 = NE1_pre_timer_up[3][4] $ !NE1L533;

--NE1L733 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~303COUT
--operation mode is arithmetic

NE1L733 = CARRY(NE1_pre_timer_up[3][4] & !NE1L533);


--NE1L833 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~304
--operation mode is arithmetic

NE1L833 = NE1_pre_timer_up[3][5] $ NE1L733;

--NE1L933 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~304COUT
--operation mode is arithmetic

NE1L933 = CARRY(!NE1L733 # !NE1_pre_timer_up[3][5]);


--NE1L043 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~305
--operation mode is normal

NE1L043 = NE1_pre_timer_up[3][6] $ NE1L933;


--NE1L143 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~306
--operation mode is arithmetic

NE1L143 = NE1_pre_timer_up[2][0] $ NE1L001;

--NE1L243 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~306COUT
--operation mode is arithmetic

NE1L243 = CARRY(NE1_pre_timer_up[2][0] & NE1L001);


--NE1L343 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~307
--operation mode is arithmetic

NE1L343 = NE1_pre_timer_up[2][1] $ NE1L243;

--NE1L443 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~307COUT
--operation mode is arithmetic

NE1L443 = CARRY(!NE1L243 # !NE1_pre_timer_up[2][1]);


--NE1L543 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~308
--operation mode is arithmetic

NE1L543 = NE1_pre_timer_up[2][2] $ !NE1L443;

--NE1L643 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~308COUT
--operation mode is arithmetic

NE1L643 = CARRY(NE1_pre_timer_up[2][2] & !NE1L443);


--NE1L743 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~309
--operation mode is arithmetic

NE1L743 = NE1_pre_timer_up[2][3] $ NE1L643;

--NE1L843 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~309COUT
--operation mode is arithmetic

NE1L843 = CARRY(!NE1L643 # !NE1_pre_timer_up[2][3]);


--NE1L943 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~310
--operation mode is arithmetic

NE1L943 = NE1_pre_timer_up[2][4] $ !NE1L843;

--NE1L053 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~310COUT
--operation mode is arithmetic

NE1L053 = CARRY(NE1_pre_timer_up[2][4] & !NE1L843);


--NE1L153 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~311
--operation mode is arithmetic

NE1L153 = NE1_pre_timer_up[2][5] $ NE1L053;

--NE1L253 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~311COUT
--operation mode is arithmetic

NE1L253 = CARRY(!NE1L053 # !NE1_pre_timer_up[2][5]);


--NE1L353 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~312
--operation mode is normal

NE1L353 = NE1_pre_timer_up[2][6] $ NE1L253;


--NE1L453 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~313
--operation mode is arithmetic

NE1L453 = NE1_pre_timer_up[1][0] $ NE1L99;

--NE1L553 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~313COUT
--operation mode is arithmetic

NE1L553 = CARRY(NE1_pre_timer_up[1][0] & NE1L99);


--NE1L653 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~314
--operation mode is arithmetic

NE1L653 = NE1_pre_timer_up[1][1] $ NE1L553;

--NE1L753 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~314COUT
--operation mode is arithmetic

NE1L753 = CARRY(!NE1L553 # !NE1_pre_timer_up[1][1]);


--NE1L853 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~315
--operation mode is arithmetic

NE1L853 = NE1_pre_timer_up[1][2] $ !NE1L753;

--NE1L953 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~315COUT
--operation mode is arithmetic

NE1L953 = CARRY(NE1_pre_timer_up[1][2] & !NE1L753);


--NE1L063 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~316
--operation mode is arithmetic

NE1L063 = NE1_pre_timer_up[1][3] $ NE1L953;

--NE1L163 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~316COUT
--operation mode is arithmetic

NE1L163 = CARRY(!NE1L953 # !NE1_pre_timer_up[1][3]);


--NE1L263 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~317
--operation mode is arithmetic

NE1L263 = NE1_pre_timer_up[1][4] $ !NE1L163;

--NE1L363 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~317COUT
--operation mode is arithmetic

NE1L363 = CARRY(NE1_pre_timer_up[1][4] & !NE1L163);


--NE1L463 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~318
--operation mode is arithmetic

NE1L463 = NE1_pre_timer_up[1][5] $ NE1L363;

--NE1L563 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~318COUT
--operation mode is arithmetic

NE1L563 = CARRY(!NE1L363 # !NE1_pre_timer_up[1][5]);


--NE1L663 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~319
--operation mode is normal

NE1L663 = NE1_pre_timer_up[1][6] $ NE1L563;


--NE1L763 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~320
--operation mode is arithmetic

NE1L763 = NE1_pre_timer_up[0][0] $ NE1L89;

--NE1L863 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~320COUT
--operation mode is arithmetic

NE1L863 = CARRY(NE1_pre_timer_up[0][0] & NE1L89);


--NE1L963 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~321
--operation mode is arithmetic

NE1L963 = NE1_pre_timer_up[0][1] $ NE1L863;

--NE1L073 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~321COUT
--operation mode is arithmetic

NE1L073 = CARRY(!NE1L863 # !NE1_pre_timer_up[0][1]);


--NE1L173 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~322
--operation mode is arithmetic

NE1L173 = NE1_pre_timer_up[0][2] $ !NE1L073;

--NE1L273 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~322COUT
--operation mode is arithmetic

NE1L273 = CARRY(NE1_pre_timer_up[0][2] & !NE1L073);


--NE1L373 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~323
--operation mode is arithmetic

NE1L373 = NE1_pre_timer_up[0][3] $ NE1L273;

--NE1L473 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~323COUT
--operation mode is arithmetic

NE1L473 = CARRY(!NE1L273 # !NE1_pre_timer_up[0][3]);


--NE1L573 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~324
--operation mode is arithmetic

NE1L573 = NE1_pre_timer_up[0][4] $ !NE1L473;

--NE1L673 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~324COUT
--operation mode is arithmetic

NE1L673 = CARRY(NE1_pre_timer_up[0][4] & !NE1L473);


--NE1L773 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~325
--operation mode is arithmetic

NE1L773 = NE1_pre_timer_up[0][5] $ NE1L673;

--NE1L873 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~325COUT
--operation mode is arithmetic

NE1L873 = CARRY(!NE1L673 # !NE1_pre_timer_up[0][5]);


--NE1L973 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~326
--operation mode is normal

NE1L973 = NE1_pre_timer_up[0][6] $ NE1L873;


--B1_now_cnt[0] is calibration_sources:inst_calibration_sources|now_cnt[0]
--operation mode is counter

B1_now_cnt[0]_lut_out = B1_now_cnt[0] $ B1L021;
B1_now_cnt[0]_sload_eqn = (B1_now & ~GND) # (!B1_now & B1_now_cnt[0]_lut_out);
B1_now_cnt[0] = DFFE(B1_now_cnt[0]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );

--B1L041 is calibration_sources:inst_calibration_sources|now_cnt[0]~COUT
--operation mode is counter

B1L041 = CARRY(B1_now_cnt[0] & B1L021);


--B1_now_cnt[1] is calibration_sources:inst_calibration_sources|now_cnt[1]
--operation mode is counter

B1_now_cnt[1]_lut_out = B1_now_cnt[1] $ B1L041;
B1_now_cnt[1]_sload_eqn = (B1_now & ~GND) # (!B1_now & B1_now_cnt[1]_lut_out);
B1_now_cnt[1] = DFFE(B1_now_cnt[1]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );

--B1L241 is calibration_sources:inst_calibration_sources|now_cnt[1]~COUT
--operation mode is counter

B1L241 = CARRY(!B1L041 # !B1_now_cnt[1]);


--B1_now_cnt[2] is calibration_sources:inst_calibration_sources|now_cnt[2]
--operation mode is counter

B1_now_cnt[2]_lut_out = B1_now_cnt[2] $ !B1L241;
B1_now_cnt[2]_sload_eqn = (B1_now & ~GND) # (!B1_now & B1_now_cnt[2]_lut_out);
B1_now_cnt[2] = DFFE(B1_now_cnt[2]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );

--B1L441 is calibration_sources:inst_calibration_sources|now_cnt[2]~COUT
--operation mode is counter

B1L441 = CARRY(B1_now_cnt[2] & !B1L241);


--B1_now_cnt[3] is calibration_sources:inst_calibration_sources|now_cnt[3]
--operation mode is counter

B1_now_cnt[3]_lut_out = B1_now_cnt[3] $ B1L441;
B1_now_cnt[3]_sload_eqn = (B1_now & ~GND) # (!B1_now & B1_now_cnt[3]_lut_out);
B1_now_cnt[3] = DFFE(B1_now_cnt[3]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );

--B1L641 is calibration_sources:inst_calibration_sources|now_cnt[3]~COUT
--operation mode is counter

B1L641 = CARRY(B1_now_cnt[3] # !B1L441);


--B1_now_cnt[4] is calibration_sources:inst_calibration_sources|now_cnt[4]
--operation mode is normal

B1_now_cnt[4]_lut_out = B1_now_cnt[4] $ !B1L641;
B1_now_cnt[4]_sload_eqn = (B1_now & VCC) # (!B1_now & B1_now_cnt[4]_lut_out);
B1_now_cnt[4] = DFFE(B1_now_cnt[4]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2L382 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1297
--operation mode is arithmetic

HE2L382 = HE2_ram_address[0] $ GE2_ram_wr_en;

--HE2L482 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1297COUT
--operation mode is arithmetic

HE2L482 = CARRY(HE2_ram_address[0] & GE2_ram_wr_en);


--HE2L582 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1298
--operation mode is arithmetic

HE2L582 = HE2_ram_address[1] $ HE2L482;

--HE2L682 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1298COUT
--operation mode is arithmetic

HE2L682 = CARRY(!HE2L482 # !HE2_ram_address[1]);


--HE2L782 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1299
--operation mode is arithmetic

HE2L782 = HE2_ram_address[2] $ !HE2L682;

--HE2L882 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1299COUT
--operation mode is arithmetic

HE2L882 = CARRY(HE2_ram_address[2] & !HE2L682);


--HE2L982 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1300
--operation mode is arithmetic

HE2L982 = HE2_ram_address[3] $ HE2L882;

--HE2L092 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1300COUT
--operation mode is arithmetic

HE2L092 = CARRY(!HE2L882 # !HE2_ram_address[3]);


--HE2L192 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1301
--operation mode is arithmetic

HE2L192 = HE2_ram_address[4] $ !HE2L092;

--HE2L292 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1301COUT
--operation mode is arithmetic

HE2L292 = CARRY(HE2_ram_address[4] & !HE2L092);


--HE2L392 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1302
--operation mode is arithmetic

HE2L392 = HE2_ram_address[5] $ HE2L292;

--HE2L492 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1302COUT
--operation mode is arithmetic

HE2L492 = CARRY(!HE2L292 # !HE2_ram_address[5]);


--HE2L592 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1303
--operation mode is arithmetic

HE2L592 = HE2_ram_address[6] $ !HE2L492;

--HE2L692 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1303COUT
--operation mode is arithmetic

HE2L692 = CARRY(HE2_ram_address[6] & !HE2L492);


--HE2L792 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1304
--operation mode is arithmetic

HE2L792 = HE2_ram_address[7] $ HE2L692;

--HE2L892 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1304COUT
--operation mode is arithmetic

HE2L892 = CARRY(!HE2L692 # !HE2_ram_address[7]);


--HE2L992 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1305
--operation mode is arithmetic

HE2L992 = HE2_ram_address[8] $ !HE2L892;

--HE2L003 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1305COUT
--operation mode is arithmetic

HE2L003 = CARRY(HE2_ram_address[8] & !HE2L892);


--HE2L103 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1306
--operation mode is arithmetic

HE2L103 = HE2_ram_address[9] $ HE2L003;

--HE2L203 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1306COUT
--operation mode is arithmetic

HE2L203 = CARRY(!HE2L003 # !HE2_ram_address[9]);


--HE2L303 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1307
--operation mode is normal

HE2L303 = HE2_ram_address[10] $ !HE2L203;


--HE1L472 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1329
--operation mode is arithmetic

HE1L472 = HE1_ram_address[0] $ GE1_ram_wr_en;

--HE1L572 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1329COUT
--operation mode is arithmetic

HE1L572 = CARRY(HE1_ram_address[0] & GE1_ram_wr_en);


--HE1L672 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1330
--operation mode is arithmetic

HE1L672 = HE1_ram_address[1] $ HE1L572;

--HE1L772 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1330COUT
--operation mode is arithmetic

HE1L772 = CARRY(!HE1L572 # !HE1_ram_address[1]);


--HE1L872 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1331
--operation mode is arithmetic

HE1L872 = HE1_ram_address[2] $ !HE1L772;

--HE1L972 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1331COUT
--operation mode is arithmetic

HE1L972 = CARRY(HE1_ram_address[2] & !HE1L772);


--HE1L082 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1332
--operation mode is arithmetic

HE1L082 = HE1_ram_address[3] $ HE1L972;

--HE1L182 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1332COUT
--operation mode is arithmetic

HE1L182 = CARRY(!HE1L972 # !HE1_ram_address[3]);


--HE1L282 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1333
--operation mode is arithmetic

HE1L282 = HE1_ram_address[4] $ !HE1L182;

--HE1L382 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1333COUT
--operation mode is arithmetic

HE1L382 = CARRY(HE1_ram_address[4] & !HE1L182);


--HE1L482 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1334
--operation mode is arithmetic

HE1L482 = HE1_ram_address[5] $ HE1L382;

--HE1L582 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1334COUT
--operation mode is arithmetic

HE1L582 = CARRY(!HE1L382 # !HE1_ram_address[5]);


--HE1L682 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1335
--operation mode is arithmetic

HE1L682 = HE1_ram_address[6] $ !HE1L582;

--HE1L782 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1335COUT
--operation mode is arithmetic

HE1L782 = CARRY(HE1_ram_address[6] & !HE1L582);


--HE1L882 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1336
--operation mode is arithmetic

HE1L882 = HE1_ram_address[7] $ HE1L782;

--HE1L982 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1336COUT
--operation mode is arithmetic

HE1L982 = CARRY(!HE1L782 # !HE1_ram_address[7]);


--HE1L092 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1337
--operation mode is arithmetic

HE1L092 = HE1_ram_address[8] $ !HE1L982;

--HE1L192 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1337COUT
--operation mode is arithmetic

HE1L192 = CARRY(HE1_ram_address[8] & !HE1L982);


--HE1L292 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1338
--operation mode is arithmetic

HE1L292 = HE1_ram_address[9] $ HE1L192;

--HE1L392 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1338COUT
--operation mode is arithmetic

HE1L392 = CARRY(!HE1L192 # !HE1_ram_address[9]);


--HE1L492 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1339
--operation mode is normal

HE1L492 = HE1_ram_address[10] $ !HE1L392;


--HE2L403 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1308
--operation mode is arithmetic

HE2L403 = HE2_hit_size_in_header[0] $ GE2_ram_wr_en;

--HE2L503 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1308COUT
--operation mode is arithmetic

HE2L503 = CARRY(HE2_hit_size_in_header[0] & GE2_ram_wr_en);


--HE2L603 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1309
--operation mode is arithmetic

HE2L603 = HE2_hit_size_in_header[1] $ HE2L503;

--HE2L703 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1309COUT
--operation mode is arithmetic

HE2L703 = CARRY(!HE2L503 # !HE2_hit_size_in_header[1]);


--HE2L803 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1310
--operation mode is arithmetic

HE2L803 = HE2_hit_size_in_header[2] $ !HE2L703;

--HE2L903 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1310COUT
--operation mode is arithmetic

HE2L903 = CARRY(HE2_hit_size_in_header[2] & !HE2L703);


--HE2L013 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1311
--operation mode is arithmetic

HE2L013 = HE2_hit_size_in_header[3] $ HE2L903;

--HE2L113 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1311COUT
--operation mode is arithmetic

HE2L113 = CARRY(!HE2L903 # !HE2_hit_size_in_header[3]);


--HE2L213 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1312
--operation mode is arithmetic

HE2L213 = HE2_hit_size_in_header[4] $ !HE2L113;

--HE2L313 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1312COUT
--operation mode is arithmetic

HE2L313 = CARRY(HE2_hit_size_in_header[4] & !HE2L113);


--HE2L413 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1313
--operation mode is arithmetic

HE2L413 = HE2_hit_size_in_header[5] $ HE2L313;

--HE2L513 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1313COUT
--operation mode is arithmetic

HE2L513 = CARRY(!HE2L313 # !HE2_hit_size_in_header[5]);


--HE2L613 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1314
--operation mode is arithmetic

HE2L613 = HE2_hit_size_in_header[6] $ !HE2L513;

--HE2L713 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1314COUT
--operation mode is arithmetic

HE2L713 = CARRY(HE2_hit_size_in_header[6] & !HE2L513);


--HE2L813 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1315
--operation mode is arithmetic

HE2L813 = HE2_hit_size_in_header[7] $ HE2L713;

--HE2L913 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1315COUT
--operation mode is arithmetic

HE2L913 = CARRY(!HE2L713 # !HE2_hit_size_in_header[7]);


--HE2L023 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1316
--operation mode is arithmetic

HE2L023 = HE2_hit_size_in_header[8] $ !HE2L913;

--HE2L123 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1316COUT
--operation mode is arithmetic

HE2L123 = CARRY(HE2_hit_size_in_header[8] & !HE2L913);


--HE2L223 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1317
--operation mode is arithmetic

HE2L223 = HE2_hit_size_in_header[9] $ HE2L123;

--HE2L323 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1317COUT
--operation mode is arithmetic

HE2L323 = CARRY(!HE2L123 # !HE2_hit_size_in_header[9]);


--HE2L423 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1318
--operation mode is normal

HE2L423 = HE2_hit_size_in_header[10] $ !HE2L323;


--HE1L592 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1340
--operation mode is arithmetic

HE1L592 = HE1_hit_size_in_header[0] $ GE1_ram_wr_en;

--HE1L692 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1340COUT
--operation mode is arithmetic

HE1L692 = CARRY(HE1_hit_size_in_header[0] & GE1_ram_wr_en);


--HE1L792 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1341
--operation mode is arithmetic

HE1L792 = HE1_hit_size_in_header[1] $ HE1L692;

--HE1L892 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1341COUT
--operation mode is arithmetic

HE1L892 = CARRY(!HE1L692 # !HE1_hit_size_in_header[1]);


--HE1L992 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1342
--operation mode is arithmetic

HE1L992 = HE1_hit_size_in_header[2] $ !HE1L892;

--HE1L003 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1342COUT
--operation mode is arithmetic

HE1L003 = CARRY(HE1_hit_size_in_header[2] & !HE1L892);


--HE1L103 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1343
--operation mode is arithmetic

HE1L103 = HE1_hit_size_in_header[3] $ HE1L003;

--HE1L203 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1343COUT
--operation mode is arithmetic

HE1L203 = CARRY(!HE1L003 # !HE1_hit_size_in_header[3]);


--HE1L303 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1344
--operation mode is arithmetic

HE1L303 = HE1_hit_size_in_header[4] $ !HE1L203;

--HE1L403 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1344COUT
--operation mode is arithmetic

HE1L403 = CARRY(HE1_hit_size_in_header[4] & !HE1L203);


--HE1L503 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1345
--operation mode is arithmetic

HE1L503 = HE1_hit_size_in_header[5] $ HE1L403;

--HE1L603 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1345COUT
--operation mode is arithmetic

HE1L603 = CARRY(!HE1L403 # !HE1_hit_size_in_header[5]);


--HE1L703 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1346
--operation mode is arithmetic

HE1L703 = HE1_hit_size_in_header[6] $ !HE1L603;

--HE1L803 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1346COUT
--operation mode is arithmetic

HE1L803 = CARRY(HE1_hit_size_in_header[6] & !HE1L603);


--HE1L903 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1347
--operation mode is arithmetic

HE1L903 = HE1_hit_size_in_header[7] $ HE1L803;

--HE1L013 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1347COUT
--operation mode is arithmetic

HE1L013 = CARRY(!HE1L803 # !HE1_hit_size_in_header[7]);


--HE1L113 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1348
--operation mode is arithmetic

HE1L113 = HE1_hit_size_in_header[8] $ !HE1L013;

--HE1L213 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1348COUT
--operation mode is arithmetic

HE1L213 = CARRY(HE1_hit_size_in_header[8] & !HE1L013);


--HE1L313 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1349
--operation mode is arithmetic

HE1L313 = HE1_hit_size_in_header[9] $ HE1L213;

--HE1L413 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1349COUT
--operation mode is arithmetic

HE1L413 = CARRY(!HE1L213 # !HE1_hit_size_in_header[9]);


--HE1L513 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1350
--operation mode is normal

HE1L513 = HE1_hit_size_in_header[10] $ !HE1L413;


--FB1L14Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[0]~reg
--operation mode is arithmetic

FB1L14Q_lut_out = FB1L06 $ FB1L87;
FB1L14Q = DFFE(FB1L14Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );

--FB1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[0]~regCOUT
--operation mode is arithmetic

FB1L24 = CARRY(FB1L06 & FB1L87);


--FB1L34Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[1]~reg
--operation mode is arithmetic

FB1L34Q_lut_out = FB1L26 $ FB1L08 $ FB1L24;
FB1L34Q = DFFE(FB1L34Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );

--FB1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[1]~regCOUT
--operation mode is arithmetic

FB1L44 = CARRY(FB1L26 & !FB1L08 & !FB1L24 # !FB1L26 & (!FB1L24 # !FB1L08));


--FB1L54Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[2]~reg
--operation mode is arithmetic

FB1L54Q_lut_out = FB1L46 $ FB1L28 $ !FB1L44;
FB1L54Q = DFFE(FB1L54Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );

--FB1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[2]~regCOUT
--operation mode is arithmetic

FB1L64 = CARRY(FB1L46 & (FB1L28 # !FB1L44) # !FB1L46 & FB1L28 & !FB1L44);


--FB1L74Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[3]~reg
--operation mode is arithmetic

FB1L74Q_lut_out = FB1L66 $ FB1L48 $ FB1L64;
FB1L74Q = DFFE(FB1L74Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );

--FB1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[3]~regCOUT
--operation mode is arithmetic

FB1L84 = CARRY(FB1L66 & !FB1L48 & !FB1L64 # !FB1L66 & (!FB1L64 # !FB1L48));


--FB1L94Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[4]~reg
--operation mode is arithmetic

FB1L94Q_lut_out = FB1L86 $ FB1L68 $ !FB1L84;
FB1L94Q = DFFE(FB1L94Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );

--FB1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[4]~regCOUT
--operation mode is arithmetic

FB1L05 = CARRY(FB1L86 & (FB1L68 # !FB1L84) # !FB1L86 & FB1L68 & !FB1L84);


--FB1L15Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[5]~reg
--operation mode is arithmetic

FB1L15Q_lut_out = FB1L07 $ FB1L88 $ FB1L05;
FB1L15Q = DFFE(FB1L15Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );

--FB1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[5]~regCOUT
--operation mode is arithmetic

FB1L25 = CARRY(FB1L07 & !FB1L88 & !FB1L05 # !FB1L07 & (!FB1L05 # !FB1L88));


--FB1L35Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[6]~reg
--operation mode is arithmetic

FB1L35Q_lut_out = FB1L27 $ FB1L09 $ !FB1L25;
FB1L35Q = DFFE(FB1L35Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );

--FB1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[6]~regCOUT
--operation mode is arithmetic

FB1L45 = CARRY(FB1L27 & (FB1L09 # !FB1L25) # !FB1L27 & FB1L09 & !FB1L25);


--FB1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[7]~reg
--operation mode is arithmetic

FB1L55Q_lut_out = FB1L47 $ FB1L29 $ FB1L45;
FB1L55Q = DFFE(FB1L55Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );

--FB1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[7]~regCOUT
--operation mode is arithmetic

FB1L65 = CARRY(FB1L47 & !FB1L29 & !FB1L45 # !FB1L47 & (!FB1L45 # !FB1L29));


--FB1L75Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[8]~reg
--operation mode is arithmetic

FB1L75Q_lut_out = FB1L67 $ FB1L49 $ !FB1L65;
FB1L75Q = DFFE(FB1L75Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );

--FB1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[8]~regCOUT
--operation mode is arithmetic

FB1L85 = CARRY(FB1L67 & (FB1L49 # !FB1L65) # !FB1L67 & FB1L49 & !FB1L65);


--FB1L95Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|mean_val[9]~reg
--operation mode is normal

FB1L95Q_lut_out = FB1L77 $ FB1L85;
FB1L95Q = DFFE(FB1L95Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~1
--operation mode is arithmetic

FB1L87 = FB1_adc_pipe[0][2] $ FB1_adc_pipe[0][3];

--FB1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~1COUT
--operation mode is arithmetic

FB1L97 = CARRY(FB1_adc_pipe[0][2] & FB1_adc_pipe[0][3]);


--FB1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~2
--operation mode is arithmetic

FB1L08 = FB1_adc_pipe[1][2] $ FB1_adc_pipe[1][3] $ FB1L97;

--FB1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~2COUT
--operation mode is arithmetic

FB1L18 = CARRY(FB1_adc_pipe[1][2] & !FB1_adc_pipe[1][3] & !FB1L97 # !FB1_adc_pipe[1][2] & (!FB1L97 # !FB1_adc_pipe[1][3]));


--FB1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~3
--operation mode is arithmetic

FB1L28 = FB1_adc_pipe[2][2] $ FB1_adc_pipe[2][3] $ !FB1L18;

--FB1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~3COUT
--operation mode is arithmetic

FB1L38 = CARRY(FB1_adc_pipe[2][2] & (FB1_adc_pipe[2][3] # !FB1L18) # !FB1_adc_pipe[2][2] & FB1_adc_pipe[2][3] & !FB1L18);


--FB1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~4
--operation mode is arithmetic

FB1L48 = FB1_adc_pipe[3][2] $ FB1_adc_pipe[3][3] $ FB1L38;

--FB1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~4COUT
--operation mode is arithmetic

FB1L58 = CARRY(FB1_adc_pipe[3][2] & !FB1_adc_pipe[3][3] & !FB1L38 # !FB1_adc_pipe[3][2] & (!FB1L38 # !FB1_adc_pipe[3][3]));


--FB1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~5
--operation mode is arithmetic

FB1L68 = FB1_adc_pipe[4][2] $ FB1_adc_pipe[4][3] $ !FB1L58;

--FB1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~5COUT
--operation mode is arithmetic

FB1L78 = CARRY(FB1_adc_pipe[4][2] & (FB1_adc_pipe[4][3] # !FB1L58) # !FB1_adc_pipe[4][2] & FB1_adc_pipe[4][3] & !FB1L58);


--FB1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~6
--operation mode is arithmetic

FB1L88 = FB1_adc_pipe[5][2] $ FB1_adc_pipe[5][3] $ FB1L78;

--FB1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~6COUT
--operation mode is arithmetic

FB1L98 = CARRY(FB1_adc_pipe[5][2] & !FB1_adc_pipe[5][3] & !FB1L78 # !FB1_adc_pipe[5][2] & (!FB1L78 # !FB1_adc_pipe[5][3]));


--FB1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~7
--operation mode is arithmetic

FB1L09 = FB1_adc_pipe[6][2] $ FB1_adc_pipe[6][3] $ !FB1L98;

--FB1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~7COUT
--operation mode is arithmetic

FB1L19 = CARRY(FB1_adc_pipe[6][2] & (FB1_adc_pipe[6][3] # !FB1L98) # !FB1_adc_pipe[6][2] & FB1_adc_pipe[6][3] & !FB1L98);


--FB1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~8
--operation mode is arithmetic

FB1L29 = FB1_adc_pipe[7][2] $ FB1_adc_pipe[7][3] $ FB1L19;

--FB1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~8COUT
--operation mode is arithmetic

FB1L39 = CARRY(FB1_adc_pipe[7][2] & !FB1_adc_pipe[7][3] & !FB1L19 # !FB1_adc_pipe[7][2] & (!FB1L19 # !FB1_adc_pipe[7][3]));


--FB1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_2~9
--operation mode is normal

FB1L49 = !FB1L39;


--GE2L098 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1407
--operation mode is arithmetic

GE2L098 = !GE2_l[1];

--GE2L198 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1407COUT
--operation mode is arithmetic

GE2L198 = CARRY(GE2_l[1]);


--GE2L298 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1408
--operation mode is arithmetic

GE2L298 = GE2_l[2] $ !GE2L198;

--GE2L398 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1408COUT
--operation mode is arithmetic

GE2L398 = CARRY(!GE2_l[2] & !GE2L198);


--GE2L498 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1409
--operation mode is arithmetic

GE2L498 = GE2_l[3] $ GE2L398;

--GE2L598 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1409COUT
--operation mode is arithmetic

GE2L598 = CARRY(GE2_l[3] # !GE2L398);


--GE2L698 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1410
--operation mode is arithmetic

GE2L698 = GE2_l[4] $ GE2L598;

--GE2L798 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1410COUT
--operation mode is arithmetic

GE2L798 = CARRY(!GE2L598 # !GE2_l[4]);


--GE2L898 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1411
--operation mode is normal

GE2L898 = GE2_l[5] $ GE2L798;


--GE2L998 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1412
--operation mode is arithmetic

GE2L998 = !GE2_z[0];

--GE2L009 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1412COUT
--operation mode is arithmetic

GE2L009 = CARRY(GE2_z[0]);


--GE2L109 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1413
--operation mode is arithmetic

GE2L109 = GE2_z[1] $ GE2L009;

--GE2L209 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1413COUT
--operation mode is arithmetic

GE2L209 = CARRY(!GE2L009 # !GE2_z[1]);


--GE2L309 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1414
--operation mode is arithmetic

GE2L309 = GE2_z[2] $ !GE2L209;

--GE2L409 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1414COUT
--operation mode is arithmetic

GE2L409 = CARRY(GE2_z[2] & !GE2L209);


--GE2L509 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1415
--operation mode is arithmetic

GE2L509 = GE2_z[3] $ !GE2L409;

--GE2L609 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1415COUT
--operation mode is arithmetic

GE2L609 = CARRY(!GE2_z[3] & !GE2L409);


--GE2L709 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1416
--operation mode is normal

GE2L709 = GE2_z[4] $ GE2L609;


--GE2L809 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1417
--operation mode is arithmetic

GE2L809 = !GE2_z[0];

--GE2L909 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1417COUT
--operation mode is arithmetic

GE2L909 = CARRY(GE2_z[0]);


--GE2L019 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1418
--operation mode is arithmetic

GE2L019 = GE2_z[1] $ !GE2L909;

--GE2L119 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1418COUT
--operation mode is arithmetic

GE2L119 = CARRY(!GE2_z[1] & !GE2L909);


--GE2L219 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1419
--operation mode is arithmetic

GE2L219 = GE2_z[2] $ !GE2L119;

--GE2L319 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1419COUT
--operation mode is arithmetic

GE2L319 = CARRY(GE2_z[2] & !GE2L119);


--GE2L419 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1420
--operation mode is arithmetic

GE2L419 = GE2_z[3] $ !GE2L319;

--GE2L519 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1420COUT
--operation mode is arithmetic

GE2L519 = CARRY(!GE2_z[3] & !GE2L319);


--GE2L619 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1421
--operation mode is normal

GE2L619 = GE2_z[4] $ !GE2L519;


--GE1L888 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1415
--operation mode is arithmetic

GE1L888 = !GE1_l[1];

--GE1L988 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1415COUT
--operation mode is arithmetic

GE1L988 = CARRY(GE1_l[1]);


--GE1L098 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1416
--operation mode is arithmetic

GE1L098 = GE1_l[2] $ !GE1L988;

--GE1L198 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1416COUT
--operation mode is arithmetic

GE1L198 = CARRY(!GE1_l[2] & !GE1L988);


--GE1L298 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1417
--operation mode is arithmetic

GE1L298 = GE1_l[3] $ GE1L198;

--GE1L398 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1417COUT
--operation mode is arithmetic

GE1L398 = CARRY(GE1_l[3] # !GE1L198);


--GE1L498 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1418
--operation mode is arithmetic

GE1L498 = GE1_l[4] $ GE1L398;

--GE1L598 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1418COUT
--operation mode is arithmetic

GE1L598 = CARRY(!GE1L398 # !GE1_l[4]);


--GE1L698 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1419
--operation mode is normal

GE1L698 = GE1_l[5] $ GE1L598;


--GE1L798 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1420
--operation mode is arithmetic

GE1L798 = !GE1_z[0];

--GE1L898 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1420COUT
--operation mode is arithmetic

GE1L898 = CARRY(GE1_z[0]);


--GE1L998 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1421
--operation mode is arithmetic

GE1L998 = GE1_z[1] $ GE1L898;

--GE1L009 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1421COUT
--operation mode is arithmetic

GE1L009 = CARRY(!GE1L898 # !GE1_z[1]);


--GE1L109 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1422
--operation mode is arithmetic

GE1L109 = GE1_z[2] $ !GE1L009;

--GE1L209 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1422COUT
--operation mode is arithmetic

GE1L209 = CARRY(GE1_z[2] & !GE1L009);


--GE1L309 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1423
--operation mode is arithmetic

GE1L309 = GE1_z[3] $ !GE1L209;

--GE1L409 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1423COUT
--operation mode is arithmetic

GE1L409 = CARRY(!GE1_z[3] & !GE1L209);


--GE1L509 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1424
--operation mode is normal

GE1L509 = GE1_z[4] $ GE1L409;


--GE1L609 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1425
--operation mode is arithmetic

GE1L609 = !GE1_z[0];

--GE1L709 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1425COUT
--operation mode is arithmetic

GE1L709 = CARRY(GE1_z[0]);


--GE1L809 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1426
--operation mode is arithmetic

GE1L809 = GE1_z[1] $ !GE1L709;

--GE1L909 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1426COUT
--operation mode is arithmetic

GE1L909 = CARRY(!GE1_z[1] & !GE1L709);


--GE1L019 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1427
--operation mode is arithmetic

GE1L019 = GE1_z[2] $ !GE1L909;

--GE1L119 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1427COUT
--operation mode is arithmetic

GE1L119 = CARRY(GE1_z[2] & !GE1L909);


--GE1L219 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1428
--operation mode is arithmetic

GE1L219 = GE1_z[3] $ !GE1L119;

--GE1L319 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1428COUT
--operation mode is arithmetic

GE1L319 = CARRY(!GE1_z[3] & !GE1L119);


--GE1L419 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1429
--operation mode is normal

GE1L419 = GE1_z[4] $ !GE1L319;


--GE2L719 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1422
--operation mode is arithmetic

GE2L719 = !GE2_l[1];

--GE2L819 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1422COUT
--operation mode is arithmetic

GE2L819 = CARRY(GE2_l[1]);


--GE2L919 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1423
--operation mode is arithmetic

GE2L919 = GE2_l[2] $ !GE2L819;

--GE2L029 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1423COUT
--operation mode is arithmetic

GE2L029 = CARRY(!GE2_l[2] & !GE2L819);


--GE2L129 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1424
--operation mode is arithmetic

GE2L129 = GE2_l[3] $ GE2L029;

--GE2L229 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1424COUT
--operation mode is arithmetic

GE2L229 = CARRY(GE2_l[3] # !GE2L029);


--GE2L329 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1425
--operation mode is arithmetic

GE2L329 = GE2_l[4] $ !GE2L229;

--GE2L429 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1425COUT
--operation mode is arithmetic

GE2L429 = CARRY(!GE2_l[4] & !GE2L229);


--GE2L529 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1426
--operation mode is normal

GE2L529 = GE2_l[5] $ GE2L429;


--GE1L519 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1430
--operation mode is arithmetic

GE1L519 = !GE1_l[1];

--GE1L619 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1430COUT
--operation mode is arithmetic

GE1L619 = CARRY(GE1_l[1]);


--GE1L719 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1431
--operation mode is arithmetic

GE1L719 = GE1_l[2] $ !GE1L619;

--GE1L819 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1431COUT
--operation mode is arithmetic

GE1L819 = CARRY(!GE1_l[2] & !GE1L619);


--GE1L919 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1432
--operation mode is arithmetic

GE1L919 = GE1_l[3] $ GE1L819;

--GE1L029 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1432COUT
--operation mode is arithmetic

GE1L029 = CARRY(GE1_l[3] # !GE1L819);


--GE1L129 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1433
--operation mode is arithmetic

GE1L129 = GE1_l[4] $ !GE1L029;

--GE1L229 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1433COUT
--operation mode is arithmetic

GE1L229 = CARRY(!GE1_l[4] & !GE1L029);


--GE1L329 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1434
--operation mode is normal

GE1L329 = GE1_l[5] $ GE1L229;


--GE2L629 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1427
--operation mode is arithmetic

GE2L629 = !GE2_j[0];

--GE2L729 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1427COUT
--operation mode is arithmetic

GE2L729 = CARRY(GE2_j[0]);


--GE2L829 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1428
--operation mode is arithmetic

GE2L829 = GE2_j[1] $ GE2L729;

--GE2L929 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1428COUT
--operation mode is arithmetic

GE2L929 = CARRY(!GE2L729 # !GE2_j[1]);


--GE2L039 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1429
--operation mode is arithmetic

GE2L039 = GE2_j[2] $ !GE2L929;

--GE2L139 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1429COUT
--operation mode is arithmetic

GE2L139 = CARRY(GE2_j[2] & !GE2L929);


--GE2L239 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1430
--operation mode is arithmetic

GE2L239 = GE2_j[3] $ GE2L139;

--GE2L339 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1430COUT
--operation mode is arithmetic

GE2L339 = CARRY(!GE2L139 # !GE2_j[3]);


--GE2L439 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1431
--operation mode is normal

GE2L439 = GE2_j[4] $ !GE2L339;


--GE2L539 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1432
--operation mode is arithmetic

GE2L539 = !GE2_j[0];

--GE2L639 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1432COUT
--operation mode is arithmetic

GE2L639 = CARRY(GE2_j[0]);


--GE2L739 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1433
--operation mode is arithmetic

GE2L739 = GE2_j[1] $ !GE2L639;

--GE2L839 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1433COUT
--operation mode is arithmetic

GE2L839 = CARRY(!GE2_j[1] & !GE2L639);


--GE2L939 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1434
--operation mode is arithmetic

GE2L939 = GE2_j[2] $ GE2L839;

--GE2L049 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1434COUT
--operation mode is arithmetic

GE2L049 = CARRY(GE2_j[2] # !GE2L839);


--GE2L149 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1435
--operation mode is arithmetic

GE2L149 = GE2_j[3] $ !GE2L049;

--GE2L249 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1435COUT
--operation mode is arithmetic

GE2L249 = CARRY(!GE2_j[3] & !GE2L049);


--GE2L349 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1436
--operation mode is normal

GE2L349 = GE2_j[4] $ !GE2L249;


--GE2L449 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1437
--operation mode is arithmetic

GE2L449 = !GE2_j[0];

--GE2L549 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1437COUT
--operation mode is arithmetic

GE2L549 = CARRY(GE2_j[0]);


--GE2L649 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1438
--operation mode is arithmetic

GE2L649 = GE2_j[1] $ !GE2L549;

--GE2L749 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1438COUT
--operation mode is arithmetic

GE2L749 = CARRY(!GE2_j[1] & !GE2L549);


--GE2L849 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1439
--operation mode is arithmetic

GE2L849 = GE2_j[2] $ !GE2L749;

--GE2L949 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1439COUT
--operation mode is arithmetic

GE2L949 = CARRY(GE2_j[2] & !GE2L749);


--GE2L059 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1440
--operation mode is arithmetic

GE2L059 = GE2_j[3] $ !GE2L949;

--GE2L159 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1440COUT
--operation mode is arithmetic

GE2L159 = CARRY(!GE2_j[3] & !GE2L949);


--GE2L259 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1441
--operation mode is normal

GE2L259 = GE2_j[4] $ !GE2L159;


--GE2L359 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1442
--operation mode is arithmetic

GE2L359 = !GE2_j[0];

--GE2L459 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1442COUT
--operation mode is arithmetic

GE2L459 = CARRY(GE2_j[0]);


--GE2L559 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1443
--operation mode is arithmetic

GE2L559 = GE2_j[1] $ GE2L459;

--GE2L659 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1443COUT
--operation mode is arithmetic

GE2L659 = CARRY(!GE2L459 # !GE2_j[1]);


--GE2L759 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1444
--operation mode is arithmetic

GE2L759 = GE2_j[2] $ !GE2L659;

--GE2L859 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1444COUT
--operation mode is arithmetic

GE2L859 = CARRY(GE2_j[2] & !GE2L659);


--GE2L959 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1445
--operation mode is arithmetic

GE2L959 = GE2_j[3] $ !GE2L859;

--GE2L069 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1445COUT
--operation mode is arithmetic

GE2L069 = CARRY(!GE2_j[3] & !GE2L859);


--GE2L169 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1446
--operation mode is normal

GE2L169 = GE2_j[4] $ GE2L069;


--GE1L429 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1435
--operation mode is arithmetic

GE1L429 = !GE1_j[0];

--GE1L529 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1435COUT
--operation mode is arithmetic

GE1L529 = CARRY(GE1_j[0]);


--GE1L629 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1436
--operation mode is arithmetic

GE1L629 = GE1_j[1] $ GE1L529;

--GE1L729 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1436COUT
--operation mode is arithmetic

GE1L729 = CARRY(!GE1L529 # !GE1_j[1]);


--GE1L829 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1437
--operation mode is arithmetic

GE1L829 = GE1_j[2] $ !GE1L729;

--GE1L929 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1437COUT
--operation mode is arithmetic

GE1L929 = CARRY(GE1_j[2] & !GE1L729);


--GE1L039 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1438
--operation mode is arithmetic

GE1L039 = GE1_j[3] $ GE1L929;

--GE1L139 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1438COUT
--operation mode is arithmetic

GE1L139 = CARRY(!GE1L929 # !GE1_j[3]);


--GE1L239 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1439
--operation mode is normal

GE1L239 = GE1_j[4] $ !GE1L139;


--GE1L339 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1440
--operation mode is arithmetic

GE1L339 = !GE1_j[0];

--GE1L439 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1440COUT
--operation mode is arithmetic

GE1L439 = CARRY(GE1_j[0]);


--GE1L539 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1441
--operation mode is arithmetic

GE1L539 = GE1_j[1] $ !GE1L439;

--GE1L639 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1441COUT
--operation mode is arithmetic

GE1L639 = CARRY(!GE1_j[1] & !GE1L439);


--GE1L739 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1442
--operation mode is arithmetic

GE1L739 = GE1_j[2] $ GE1L639;

--GE1L839 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1442COUT
--operation mode is arithmetic

GE1L839 = CARRY(GE1_j[2] # !GE1L639);


--GE1L939 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1443
--operation mode is arithmetic

GE1L939 = GE1_j[3] $ !GE1L839;

--GE1L049 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1443COUT
--operation mode is arithmetic

GE1L049 = CARRY(!GE1_j[3] & !GE1L839);


--GE1L149 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1444
--operation mode is normal

GE1L149 = GE1_j[4] $ !GE1L049;


--GE1L249 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1445
--operation mode is arithmetic

GE1L249 = !GE1_j[0];

--GE1L349 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1445COUT
--operation mode is arithmetic

GE1L349 = CARRY(GE1_j[0]);


--GE1L449 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1446
--operation mode is arithmetic

GE1L449 = GE1_j[1] $ !GE1L349;

--GE1L549 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1446COUT
--operation mode is arithmetic

GE1L549 = CARRY(!GE1_j[1] & !GE1L349);


--GE1L649 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1447
--operation mode is arithmetic

GE1L649 = GE1_j[2] $ !GE1L549;

--GE1L749 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1447COUT
--operation mode is arithmetic

GE1L749 = CARRY(GE1_j[2] & !GE1L549);


--GE1L849 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1448
--operation mode is arithmetic

GE1L849 = GE1_j[3] $ !GE1L749;

--GE1L949 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1448COUT
--operation mode is arithmetic

GE1L949 = CARRY(!GE1_j[3] & !GE1L749);


--GE1L059 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1449
--operation mode is normal

GE1L059 = GE1_j[4] $ !GE1L949;


--GE1L159 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1450
--operation mode is arithmetic

GE1L159 = !GE1_j[0];

--GE1L259 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1450COUT
--operation mode is arithmetic

GE1L259 = CARRY(GE1_j[0]);


--GE1L359 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1451
--operation mode is arithmetic

GE1L359 = GE1_j[1] $ GE1L259;

--GE1L459 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1451COUT
--operation mode is arithmetic

GE1L459 = CARRY(!GE1L259 # !GE1_j[1]);


--GE1L559 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1452
--operation mode is arithmetic

GE1L559 = GE1_j[2] $ !GE1L459;

--GE1L659 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1452COUT
--operation mode is arithmetic

GE1L659 = CARRY(GE1_j[2] & !GE1L459);


--GE1L759 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1453
--operation mode is arithmetic

GE1L759 = GE1_j[3] $ !GE1L659;

--GE1L859 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1453COUT
--operation mode is arithmetic

GE1L859 = CARRY(!GE1_j[3] & !GE1L659);


--GE1L959 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1454
--operation mode is normal

GE1L959 = GE1_j[4] $ GE1L859;


--FB1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~4
--operation mode is arithmetic

FB1L06 = FB1_adc_pipe[0][0] $ FB1_adc_pipe[0][1];

--FB1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~4COUT
--operation mode is arithmetic

FB1L16 = CARRY(FB1_adc_pipe[0][0] & FB1_adc_pipe[0][1]);


--FB1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~5
--operation mode is arithmetic

FB1L26 = FB1_adc_pipe[1][0] $ FB1_adc_pipe[1][1] $ FB1L16;

--FB1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~5COUT
--operation mode is arithmetic

FB1L36 = CARRY(FB1_adc_pipe[1][0] & !FB1_adc_pipe[1][1] & !FB1L16 # !FB1_adc_pipe[1][0] & (!FB1L16 # !FB1_adc_pipe[1][1]));


--FB1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~6
--operation mode is arithmetic

FB1L46 = FB1_adc_pipe[2][0] $ FB1_adc_pipe[2][1] $ !FB1L36;

--FB1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~6COUT
--operation mode is arithmetic

FB1L56 = CARRY(FB1_adc_pipe[2][0] & (FB1_adc_pipe[2][1] # !FB1L36) # !FB1_adc_pipe[2][0] & FB1_adc_pipe[2][1] & !FB1L36);


--FB1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~7
--operation mode is arithmetic

FB1L66 = FB1_adc_pipe[3][0] $ FB1_adc_pipe[3][1] $ FB1L56;

--FB1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~7COUT
--operation mode is arithmetic

FB1L76 = CARRY(FB1_adc_pipe[3][0] & !FB1_adc_pipe[3][1] & !FB1L56 # !FB1_adc_pipe[3][0] & (!FB1L56 # !FB1_adc_pipe[3][1]));


--FB1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~8
--operation mode is arithmetic

FB1L86 = FB1_adc_pipe[4][0] $ FB1_adc_pipe[4][1] $ !FB1L76;

--FB1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~8COUT
--operation mode is arithmetic

FB1L96 = CARRY(FB1_adc_pipe[4][0] & (FB1_adc_pipe[4][1] # !FB1L76) # !FB1_adc_pipe[4][0] & FB1_adc_pipe[4][1] & !FB1L76);


--FB1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~9
--operation mode is arithmetic

FB1L07 = FB1_adc_pipe[5][0] $ FB1_adc_pipe[5][1] $ FB1L96;

--FB1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~9COUT
--operation mode is arithmetic

FB1L17 = CARRY(FB1_adc_pipe[5][0] & !FB1_adc_pipe[5][1] & !FB1L96 # !FB1_adc_pipe[5][0] & (!FB1L96 # !FB1_adc_pipe[5][1]));


--FB1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~10
--operation mode is arithmetic

FB1L27 = FB1_adc_pipe[6][0] $ FB1_adc_pipe[6][1] $ !FB1L17;

--FB1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~10COUT
--operation mode is arithmetic

FB1L37 = CARRY(FB1_adc_pipe[6][0] & (FB1_adc_pipe[6][1] # !FB1L17) # !FB1_adc_pipe[6][0] & FB1_adc_pipe[6][1] & !FB1L17);


--FB1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~11
--operation mode is arithmetic

FB1L47 = FB1_adc_pipe[7][0] $ FB1_adc_pipe[7][1] $ FB1L37;

--FB1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~11COUT
--operation mode is arithmetic

FB1L57 = CARRY(FB1_adc_pipe[7][0] & !FB1_adc_pipe[7][1] & !FB1L37 # !FB1_adc_pipe[7][0] & (!FB1L37 # !FB1_adc_pipe[7][1]));


--FB1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~12
--operation mode is normal

FB1L67 = !FB1L57;


--FB1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|op_1~13
--operation mode is normal

FB1L77 = GND;


--R03_counter_cell[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[9]
--operation mode is normal

R03_counter_cell[9]_lut_out = R03_counter_cell[9] $ R03L91;
R03_counter_cell[9]_sload_eqn = (GE1L601 & GE1L59) # (!GE1L601 & R03_counter_cell[9]_lut_out);
R03_counter_cell[9] = DFFE(R03_counter_cell[9]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );


--R03_counter_cell[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[8]
--operation mode is counter

R03_counter_cell[8]_lut_out = R03_counter_cell[8] $ !R03L71;
R03_counter_cell[8]_sload_eqn = (GE1L601 & GE1L79) # (!GE1L601 & R03_counter_cell[8]_lut_out);
R03_counter_cell[8] = DFFE(R03_counter_cell[8]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R03L91 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R03L91 = CARRY(!R03_counter_cell[8] & !R03L71);


--R03_counter_cell[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[7]
--operation mode is counter

R03_counter_cell[7]_lut_out = R03_counter_cell[7] $ R03L51;
R03_counter_cell[7]_sload_eqn = (GE1L601 & GE1L89) # (!GE1L601 & R03_counter_cell[7]_lut_out);
R03_counter_cell[7] = DFFE(R03_counter_cell[7]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R03L71 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R03L71 = CARRY(R03_counter_cell[7] # !R03L51);


--R03_counter_cell[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[6]
--operation mode is counter

R03_counter_cell[6]_lut_out = R03_counter_cell[6] $ !R03L31;
R03_counter_cell[6]_sload_eqn = (GE1L601 & GE1L99) # (!GE1L601 & R03_counter_cell[6]_lut_out);
R03_counter_cell[6] = DFFE(R03_counter_cell[6]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R03L51 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R03L51 = CARRY(!R03_counter_cell[6] & !R03L31);


--R03_counter_cell[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

R03_counter_cell[5]_lut_out = R03_counter_cell[5] $ R03L11;
R03_counter_cell[5]_sload_eqn = (GE1L601 & GE1L001) # (!GE1L601 & R03_counter_cell[5]_lut_out);
R03_counter_cell[5] = DFFE(R03_counter_cell[5]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R03L31 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R03L31 = CARRY(R03_counter_cell[5] # !R03L11);


--R03_counter_cell[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

R03_counter_cell[4]_lut_out = R03_counter_cell[4] $ !R03L9;
R03_counter_cell[4]_sload_eqn = (GE1L601 & GE1L101) # (!GE1L601 & R03_counter_cell[4]_lut_out);
R03_counter_cell[4] = DFFE(R03_counter_cell[4]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R03L11 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R03L11 = CARRY(!R03_counter_cell[4] & !R03L9);


--R03_counter_cell[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

R03_counter_cell[3]_lut_out = R03_counter_cell[3] $ R03L7;
R03_counter_cell[3]_sload_eqn = (GE1L601 & GE1L201) # (!GE1L601 & R03_counter_cell[3]_lut_out);
R03_counter_cell[3] = DFFE(R03_counter_cell[3]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R03L9 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R03L9 = CARRY(R03_counter_cell[3] # !R03L7);


--R03_counter_cell[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

R03_counter_cell[2]_lut_out = R03_counter_cell[2] $ !R03L5;
R03_counter_cell[2]_sload_eqn = (GE1L601 & GE1L301) # (!GE1L601 & R03_counter_cell[2]_lut_out);
R03_counter_cell[2] = DFFE(R03_counter_cell[2]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R03L7 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R03L7 = CARRY(!R03_counter_cell[2] & !R03L5);


--R03_counter_cell[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

R03_counter_cell[1]_lut_out = R03_counter_cell[1] $ R03L3;
R03_counter_cell[1]_sload_eqn = (GE1L601 & GE1L401) # (!GE1L601 & R03_counter_cell[1]_lut_out);
R03_counter_cell[1] = DFFE(R03_counter_cell[1]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R03L5 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R03L5 = CARRY(R03_counter_cell[1] # !R03L3);


--R03_counter_cell[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

R03_counter_cell[0]_lut_out = !R03_counter_cell[0];
R03_counter_cell[0]_sload_eqn = (GE1L601 & GE1L501) # (!GE1L601 & R03_counter_cell[0]_lut_out);
R03_counter_cell[0] = DFFE(R03_counter_cell[0]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R03L3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_22|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R03L3 = CARRY(!R03_counter_cell[0]);


--R63_counter_cell[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[9]
--operation mode is normal

R63_counter_cell[9]_lut_out = R63_counter_cell[9] $ R63L91;
R63_counter_cell[9]_sload_eqn = (GE2L601 & GE2L59) # (!GE2L601 & R63_counter_cell[9]_lut_out);
R63_counter_cell[9] = DFFE(R63_counter_cell[9]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );


--R63_counter_cell[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[8]
--operation mode is counter

R63_counter_cell[8]_lut_out = R63_counter_cell[8] $ !R63L71;
R63_counter_cell[8]_sload_eqn = (GE2L601 & GE2L79) # (!GE2L601 & R63_counter_cell[8]_lut_out);
R63_counter_cell[8] = DFFE(R63_counter_cell[8]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R63L91 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R63L91 = CARRY(!R63_counter_cell[8] & !R63L71);


--R63_counter_cell[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[7]
--operation mode is counter

R63_counter_cell[7]_lut_out = R63_counter_cell[7] $ R63L51;
R63_counter_cell[7]_sload_eqn = (GE2L601 & GE2L89) # (!GE2L601 & R63_counter_cell[7]_lut_out);
R63_counter_cell[7] = DFFE(R63_counter_cell[7]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R63L71 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R63L71 = CARRY(R63_counter_cell[7] # !R63L51);


--R63_counter_cell[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[6]
--operation mode is counter

R63_counter_cell[6]_lut_out = R63_counter_cell[6] $ !R63L31;
R63_counter_cell[6]_sload_eqn = (GE2L601 & GE2L99) # (!GE2L601 & R63_counter_cell[6]_lut_out);
R63_counter_cell[6] = DFFE(R63_counter_cell[6]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R63L51 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R63L51 = CARRY(!R63_counter_cell[6] & !R63L31);


--R63_counter_cell[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

R63_counter_cell[5]_lut_out = R63_counter_cell[5] $ R63L11;
R63_counter_cell[5]_sload_eqn = (GE2L601 & GE2L001) # (!GE2L601 & R63_counter_cell[5]_lut_out);
R63_counter_cell[5] = DFFE(R63_counter_cell[5]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R63L31 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R63L31 = CARRY(R63_counter_cell[5] # !R63L11);


--R63_counter_cell[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

R63_counter_cell[4]_lut_out = R63_counter_cell[4] $ !R63L9;
R63_counter_cell[4]_sload_eqn = (GE2L601 & GE2L101) # (!GE2L601 & R63_counter_cell[4]_lut_out);
R63_counter_cell[4] = DFFE(R63_counter_cell[4]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R63L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R63L11 = CARRY(!R63_counter_cell[4] & !R63L9);


--R63_counter_cell[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

R63_counter_cell[3]_lut_out = R63_counter_cell[3] $ R63L7;
R63_counter_cell[3]_sload_eqn = (GE2L601 & GE2L201) # (!GE2L601 & R63_counter_cell[3]_lut_out);
R63_counter_cell[3] = DFFE(R63_counter_cell[3]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R63L9 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R63L9 = CARRY(R63_counter_cell[3] # !R63L7);


--R63_counter_cell[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

R63_counter_cell[2]_lut_out = R63_counter_cell[2] $ !R63L5;
R63_counter_cell[2]_sload_eqn = (GE2L601 & GE2L301) # (!GE2L601 & R63_counter_cell[2]_lut_out);
R63_counter_cell[2] = DFFE(R63_counter_cell[2]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R63L7 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R63L7 = CARRY(!R63_counter_cell[2] & !R63L5);


--R63_counter_cell[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

R63_counter_cell[1]_lut_out = R63_counter_cell[1] $ R63L3;
R63_counter_cell[1]_sload_eqn = (GE2L601 & GE2L401) # (!GE2L601 & R63_counter_cell[1]_lut_out);
R63_counter_cell[1] = DFFE(R63_counter_cell[1]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R63L5 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R63L5 = CARRY(R63_counter_cell[1] # !R63L3);


--R63_counter_cell[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

R63_counter_cell[0]_lut_out = !R63_counter_cell[0];
R63_counter_cell[0]_sload_eqn = (GE2L601 & GE2L501) # (!GE2L601 & R63_counter_cell[0]_lut_out);
R63_counter_cell[0] = DFFE(R63_counter_cell[0]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R63L3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:same_value_count1_rtl_21|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R63L3 = CARRY(!R63_counter_cell[0]);


--R83_q[9] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|q[9]
--operation mode is normal

R83_q[9]_lut_out = R83_q[9] $ R83L91;
R83_q[9]_sload_eqn = (J1L37 & J1L47) # (!J1L37 & R83_q[9]_lut_out);
R83_q[9] = DFFE(R83_q[9]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);


--R83_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

R83_q[8]_lut_out = R83_q[8] $ !R83L71;
R83_q[8]_sload_eqn = (J1L37 & J1L57) # (!J1L37 & R83_q[8]_lut_out);
R83_q[8] = DFFE(R83_q[8]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R83L91 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R83L91 = CARRY(R83_q[8] & !R83L71);


--R83_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

R83_q[7]_lut_out = R83_q[7] $ R83L51;
R83_q[7]_sload_eqn = (J1L37 & J1L67) # (!J1L37 & R83_q[7]_lut_out);
R83_q[7] = DFFE(R83_q[7]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R83L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R83L71 = CARRY(!R83L51 # !R83_q[7]);


--R83_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

R83_q[6]_lut_out = R83_q[6] $ !R83L31;
R83_q[6]_sload_eqn = (J1L37 & J1L77) # (!J1L37 & R83_q[6]_lut_out);
R83_q[6] = DFFE(R83_q[6]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R83L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R83L51 = CARRY(R83_q[6] & !R83L31);


--R83_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

R83_q[5]_lut_out = R83_q[5] $ R83L11;
R83_q[5]_sload_eqn = (J1L37 & J1L87) # (!J1L37 & R83_q[5]_lut_out);
R83_q[5] = DFFE(R83_q[5]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R83L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R83L31 = CARRY(!R83L11 # !R83_q[5]);


--R83_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

R83_q[4]_lut_out = R83_q[4] $ !R83L9;
R83_q[4]_sload_eqn = (J1L37 & J1L97) # (!J1L37 & R83_q[4]_lut_out);
R83_q[4] = DFFE(R83_q[4]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R83L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R83L11 = CARRY(R83_q[4] & !R83L9);


--R83_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

R83_q[3]_lut_out = R83_q[3] $ R83L7;
R83_q[3]_sload_eqn = (J1L37 & J1L08) # (!J1L37 & R83_q[3]_lut_out);
R83_q[3] = DFFE(R83_q[3]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R83L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R83L9 = CARRY(!R83L7 # !R83_q[3]);


--R83_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

R83_q[2]_lut_out = R83_q[2] $ !R83L5;
R83_q[2]_sload_eqn = (J1L37 & J1L18) # (!J1L37 & R83_q[2]_lut_out);
R83_q[2] = DFFE(R83_q[2]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R83L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R83L7 = CARRY(R83_q[2] & !R83L5);


--R83_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

R83_q[1]_lut_out = R83_q[1] $ R83L3;
R83_q[1]_sload_eqn = (J1L37 & J1L28) # (!J1L37 & R83_q[1]_lut_out);
R83_q[1] = DFFE(R83_q[1]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R83L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R83L5 = CARRY(!R83L3 # !R83_q[1]);


--R83_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R83_q[0]_lut_out = !R83_q[0];
R83_q[0]_sload_eqn = (J1L37 & J1L38) # (!J1L37 & R83_q[0]_lut_out);
R83_q[0] = DFFE(R83_q[0]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R83L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_20|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R83L3 = CARRY(R83_q[0]);


--R93_q[9] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|q[9]
--operation mode is normal

R93_q[9]_lut_out = R93_q[9] $ R93L91;
R93_q[9]_sload_eqn = (J1L98 & J1L09) # (!J1L98 & R93_q[9]_lut_out);
R93_q[9] = DFFE(R93_q[9]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);


--R93_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

R93_q[8]_lut_out = R93_q[8] $ !R93L71;
R93_q[8]_sload_eqn = (J1L98 & J1L19) # (!J1L98 & R93_q[8]_lut_out);
R93_q[8] = DFFE(R93_q[8]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R93L91 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R93L91 = CARRY(R93_q[8] & !R93L71);


--R93_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

R93_q[7]_lut_out = R93_q[7] $ R93L51;
R93_q[7]_sload_eqn = (J1L98 & J1L29) # (!J1L98 & R93_q[7]_lut_out);
R93_q[7] = DFFE(R93_q[7]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R93L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R93L71 = CARRY(!R93L51 # !R93_q[7]);


--R93_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

R93_q[6]_lut_out = R93_q[6] $ !R93L31;
R93_q[6]_sload_eqn = (J1L98 & J1L39) # (!J1L98 & R93_q[6]_lut_out);
R93_q[6] = DFFE(R93_q[6]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R93L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R93L51 = CARRY(R93_q[6] & !R93L31);


--R93_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

R93_q[5]_lut_out = R93_q[5] $ R93L11;
R93_q[5]_sload_eqn = (J1L98 & J1L49) # (!J1L98 & R93_q[5]_lut_out);
R93_q[5] = DFFE(R93_q[5]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R93L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R93L31 = CARRY(!R93L11 # !R93_q[5]);


--R93_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

R93_q[4]_lut_out = R93_q[4] $ !R93L9;
R93_q[4]_sload_eqn = (J1L98 & J1L59) # (!J1L98 & R93_q[4]_lut_out);
R93_q[4] = DFFE(R93_q[4]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R93L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R93L11 = CARRY(R93_q[4] & !R93L9);


--R93_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

R93_q[3]_lut_out = R93_q[3] $ R93L7;
R93_q[3]_sload_eqn = (J1L98 & J1L69) # (!J1L98 & R93_q[3]_lut_out);
R93_q[3] = DFFE(R93_q[3]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R93L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R93L9 = CARRY(!R93L7 # !R93_q[3]);


--R93_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

R93_q[2]_lut_out = R93_q[2] $ !R93L5;
R93_q[2]_sload_eqn = (J1L98 & J1L79) # (!J1L98 & R93_q[2]_lut_out);
R93_q[2] = DFFE(R93_q[2]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R93L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R93L7 = CARRY(R93_q[2] & !R93L5);


--R93_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

R93_q[1]_lut_out = R93_q[1] $ R93L3;
R93_q[1]_sload_eqn = (J1L98 & J1L89) # (!J1L98 & R93_q[1]_lut_out);
R93_q[1] = DFFE(R93_q[1]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R93L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R93L5 = CARRY(!R93L3 # !R93_q[1]);


--R93_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R93_q[0]_lut_out = !R93_q[0];
R93_q[0]_sload_eqn = (J1L98 & J1L99) # (!J1L98 & R93_q[0]_lut_out);
R93_q[0] = DFFE(R93_q[0]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , !J1_second_cnt[26]);

--R93L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_19|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R93L3 = CARRY(R93_q[0]);


--R82_sload_path[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is normal

R82_sload_path[8]_lut_out = R82_sload_path[8] $ (GE1L21 & !R82L71);
R82_sload_path[8]_reg_input = !GE1_i2239 & R82_sload_path[8]_lut_out;
R82_sload_path[8] = DFFE(R82_sload_path[8]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--R82_sload_path[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

R82_sload_path[7]_lut_out = R82_sload_path[7] $ (GE1L21 & R82L51);
R82_sload_path[7]_reg_input = !GE1_i2239 & R82_sload_path[7]_lut_out;
R82_sload_path[7] = DFFE(R82_sload_path[7]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R82L71 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R82L71 = CARRY(!R82L51 # !R82_sload_path[7]);


--R82_sload_path[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

R82_sload_path[6]_lut_out = R82_sload_path[6] $ (GE1L21 & !R82L31);
R82_sload_path[6]_reg_input = !GE1_i2239 & R82_sload_path[6]_lut_out;
R82_sload_path[6] = DFFE(R82_sload_path[6]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R82L51 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R82L51 = CARRY(R82_sload_path[6] & !R82L31);


--R82_sload_path[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

R82_sload_path[5]_lut_out = R82_sload_path[5] $ (GE1L21 & R82L11);
R82_sload_path[5]_reg_input = !GE1_i2239 & R82_sload_path[5]_lut_out;
R82_sload_path[5] = DFFE(R82_sload_path[5]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R82L31 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R82L31 = CARRY(!R82L11 # !R82_sload_path[5]);


--R82_sload_path[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

R82_sload_path[4]_lut_out = R82_sload_path[4] $ (GE1L21 & !R82L9);
R82_sload_path[4]_reg_input = !GE1_i2239 & R82_sload_path[4]_lut_out;
R82_sload_path[4] = DFFE(R82_sload_path[4]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R82L11 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R82L11 = CARRY(R82_sload_path[4] & !R82L9);


--R82_sload_path[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R82_sload_path[3]_lut_out = R82_sload_path[3] $ (GE1L21 & R82L7);
R82_sload_path[3]_reg_input = !GE1_i2239 & R82_sload_path[3]_lut_out;
R82_sload_path[3] = DFFE(R82_sload_path[3]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R82L9 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R82L9 = CARRY(!R82L7 # !R82_sload_path[3]);


--R82_sload_path[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R82_sload_path[2]_lut_out = R82_sload_path[2] $ (GE1L21 & !R82L5);
R82_sload_path[2]_reg_input = !GE1_i2239 & R82_sload_path[2]_lut_out;
R82_sload_path[2] = DFFE(R82_sload_path[2]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R82L7 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R82L7 = CARRY(R82_sload_path[2] & !R82L5);


--R82_sload_path[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R82_sload_path[1]_lut_out = R82_sload_path[1] $ (GE1L21 & R82L3);
R82_sload_path[1]_reg_input = !GE1_i2239 & R82_sload_path[1]_lut_out;
R82_sload_path[1] = DFFE(R82_sload_path[1]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R82L5 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R82L5 = CARRY(!R82L3 # !R82_sload_path[1]);


--R82_sload_path[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R82_sload_path[0]_lut_out = GE1L21 $ R82_sload_path[0];
R82_sload_path[0]_reg_input = !GE1_i2239 & R82_sload_path[0]_lut_out;
R82_sload_path[0] = DFFE(R82_sload_path[0]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R82L3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R82L3 = CARRY(R82_sload_path[0]);


--R43_sload_path[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is normal

R43_sload_path[8]_lut_out = R43_sload_path[8] $ (GE2L21 & !R43L71);
R43_sload_path[8]_reg_input = !GE2_i2239 & R43_sload_path[8]_lut_out;
R43_sload_path[8] = DFFE(R43_sload_path[8]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--R43_sload_path[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

R43_sload_path[7]_lut_out = R43_sload_path[7] $ (GE2L21 & R43L51);
R43_sload_path[7]_reg_input = !GE2_i2239 & R43_sload_path[7]_lut_out;
R43_sload_path[7] = DFFE(R43_sload_path[7]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R43L71 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R43L71 = CARRY(!R43L51 # !R43_sload_path[7]);


--R43_sload_path[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

R43_sload_path[6]_lut_out = R43_sload_path[6] $ (GE2L21 & !R43L31);
R43_sload_path[6]_reg_input = !GE2_i2239 & R43_sload_path[6]_lut_out;
R43_sload_path[6] = DFFE(R43_sload_path[6]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R43L51 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R43L51 = CARRY(R43_sload_path[6] & !R43L31);


--R43_sload_path[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

R43_sload_path[5]_lut_out = R43_sload_path[5] $ (GE2L21 & R43L11);
R43_sload_path[5]_reg_input = !GE2_i2239 & R43_sload_path[5]_lut_out;
R43_sload_path[5] = DFFE(R43_sload_path[5]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R43L31 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R43L31 = CARRY(!R43L11 # !R43_sload_path[5]);


--R43_sload_path[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

R43_sload_path[4]_lut_out = R43_sload_path[4] $ (GE2L21 & !R43L9);
R43_sload_path[4]_reg_input = !GE2_i2239 & R43_sload_path[4]_lut_out;
R43_sload_path[4] = DFFE(R43_sload_path[4]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R43L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R43L11 = CARRY(R43_sload_path[4] & !R43L9);


--R43_sload_path[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R43_sload_path[3]_lut_out = R43_sload_path[3] $ (GE2L21 & R43L7);
R43_sload_path[3]_reg_input = !GE2_i2239 & R43_sload_path[3]_lut_out;
R43_sload_path[3] = DFFE(R43_sload_path[3]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R43L9 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R43L9 = CARRY(!R43L7 # !R43_sload_path[3]);


--R43_sload_path[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R43_sload_path[2]_lut_out = R43_sload_path[2] $ (GE2L21 & !R43L5);
R43_sload_path[2]_reg_input = !GE2_i2239 & R43_sload_path[2]_lut_out;
R43_sload_path[2] = DFFE(R43_sload_path[2]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R43L7 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R43L7 = CARRY(R43_sload_path[2] & !R43L5);


--R43_sload_path[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R43_sload_path[1]_lut_out = R43_sload_path[1] $ (GE2L21 & R43L3);
R43_sload_path[1]_reg_input = !GE2_i2239 & R43_sload_path[1]_lut_out;
R43_sload_path[1] = DFFE(R43_sload_path[1]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R43L5 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R43L5 = CARRY(!R43L3 # !R43_sload_path[1]);


--R43_sload_path[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R43_sload_path[0]_lut_out = GE2L21 $ R43_sload_path[0];
R43_sload_path[0]_reg_input = !GE2_i2239 & R43_sload_path[0]_lut_out;
R43_sload_path[0] = DFFE(R43_sload_path[0]_reg_input, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R43L3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R43L3 = CARRY(R43_sload_path[0]);


--R73_sload_path[3] is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_16|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is normal

R73_sload_path[3]_lut_out = R73_sload_path[3] $ R73L7;
R73_sload_path[3] = DFFE(R73_sload_path[3]_lut_out, GLOBAL(UE2_outclock1), !K1L4Q, , );


--R73_sload_path[2] is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_16|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

R73_sload_path[2]_lut_out = R73_sload_path[2] $ !R73L5;
R73_sload_path[2] = DFFE(R73_sload_path[2]_lut_out, GLOBAL(UE2_outclock1), !K1L4Q, , );

--R73L7 is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_16|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

R73L7 = CARRY(R73_sload_path[2] & !R73L5);


--R73_sload_path[1] is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_16|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

R73_sload_path[1]_lut_out = R73_sload_path[1] $ R73L3;
R73_sload_path[1] = DFFE(R73_sload_path[1]_lut_out, GLOBAL(UE2_outclock1), !K1L4Q, , );

--R73L5 is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_16|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

R73L5 = CARRY(!R73L3 # !R73_sload_path[1]);


--R73_sload_path[0] is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_16|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R73_sload_path[0]_lut_out = !R73_sload_path[0];
R73_sload_path[0] = DFFE(R73_sload_path[0]_lut_out, GLOBAL(UE2_outclock1), !K1L4Q, , );

--R73L3 is DOMstatus:inst_DOMstatus|lpm_counter:didvide_rtl_16|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R73L3 = CARRY(R73_sload_path[0]);


--R24_q[3] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_15|alt_synch_counter:wysi_counter|q[3]
--operation mode is normal

R24_q[3]_lut_out = R24_q[3] $ R24L7;
R24_q[3]_sload_eqn = (J1L911 & J1L221) # (!J1L911 & R24_q[3]_lut_out);
R24_q[3]_reg_input = R24_q[3]_sload_eqn & !J1_i598;
R24_q[3] = DFFE(R24_q[3]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );


--R24_q[2] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_15|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

R24_q[2]_lut_out = R24_q[2] $ !R24L5;
R24_q[2]_sload_eqn = (J1L911 & J1L321) # (!J1L911 & R24_q[2]_lut_out);
R24_q[2]_reg_input = R24_q[2]_sload_eqn & !J1_i598;
R24_q[2] = DFFE(R24_q[2]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R24L7 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_15|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R24L7 = CARRY(R24_q[2] & !R24L5);


--R24_q[1] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_15|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

R24_q[1]_lut_out = R24_q[1] $ R24L3;
R24_q[1]_sload_eqn = (J1L911 & J1L421) # (!J1L911 & R24_q[1]_lut_out);
R24_q[1]_reg_input = R24_q[1]_sload_eqn & !J1_i598;
R24_q[1] = DFFE(R24_q[1]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R24L5 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_15|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R24L5 = CARRY(!R24L3 # !R24_q[1]);


--R24_q[0] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_15|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R24_q[0]_lut_out = !R24_q[0];
R24_q[0]_sload_eqn = (J1L911 & J1L521) # (!J1L911 & R24_q[0]_lut_out);
R24_q[0]_reg_input = R24_q[0]_sload_eqn & !J1_i598;
R24_q[0] = DFFE(R24_q[0]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R24L3 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_15|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R24L3 = CARRY(R24_q[0]);


--R04_q[31] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[31]
--operation mode is normal

R04_q[31]_lut_out = R04_q[31] $ (J1_i289 & R04L36);
R04_q[31]_sload_eqn = (J1_second_cnt[26] & J1L4) # (!J1_second_cnt[26] & R04_q[31]_lut_out);
R04_q[31] = DFFE(R04_q[31]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );


--R04_q[30] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[30]
--operation mode is counter

R04_q[30]_lut_out = R04_q[30] $ (J1_i289 & !R04L16);
R04_q[30]_sload_eqn = (J1_second_cnt[26] & J1L5) # (!J1_second_cnt[26] & R04_q[30]_lut_out);
R04_q[30] = DFFE(R04_q[30]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L36 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is counter

R04L36 = CARRY(R04_q[30] & !R04L16);


--R04_q[29] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[29]
--operation mode is counter

R04_q[29]_lut_out = R04_q[29] $ (J1_i289 & R04L95);
R04_q[29]_sload_eqn = (J1_second_cnt[26] & J1L6) # (!J1_second_cnt[26] & R04_q[29]_lut_out);
R04_q[29] = DFFE(R04_q[29]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L16 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is counter

R04L16 = CARRY(!R04L95 # !R04_q[29]);


--R04_q[28] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[28]
--operation mode is counter

R04_q[28]_lut_out = R04_q[28] $ (J1_i289 & !R04L75);
R04_q[28]_sload_eqn = (J1_second_cnt[26] & J1L7) # (!J1_second_cnt[26] & R04_q[28]_lut_out);
R04_q[28] = DFFE(R04_q[28]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L95 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is counter

R04L95 = CARRY(R04_q[28] & !R04L75);


--R04_q[27] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[27]
--operation mode is counter

R04_q[27]_lut_out = R04_q[27] $ (J1_i289 & R04L55);
R04_q[27]_sload_eqn = (J1_second_cnt[26] & J1L8) # (!J1_second_cnt[26] & R04_q[27]_lut_out);
R04_q[27] = DFFE(R04_q[27]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L75 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is counter

R04L75 = CARRY(!R04L55 # !R04_q[27]);


--R04_q[26] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[26]
--operation mode is counter

R04_q[26]_lut_out = R04_q[26] $ (J1_i289 & !R04L35);
R04_q[26]_sload_eqn = (J1_second_cnt[26] & J1L9) # (!J1_second_cnt[26] & R04_q[26]_lut_out);
R04_q[26] = DFFE(R04_q[26]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L55 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is counter

R04L55 = CARRY(R04_q[26] & !R04L35);


--R04_q[25] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[25]
--operation mode is counter

R04_q[25]_lut_out = R04_q[25] $ (J1_i289 & R04L15);
R04_q[25]_sload_eqn = (J1_second_cnt[26] & J1L01) # (!J1_second_cnt[26] & R04_q[25]_lut_out);
R04_q[25] = DFFE(R04_q[25]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L35 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is counter

R04L35 = CARRY(!R04L15 # !R04_q[25]);


--R04_q[24] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[24]
--operation mode is counter

R04_q[24]_lut_out = R04_q[24] $ (J1_i289 & !R04L94);
R04_q[24]_sload_eqn = (J1_second_cnt[26] & J1L11) # (!J1_second_cnt[26] & R04_q[24]_lut_out);
R04_q[24] = DFFE(R04_q[24]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L15 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is counter

R04L15 = CARRY(R04_q[24] & !R04L94);


--R04_q[23] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[23]
--operation mode is counter

R04_q[23]_lut_out = R04_q[23] $ (J1_i289 & R04L74);
R04_q[23]_sload_eqn = (J1_second_cnt[26] & J1L21) # (!J1_second_cnt[26] & R04_q[23]_lut_out);
R04_q[23] = DFFE(R04_q[23]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L94 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is counter

R04L94 = CARRY(!R04L74 # !R04_q[23]);


--R04_q[22] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[22]
--operation mode is counter

R04_q[22]_lut_out = R04_q[22] $ (J1_i289 & !R04L54);
R04_q[22]_sload_eqn = (J1_second_cnt[26] & J1L31) # (!J1_second_cnt[26] & R04_q[22]_lut_out);
R04_q[22] = DFFE(R04_q[22]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L74 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is counter

R04L74 = CARRY(R04_q[22] & !R04L54);


--R04_q[21] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[21]
--operation mode is counter

R04_q[21]_lut_out = R04_q[21] $ (J1_i289 & R04L34);
R04_q[21]_sload_eqn = (J1_second_cnt[26] & J1L41) # (!J1_second_cnt[26] & R04_q[21]_lut_out);
R04_q[21] = DFFE(R04_q[21]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L54 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is counter

R04L54 = CARRY(!R04L34 # !R04_q[21]);


--R04_q[20] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[20]
--operation mode is counter

R04_q[20]_lut_out = R04_q[20] $ (J1_i289 & !R04L14);
R04_q[20]_sload_eqn = (J1_second_cnt[26] & J1L51) # (!J1_second_cnt[26] & R04_q[20]_lut_out);
R04_q[20] = DFFE(R04_q[20]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L34 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is counter

R04L34 = CARRY(R04_q[20] & !R04L14);


--R04_q[19] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[19]
--operation mode is counter

R04_q[19]_lut_out = R04_q[19] $ (J1_i289 & R04L93);
R04_q[19]_sload_eqn = (J1_second_cnt[26] & J1L61) # (!J1_second_cnt[26] & R04_q[19]_lut_out);
R04_q[19] = DFFE(R04_q[19]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L14 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is counter

R04L14 = CARRY(!R04L93 # !R04_q[19]);


--R04_q[18] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[18]
--operation mode is counter

R04_q[18]_lut_out = R04_q[18] $ (J1_i289 & !R04L73);
R04_q[18]_sload_eqn = (J1_second_cnt[26] & J1L71) # (!J1_second_cnt[26] & R04_q[18]_lut_out);
R04_q[18] = DFFE(R04_q[18]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L93 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is counter

R04L93 = CARRY(R04_q[18] & !R04L73);


--R04_q[17] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[17]
--operation mode is counter

R04_q[17]_lut_out = R04_q[17] $ (J1_i289 & R04L53);
R04_q[17]_sload_eqn = (J1_second_cnt[26] & J1L81) # (!J1_second_cnt[26] & R04_q[17]_lut_out);
R04_q[17] = DFFE(R04_q[17]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L73 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is counter

R04L73 = CARRY(!R04L53 # !R04_q[17]);


--R04_q[16] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[16]
--operation mode is counter

R04_q[16]_lut_out = R04_q[16] $ (J1_i289 & !R04L33);
R04_q[16]_sload_eqn = (J1_second_cnt[26] & J1L91) # (!J1_second_cnt[26] & R04_q[16]_lut_out);
R04_q[16] = DFFE(R04_q[16]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L53 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is counter

R04L53 = CARRY(R04_q[16] & !R04L33);


--R04_q[15] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[15]
--operation mode is counter

R04_q[15]_lut_out = R04_q[15] $ (J1_i289 & R04L13);
R04_q[15]_sload_eqn = (J1_second_cnt[26] & J1L02) # (!J1_second_cnt[26] & R04_q[15]_lut_out);
R04_q[15] = DFFE(R04_q[15]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L33 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is counter

R04L33 = CARRY(!R04L13 # !R04_q[15]);


--R04_q[14] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[14]
--operation mode is counter

R04_q[14]_lut_out = R04_q[14] $ (J1_i289 & !R04L92);
R04_q[14]_sload_eqn = (J1_second_cnt[26] & J1L12) # (!J1_second_cnt[26] & R04_q[14]_lut_out);
R04_q[14] = DFFE(R04_q[14]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L13 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

R04L13 = CARRY(R04_q[14] & !R04L92);


--R04_q[13] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[13]
--operation mode is counter

R04_q[13]_lut_out = R04_q[13] $ (J1_i289 & R04L72);
R04_q[13]_sload_eqn = (J1_second_cnt[26] & J1L22) # (!J1_second_cnt[26] & R04_q[13]_lut_out);
R04_q[13] = DFFE(R04_q[13]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L92 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

R04L92 = CARRY(!R04L72 # !R04_q[13]);


--R04_q[12] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[12]
--operation mode is counter

R04_q[12]_lut_out = R04_q[12] $ (J1_i289 & !R04L52);
R04_q[12]_sload_eqn = (J1_second_cnt[26] & J1L32) # (!J1_second_cnt[26] & R04_q[12]_lut_out);
R04_q[12] = DFFE(R04_q[12]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L72 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

R04L72 = CARRY(R04_q[12] & !R04L52);


--R04_q[11] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[11]
--operation mode is counter

R04_q[11]_lut_out = R04_q[11] $ (J1_i289 & R04L32);
R04_q[11]_sload_eqn = (J1_second_cnt[26] & J1L42) # (!J1_second_cnt[26] & R04_q[11]_lut_out);
R04_q[11] = DFFE(R04_q[11]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L52 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

R04L52 = CARRY(!R04L32 # !R04_q[11]);


--R04_q[10] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[10]
--operation mode is counter

R04_q[10]_lut_out = R04_q[10] $ (J1_i289 & !R04L12);
R04_q[10]_sload_eqn = (J1_second_cnt[26] & J1L52) # (!J1_second_cnt[26] & R04_q[10]_lut_out);
R04_q[10] = DFFE(R04_q[10]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L32 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

R04L32 = CARRY(R04_q[10] & !R04L12);


--R04_q[9] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[9]
--operation mode is counter

R04_q[9]_lut_out = R04_q[9] $ (J1_i289 & R04L91);
R04_q[9]_sload_eqn = (J1_second_cnt[26] & J1L62) # (!J1_second_cnt[26] & R04_q[9]_lut_out);
R04_q[9] = DFFE(R04_q[9]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L12 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

R04L12 = CARRY(!R04L91 # !R04_q[9]);


--R04_q[8] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

R04_q[8]_lut_out = R04_q[8] $ (J1_i289 & !R04L71);
R04_q[8]_sload_eqn = (J1_second_cnt[26] & J1L72) # (!J1_second_cnt[26] & R04_q[8]_lut_out);
R04_q[8] = DFFE(R04_q[8]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L91 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R04L91 = CARRY(R04_q[8] & !R04L71);


--R04_q[7] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

R04_q[7]_lut_out = R04_q[7] $ (J1_i289 & R04L51);
R04_q[7]_sload_eqn = (J1_second_cnt[26] & J1L82) # (!J1_second_cnt[26] & R04_q[7]_lut_out);
R04_q[7] = DFFE(R04_q[7]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L71 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R04L71 = CARRY(!R04L51 # !R04_q[7]);


--R04_q[6] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

R04_q[6]_lut_out = R04_q[6] $ (J1_i289 & !R04L31);
R04_q[6]_sload_eqn = (J1_second_cnt[26] & J1L92) # (!J1_second_cnt[26] & R04_q[6]_lut_out);
R04_q[6] = DFFE(R04_q[6]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L51 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R04L51 = CARRY(R04_q[6] & !R04L31);


--R04_q[5] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

R04_q[5]_lut_out = R04_q[5] $ (J1_i289 & R04L11);
R04_q[5]_sload_eqn = (J1_second_cnt[26] & J1L03) # (!J1_second_cnt[26] & R04_q[5]_lut_out);
R04_q[5] = DFFE(R04_q[5]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L31 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R04L31 = CARRY(!R04L11 # !R04_q[5]);


--R04_q[4] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

R04_q[4]_lut_out = R04_q[4] $ (J1_i289 & !R04L9);
R04_q[4]_sload_eqn = (J1_second_cnt[26] & J1L13) # (!J1_second_cnt[26] & R04_q[4]_lut_out);
R04_q[4] = DFFE(R04_q[4]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L11 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R04L11 = CARRY(R04_q[4] & !R04L9);


--R04_q[3] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

R04_q[3]_lut_out = R04_q[3] $ (J1_i289 & R04L7);
R04_q[3]_sload_eqn = (J1_second_cnt[26] & J1L23) # (!J1_second_cnt[26] & R04_q[3]_lut_out);
R04_q[3] = DFFE(R04_q[3]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L9 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R04L9 = CARRY(!R04L7 # !R04_q[3]);


--R04_q[2] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

R04_q[2]_lut_out = R04_q[2] $ (J1_i289 & !R04L5);
R04_q[2]_sload_eqn = (J1_second_cnt[26] & J1L33) # (!J1_second_cnt[26] & R04_q[2]_lut_out);
R04_q[2] = DFFE(R04_q[2]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L7 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R04L7 = CARRY(R04_q[2] & !R04L5);


--R04_q[1] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

R04_q[1]_lut_out = R04_q[1] $ (J1_i289 & R04L3);
R04_q[1]_sload_eqn = (J1_second_cnt[26] & J1L43) # (!J1_second_cnt[26] & R04_q[1]_lut_out);
R04_q[1] = DFFE(R04_q[1]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L5 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R04L5 = CARRY(!R04L3 # !R04_q[1]);


--R04_q[0] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R04_q[0]_lut_out = J1_i289 $ R04_q[0];
R04_q[0]_sload_eqn = (J1_second_cnt[26] & J1L53) # (!J1_second_cnt[26] & R04_q[0]_lut_out);
R04_q[0] = DFFE(R04_q[0]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R04L3 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_14|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R04L3 = CARRY(R04_q[0]);


--R14_q[31] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[31]
--operation mode is normal

R14_q[31]_lut_out = R14_q[31] $ (J1_i354 & R14L36);
R14_q[31]_sload_eqn = (J1_second_cnt[26] & J1L63) # (!J1_second_cnt[26] & R14_q[31]_lut_out);
R14_q[31] = DFFE(R14_q[31]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );


--R14_q[30] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[30]
--operation mode is counter

R14_q[30]_lut_out = R14_q[30] $ (J1_i354 & !R14L16);
R14_q[30]_sload_eqn = (J1_second_cnt[26] & J1L73) # (!J1_second_cnt[26] & R14_q[30]_lut_out);
R14_q[30] = DFFE(R14_q[30]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L36 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is counter

R14L36 = CARRY(R14_q[30] & !R14L16);


--R14_q[29] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[29]
--operation mode is counter

R14_q[29]_lut_out = R14_q[29] $ (J1_i354 & R14L95);
R14_q[29]_sload_eqn = (J1_second_cnt[26] & J1L83) # (!J1_second_cnt[26] & R14_q[29]_lut_out);
R14_q[29] = DFFE(R14_q[29]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L16 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is counter

R14L16 = CARRY(!R14L95 # !R14_q[29]);


--R14_q[28] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[28]
--operation mode is counter

R14_q[28]_lut_out = R14_q[28] $ (J1_i354 & !R14L75);
R14_q[28]_sload_eqn = (J1_second_cnt[26] & J1L93) # (!J1_second_cnt[26] & R14_q[28]_lut_out);
R14_q[28] = DFFE(R14_q[28]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L95 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is counter

R14L95 = CARRY(R14_q[28] & !R14L75);


--R14_q[27] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[27]
--operation mode is counter

R14_q[27]_lut_out = R14_q[27] $ (J1_i354 & R14L55);
R14_q[27]_sload_eqn = (J1_second_cnt[26] & J1L04) # (!J1_second_cnt[26] & R14_q[27]_lut_out);
R14_q[27] = DFFE(R14_q[27]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L75 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is counter

R14L75 = CARRY(!R14L55 # !R14_q[27]);


--R14_q[26] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[26]
--operation mode is counter

R14_q[26]_lut_out = R14_q[26] $ (J1_i354 & !R14L35);
R14_q[26]_sload_eqn = (J1_second_cnt[26] & J1L14) # (!J1_second_cnt[26] & R14_q[26]_lut_out);
R14_q[26] = DFFE(R14_q[26]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L55 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is counter

R14L55 = CARRY(R14_q[26] & !R14L35);


--R14_q[25] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[25]
--operation mode is counter

R14_q[25]_lut_out = R14_q[25] $ (J1_i354 & R14L15);
R14_q[25]_sload_eqn = (J1_second_cnt[26] & J1L24) # (!J1_second_cnt[26] & R14_q[25]_lut_out);
R14_q[25] = DFFE(R14_q[25]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L35 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is counter

R14L35 = CARRY(!R14L15 # !R14_q[25]);


--R14_q[24] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[24]
--operation mode is counter

R14_q[24]_lut_out = R14_q[24] $ (J1_i354 & !R14L94);
R14_q[24]_sload_eqn = (J1_second_cnt[26] & J1L34) # (!J1_second_cnt[26] & R14_q[24]_lut_out);
R14_q[24] = DFFE(R14_q[24]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L15 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is counter

R14L15 = CARRY(R14_q[24] & !R14L94);


--R14_q[23] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[23]
--operation mode is counter

R14_q[23]_lut_out = R14_q[23] $ (J1_i354 & R14L74);
R14_q[23]_sload_eqn = (J1_second_cnt[26] & J1L44) # (!J1_second_cnt[26] & R14_q[23]_lut_out);
R14_q[23] = DFFE(R14_q[23]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L94 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is counter

R14L94 = CARRY(!R14L74 # !R14_q[23]);


--R14_q[22] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[22]
--operation mode is counter

R14_q[22]_lut_out = R14_q[22] $ (J1_i354 & !R14L54);
R14_q[22]_sload_eqn = (J1_second_cnt[26] & J1L54) # (!J1_second_cnt[26] & R14_q[22]_lut_out);
R14_q[22] = DFFE(R14_q[22]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L74 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is counter

R14L74 = CARRY(R14_q[22] & !R14L54);


--R14_q[21] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[21]
--operation mode is counter

R14_q[21]_lut_out = R14_q[21] $ (J1_i354 & R14L34);
R14_q[21]_sload_eqn = (J1_second_cnt[26] & J1L64) # (!J1_second_cnt[26] & R14_q[21]_lut_out);
R14_q[21] = DFFE(R14_q[21]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L54 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is counter

R14L54 = CARRY(!R14L34 # !R14_q[21]);


--R14_q[20] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[20]
--operation mode is counter

R14_q[20]_lut_out = R14_q[20] $ (J1_i354 & !R14L14);
R14_q[20]_sload_eqn = (J1_second_cnt[26] & J1L74) # (!J1_second_cnt[26] & R14_q[20]_lut_out);
R14_q[20] = DFFE(R14_q[20]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L34 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is counter

R14L34 = CARRY(R14_q[20] & !R14L14);


--R14_q[19] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[19]
--operation mode is counter

R14_q[19]_lut_out = R14_q[19] $ (J1_i354 & R14L93);
R14_q[19]_sload_eqn = (J1_second_cnt[26] & J1L84) # (!J1_second_cnt[26] & R14_q[19]_lut_out);
R14_q[19] = DFFE(R14_q[19]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L14 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is counter

R14L14 = CARRY(!R14L93 # !R14_q[19]);


--R14_q[18] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[18]
--operation mode is counter

R14_q[18]_lut_out = R14_q[18] $ (J1_i354 & !R14L73);
R14_q[18]_sload_eqn = (J1_second_cnt[26] & J1L94) # (!J1_second_cnt[26] & R14_q[18]_lut_out);
R14_q[18] = DFFE(R14_q[18]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L93 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is counter

R14L93 = CARRY(R14_q[18] & !R14L73);


--R14_q[17] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[17]
--operation mode is counter

R14_q[17]_lut_out = R14_q[17] $ (J1_i354 & R14L53);
R14_q[17]_sload_eqn = (J1_second_cnt[26] & J1L05) # (!J1_second_cnt[26] & R14_q[17]_lut_out);
R14_q[17] = DFFE(R14_q[17]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L73 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is counter

R14L73 = CARRY(!R14L53 # !R14_q[17]);


--R14_q[16] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[16]
--operation mode is counter

R14_q[16]_lut_out = R14_q[16] $ (J1_i354 & !R14L33);
R14_q[16]_sload_eqn = (J1_second_cnt[26] & J1L15) # (!J1_second_cnt[26] & R14_q[16]_lut_out);
R14_q[16] = DFFE(R14_q[16]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L53 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is counter

R14L53 = CARRY(R14_q[16] & !R14L33);


--R14_q[15] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[15]
--operation mode is counter

R14_q[15]_lut_out = R14_q[15] $ (J1_i354 & R14L13);
R14_q[15]_sload_eqn = (J1_second_cnt[26] & J1L25) # (!J1_second_cnt[26] & R14_q[15]_lut_out);
R14_q[15] = DFFE(R14_q[15]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L33 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is counter

R14L33 = CARRY(!R14L13 # !R14_q[15]);


--R14_q[14] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[14]
--operation mode is counter

R14_q[14]_lut_out = R14_q[14] $ (J1_i354 & !R14L92);
R14_q[14]_sload_eqn = (J1_second_cnt[26] & J1L35) # (!J1_second_cnt[26] & R14_q[14]_lut_out);
R14_q[14] = DFFE(R14_q[14]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L13 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

R14L13 = CARRY(R14_q[14] & !R14L92);


--R14_q[13] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[13]
--operation mode is counter

R14_q[13]_lut_out = R14_q[13] $ (J1_i354 & R14L72);
R14_q[13]_sload_eqn = (J1_second_cnt[26] & J1L45) # (!J1_second_cnt[26] & R14_q[13]_lut_out);
R14_q[13] = DFFE(R14_q[13]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L92 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

R14L92 = CARRY(!R14L72 # !R14_q[13]);


--R14_q[12] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[12]
--operation mode is counter

R14_q[12]_lut_out = R14_q[12] $ (J1_i354 & !R14L52);
R14_q[12]_sload_eqn = (J1_second_cnt[26] & J1L55) # (!J1_second_cnt[26] & R14_q[12]_lut_out);
R14_q[12] = DFFE(R14_q[12]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L72 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

R14L72 = CARRY(R14_q[12] & !R14L52);


--R14_q[11] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[11]
--operation mode is counter

R14_q[11]_lut_out = R14_q[11] $ (J1_i354 & R14L32);
R14_q[11]_sload_eqn = (J1_second_cnt[26] & J1L65) # (!J1_second_cnt[26] & R14_q[11]_lut_out);
R14_q[11] = DFFE(R14_q[11]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L52 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

R14L52 = CARRY(!R14L32 # !R14_q[11]);


--R14_q[10] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[10]
--operation mode is counter

R14_q[10]_lut_out = R14_q[10] $ (J1_i354 & !R14L12);
R14_q[10]_sload_eqn = (J1_second_cnt[26] & J1L75) # (!J1_second_cnt[26] & R14_q[10]_lut_out);
R14_q[10] = DFFE(R14_q[10]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L32 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

R14L32 = CARRY(R14_q[10] & !R14L12);


--R14_q[9] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[9]
--operation mode is counter

R14_q[9]_lut_out = R14_q[9] $ (J1_i354 & R14L91);
R14_q[9]_sload_eqn = (J1_second_cnt[26] & J1L85) # (!J1_second_cnt[26] & R14_q[9]_lut_out);
R14_q[9] = DFFE(R14_q[9]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L12 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

R14L12 = CARRY(!R14L91 # !R14_q[9]);


--R14_q[8] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[8]
--operation mode is counter

R14_q[8]_lut_out = R14_q[8] $ (J1_i354 & !R14L71);
R14_q[8]_sload_eqn = (J1_second_cnt[26] & J1L95) # (!J1_second_cnt[26] & R14_q[8]_lut_out);
R14_q[8] = DFFE(R14_q[8]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L91 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R14L91 = CARRY(R14_q[8] & !R14L71);


--R14_q[7] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[7]
--operation mode is counter

R14_q[7]_lut_out = R14_q[7] $ (J1_i354 & R14L51);
R14_q[7]_sload_eqn = (J1_second_cnt[26] & J1L06) # (!J1_second_cnt[26] & R14_q[7]_lut_out);
R14_q[7] = DFFE(R14_q[7]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L71 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R14L71 = CARRY(!R14L51 # !R14_q[7]);


--R14_q[6] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

R14_q[6]_lut_out = R14_q[6] $ (J1_i354 & !R14L31);
R14_q[6]_sload_eqn = (J1_second_cnt[26] & J1L16) # (!J1_second_cnt[26] & R14_q[6]_lut_out);
R14_q[6] = DFFE(R14_q[6]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L51 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R14L51 = CARRY(R14_q[6] & !R14L31);


--R14_q[5] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

R14_q[5]_lut_out = R14_q[5] $ (J1_i354 & R14L11);
R14_q[5]_sload_eqn = (J1_second_cnt[26] & J1L26) # (!J1_second_cnt[26] & R14_q[5]_lut_out);
R14_q[5] = DFFE(R14_q[5]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L31 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R14L31 = CARRY(!R14L11 # !R14_q[5]);


--R14_q[4] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

R14_q[4]_lut_out = R14_q[4] $ (J1_i354 & !R14L9);
R14_q[4]_sload_eqn = (J1_second_cnt[26] & J1L36) # (!J1_second_cnt[26] & R14_q[4]_lut_out);
R14_q[4] = DFFE(R14_q[4]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L11 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R14L11 = CARRY(R14_q[4] & !R14L9);


--R14_q[3] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

R14_q[3]_lut_out = R14_q[3] $ (J1_i354 & R14L7);
R14_q[3]_sload_eqn = (J1_second_cnt[26] & J1L46) # (!J1_second_cnt[26] & R14_q[3]_lut_out);
R14_q[3] = DFFE(R14_q[3]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L9 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R14L9 = CARRY(!R14L7 # !R14_q[3]);


--R14_q[2] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

R14_q[2]_lut_out = R14_q[2] $ (J1_i354 & !R14L5);
R14_q[2]_sload_eqn = (J1_second_cnt[26] & J1L56) # (!J1_second_cnt[26] & R14_q[2]_lut_out);
R14_q[2] = DFFE(R14_q[2]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L7 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R14L7 = CARRY(R14_q[2] & !R14L5);


--R14_q[1] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

R14_q[1]_lut_out = R14_q[1] $ (J1_i354 & R14L3);
R14_q[1]_sload_eqn = (J1_second_cnt[26] & J1L66) # (!J1_second_cnt[26] & R14_q[1]_lut_out);
R14_q[1] = DFFE(R14_q[1]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L5 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R14L5 = CARRY(!R14L3 # !R14_q[1]);


--R14_q[0] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R14_q[0]_lut_out = J1_i354 $ R14_q[0];
R14_q[0]_sload_eqn = (J1_second_cnt[26] & J1L76) # (!J1_second_cnt[26] & R14_q[0]_lut_out);
R14_q[0] = DFFE(R14_q[0]_sload_eqn, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R14L3 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_13|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R14L3 = CARRY(R14_q[0]);


--R52_sload_path[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

R52_sload_path[15]_lut_out = R52_sload_path[15] $ R52L13;
R52_sload_path[15]_reg_input = YD1L08Q & R52_sload_path[15]_lut_out;
R52_sload_path[15] = DFFE(R52_sload_path[15]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );


--R52_sload_path[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

R52_sload_path[14]_lut_out = R52_sload_path[14] $ !R52L92;
R52_sload_path[14]_reg_input = YD1L08Q & R52_sload_path[14]_lut_out;
R52_sload_path[14] = DFFE(R52_sload_path[14]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L13 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

R52L13 = CARRY(R52_sload_path[14] & !R52L92);


--R52_sload_path[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

R52_sload_path[13]_lut_out = R52_sload_path[13] $ R52L72;
R52_sload_path[13]_reg_input = YD1L08Q & R52_sload_path[13]_lut_out;
R52_sload_path[13] = DFFE(R52_sload_path[13]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L92 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

R52L92 = CARRY(!R52L72 # !R52_sload_path[13]);


--R52_sload_path[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

R52_sload_path[12]_lut_out = R52_sload_path[12] $ !R52L52;
R52_sload_path[12]_reg_input = YD1L08Q & R52_sload_path[12]_lut_out;
R52_sload_path[12] = DFFE(R52_sload_path[12]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L72 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

R52L72 = CARRY(R52_sload_path[12] & !R52L52);


--R52_sload_path[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

R52_sload_path[11]_lut_out = R52_sload_path[11] $ R52L32;
R52_sload_path[11]_reg_input = YD1L08Q & R52_sload_path[11]_lut_out;
R52_sload_path[11] = DFFE(R52_sload_path[11]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L52 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

R52L52 = CARRY(!R52L32 # !R52_sload_path[11]);


--R52_sload_path[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

R52_sload_path[10]_lut_out = R52_sload_path[10] $ !R52L12;
R52_sload_path[10]_reg_input = YD1L08Q & R52_sload_path[10]_lut_out;
R52_sload_path[10] = DFFE(R52_sload_path[10]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L32 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

R52L32 = CARRY(R52_sload_path[10] & !R52L12);


--R52_sload_path[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

R52_sload_path[9]_lut_out = R52_sload_path[9] $ R52L91;
R52_sload_path[9]_reg_input = YD1L08Q & R52_sload_path[9]_lut_out;
R52_sload_path[9] = DFFE(R52_sload_path[9]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L12 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

R52L12 = CARRY(!R52L91 # !R52_sload_path[9]);


--R52_sload_path[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

R52_sload_path[8]_lut_out = R52_sload_path[8] $ !R52L71;
R52_sload_path[8]_reg_input = YD1L08Q & R52_sload_path[8]_lut_out;
R52_sload_path[8] = DFFE(R52_sload_path[8]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L91 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R52L91 = CARRY(R52_sload_path[8] & !R52L71);


--R52_sload_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

R52_sload_path[7]_lut_out = R52_sload_path[7] $ R52L51;
R52_sload_path[7]_reg_input = YD1L08Q & R52_sload_path[7]_lut_out;
R52_sload_path[7] = DFFE(R52_sload_path[7]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L71 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R52L71 = CARRY(!R52L51 # !R52_sload_path[7]);


--R52_sload_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

R52_sload_path[6]_lut_out = R52_sload_path[6] $ !R52L31;
R52_sload_path[6]_reg_input = YD1L08Q & R52_sload_path[6]_lut_out;
R52_sload_path[6] = DFFE(R52_sload_path[6]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R52L51 = CARRY(R52_sload_path[6] & !R52L31);


--R52_sload_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

R52_sload_path[5]_lut_out = R52_sload_path[5] $ R52L11;
R52_sload_path[5]_reg_input = YD1L08Q & R52_sload_path[5]_lut_out;
R52_sload_path[5] = DFFE(R52_sload_path[5]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R52L31 = CARRY(!R52L11 # !R52_sload_path[5]);


--R52_sload_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

R52_sload_path[4]_lut_out = R52_sload_path[4] $ !R52L9;
R52_sload_path[4]_reg_input = YD1L08Q & R52_sload_path[4]_lut_out;
R52_sload_path[4] = DFFE(R52_sload_path[4]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R52L11 = CARRY(R52_sload_path[4] & !R52L9);


--R52_sload_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R52_sload_path[3]_lut_out = R52_sload_path[3] $ R52L7;
R52_sload_path[3]_reg_input = YD1L08Q & R52_sload_path[3]_lut_out;
R52_sload_path[3] = DFFE(R52_sload_path[3]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R52L9 = CARRY(!R52L7 # !R52_sload_path[3]);


--R52_sload_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R52_sload_path[2]_lut_out = R52_sload_path[2] $ !R52L5;
R52_sload_path[2]_reg_input = YD1L08Q & R52_sload_path[2]_lut_out;
R52_sload_path[2] = DFFE(R52_sload_path[2]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R52L7 = CARRY(R52_sload_path[2] & !R52L5);


--R52_sload_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R52_sload_path[1]_lut_out = R52_sload_path[1] $ R52L3;
R52_sload_path[1]_reg_input = YD1L08Q & R52_sload_path[1]_lut_out;
R52_sload_path[1] = DFFE(R52_sload_path[1]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R52L5 = CARRY(!R52L3 # !R52_sload_path[1]);


--R52_sload_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R52_sload_path[0]_lut_out = !R52_sload_path[0];
R52_sload_path[0]_reg_input = YD1L08Q & R52_sload_path[0]_lut_out;
R52_sload_path[0] = DFFE(R52_sload_path[0]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R52L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_12|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R52L3 = CARRY(R52_sload_path[0]);


--R13_sload_path[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

R13_sload_path[15]_lut_out = R13_sload_path[15] $ R13L13;
R13_sload_path[15]_reg_input = YD2L68Q & R13_sload_path[15]_lut_out;
R13_sload_path[15] = DFFE(R13_sload_path[15]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );


--R13_sload_path[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

R13_sload_path[14]_lut_out = R13_sload_path[14] $ !R13L92;
R13_sload_path[14]_reg_input = YD2L68Q & R13_sload_path[14]_lut_out;
R13_sload_path[14] = DFFE(R13_sload_path[14]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L13 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

R13L13 = CARRY(R13_sload_path[14] & !R13L92);


--R13_sload_path[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

R13_sload_path[13]_lut_out = R13_sload_path[13] $ R13L72;
R13_sload_path[13]_reg_input = YD2L68Q & R13_sload_path[13]_lut_out;
R13_sload_path[13] = DFFE(R13_sload_path[13]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L92 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

R13L92 = CARRY(!R13L72 # !R13_sload_path[13]);


--R13_sload_path[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

R13_sload_path[12]_lut_out = R13_sload_path[12] $ !R13L52;
R13_sload_path[12]_reg_input = YD2L68Q & R13_sload_path[12]_lut_out;
R13_sload_path[12] = DFFE(R13_sload_path[12]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L72 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

R13L72 = CARRY(R13_sload_path[12] & !R13L52);


--R13_sload_path[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

R13_sload_path[11]_lut_out = R13_sload_path[11] $ R13L32;
R13_sload_path[11]_reg_input = YD2L68Q & R13_sload_path[11]_lut_out;
R13_sload_path[11] = DFFE(R13_sload_path[11]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L52 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

R13L52 = CARRY(!R13L32 # !R13_sload_path[11]);


--R13_sload_path[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

R13_sload_path[10]_lut_out = R13_sload_path[10] $ !R13L12;
R13_sload_path[10]_reg_input = YD2L68Q & R13_sload_path[10]_lut_out;
R13_sload_path[10] = DFFE(R13_sload_path[10]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L32 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

R13L32 = CARRY(R13_sload_path[10] & !R13L12);


--R13_sload_path[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

R13_sload_path[9]_lut_out = R13_sload_path[9] $ R13L91;
R13_sload_path[9]_reg_input = YD2L68Q & R13_sload_path[9]_lut_out;
R13_sload_path[9] = DFFE(R13_sload_path[9]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L12 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

R13L12 = CARRY(!R13L91 # !R13_sload_path[9]);


--R13_sload_path[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

R13_sload_path[8]_lut_out = R13_sload_path[8] $ !R13L71;
R13_sload_path[8]_reg_input = YD2L68Q & R13_sload_path[8]_lut_out;
R13_sload_path[8] = DFFE(R13_sload_path[8]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L91 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R13L91 = CARRY(R13_sload_path[8] & !R13L71);


--R13_sload_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

R13_sload_path[7]_lut_out = R13_sload_path[7] $ R13L51;
R13_sload_path[7]_reg_input = YD2L68Q & R13_sload_path[7]_lut_out;
R13_sload_path[7] = DFFE(R13_sload_path[7]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L71 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R13L71 = CARRY(!R13L51 # !R13_sload_path[7]);


--R13_sload_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

R13_sload_path[6]_lut_out = R13_sload_path[6] $ !R13L31;
R13_sload_path[6]_reg_input = YD2L68Q & R13_sload_path[6]_lut_out;
R13_sload_path[6] = DFFE(R13_sload_path[6]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R13L51 = CARRY(R13_sload_path[6] & !R13L31);


--R13_sload_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

R13_sload_path[5]_lut_out = R13_sload_path[5] $ R13L11;
R13_sload_path[5]_reg_input = YD2L68Q & R13_sload_path[5]_lut_out;
R13_sload_path[5] = DFFE(R13_sload_path[5]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R13L31 = CARRY(!R13L11 # !R13_sload_path[5]);


--R13_sload_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

R13_sload_path[4]_lut_out = R13_sload_path[4] $ !R13L9;
R13_sload_path[4]_reg_input = YD2L68Q & R13_sload_path[4]_lut_out;
R13_sload_path[4] = DFFE(R13_sload_path[4]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R13L11 = CARRY(R13_sload_path[4] & !R13L9);


--R13_sload_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R13_sload_path[3]_lut_out = R13_sload_path[3] $ R13L7;
R13_sload_path[3]_reg_input = YD2L68Q & R13_sload_path[3]_lut_out;
R13_sload_path[3] = DFFE(R13_sload_path[3]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R13L9 = CARRY(!R13L7 # !R13_sload_path[3]);


--R13_sload_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R13_sload_path[2]_lut_out = R13_sload_path[2] $ !R13L5;
R13_sload_path[2]_reg_input = YD2L68Q & R13_sload_path[2]_lut_out;
R13_sload_path[2] = DFFE(R13_sload_path[2]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R13L7 = CARRY(R13_sload_path[2] & !R13L5);


--R13_sload_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R13_sload_path[1]_lut_out = R13_sload_path[1] $ R13L3;
R13_sload_path[1]_reg_input = YD2L68Q & R13_sload_path[1]_lut_out;
R13_sload_path[1] = DFFE(R13_sload_path[1]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R13L5 = CARRY(!R13L3 # !R13_sload_path[1]);


--R13_sload_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R13_sload_path[0]_lut_out = !R13_sload_path[0];
R13_sload_path[0]_reg_input = YD2L68Q & R13_sload_path[0]_lut_out;
R13_sload_path[0] = DFFE(R13_sload_path[0]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R13L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|lpm_counter:deadtime_cnt_rtl_11|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R13L3 = CARRY(R13_sload_path[0]);


--R62_sload_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is normal

R62_sload_path[7]_lut_out = R62_sload_path[7] $ R62L51;
R62_sload_path[7]_sload_eqn = (BE1L8 & R62_sset_path[7]) # (!BE1L8 & R62_sload_path[7]_lut_out);
R62_sload_path[7] = DFFE(R62_sload_path[7]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);


--R62_sload_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

R62_sload_path[6]_lut_out = R62_sload_path[6] $ !R62L31;
R62_sload_path[6]_sload_eqn = (BE1L8 & R62_sset_path[6]) # (!BE1L8 & R62_sload_path[6]_lut_out);
R62_sload_path[6] = DFFE(R62_sload_path[6]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R62L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R62L51 = CARRY(R62_sload_path[6] & !R62L31);


--R62_sload_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

R62_sload_path[5]_lut_out = R62_sload_path[5] $ R62L11;
R62_sload_path[5]_sload_eqn = (BE1L8 & R62_sset_path[5]) # (!BE1L8 & R62_sload_path[5]_lut_out);
R62_sload_path[5] = DFFE(R62_sload_path[5]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R62L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R62L31 = CARRY(!R62L11 # !R62_sload_path[5]);


--R62_sload_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

R62_sload_path[4]_lut_out = R62_sload_path[4] $ !R62L9;
R62_sload_path[4]_sload_eqn = (BE1L8 & R62_sset_path[4]) # (!BE1L8 & R62_sload_path[4]_lut_out);
R62_sload_path[4] = DFFE(R62_sload_path[4]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R62L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R62L11 = CARRY(R62_sload_path[4] & !R62L9);


--R62_sload_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R62_sload_path[3]_lut_out = R62_sload_path[3] $ R62L7;
R62_sload_path[3]_sload_eqn = (BE1L8 & R62_sset_path[3]) # (!BE1L8 & R62_sload_path[3]_lut_out);
R62_sload_path[3] = DFFE(R62_sload_path[3]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R62L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R62L9 = CARRY(!R62L7 # !R62_sload_path[3]);


--R62_sload_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R62_sload_path[2]_lut_out = R62_sload_path[2] $ !R62L5;
R62_sload_path[2]_sload_eqn = (BE1L8 & R62_sset_path[2]) # (!BE1L8 & R62_sload_path[2]_lut_out);
R62_sload_path[2] = DFFE(R62_sload_path[2]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R62L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R62L7 = CARRY(R62_sload_path[2] & !R62L5);


--R62_sload_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R62_sload_path[1]_lut_out = R62_sload_path[1] $ R62L3;
R62_sload_path[1]_sload_eqn = (BE1L8 & R62_sset_path[1]) # (!BE1L8 & R62_sload_path[1]_lut_out);
R62_sload_path[1] = DFFE(R62_sload_path[1]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R62L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R62L5 = CARRY(!R62L3 # !R62_sload_path[1]);


--R62_sload_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R62_sload_path[0]_lut_out = !R62_sload_path[0];
R62_sload_path[0]_sload_eqn = (BE1L8 & R62_sset_path[0]) # (!BE1L8 & R62_sload_path[0]_lut_out);
R62_sload_path[0] = DFFE(R62_sload_path[0]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R62L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R62L3 = CARRY(R62_sload_path[0]);


--R23_sload_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is normal

R23_sload_path[7]_lut_out = R23_sload_path[7] $ R23L51;
R23_sload_path[7]_sload_eqn = (BE2L8 & R23_sset_path[7]) # (!BE2L8 & R23_sload_path[7]_lut_out);
R23_sload_path[7] = DFFE(R23_sload_path[7]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);


--R23_sload_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

R23_sload_path[6]_lut_out = R23_sload_path[6] $ !R23L31;
R23_sload_path[6]_sload_eqn = (BE2L8 & R23_sset_path[6]) # (!BE2L8 & R23_sload_path[6]_lut_out);
R23_sload_path[6] = DFFE(R23_sload_path[6]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R23L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R23L51 = CARRY(R23_sload_path[6] & !R23L31);


--R23_sload_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

R23_sload_path[5]_lut_out = R23_sload_path[5] $ R23L11;
R23_sload_path[5]_sload_eqn = (BE2L8 & R23_sset_path[5]) # (!BE2L8 & R23_sload_path[5]_lut_out);
R23_sload_path[5] = DFFE(R23_sload_path[5]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R23L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R23L31 = CARRY(!R23L11 # !R23_sload_path[5]);


--R23_sload_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

R23_sload_path[4]_lut_out = R23_sload_path[4] $ !R23L9;
R23_sload_path[4]_sload_eqn = (BE2L8 & R23_sset_path[4]) # (!BE2L8 & R23_sload_path[4]_lut_out);
R23_sload_path[4] = DFFE(R23_sload_path[4]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R23L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R23L11 = CARRY(R23_sload_path[4] & !R23L9);


--R23_sload_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R23_sload_path[3]_lut_out = R23_sload_path[3] $ R23L7;
R23_sload_path[3]_sload_eqn = (BE2L8 & R23_sset_path[3]) # (!BE2L8 & R23_sload_path[3]_lut_out);
R23_sload_path[3] = DFFE(R23_sload_path[3]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R23L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R23L9 = CARRY(!R23L7 # !R23_sload_path[3]);


--R23_sload_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R23_sload_path[2]_lut_out = R23_sload_path[2] $ !R23L5;
R23_sload_path[2]_sload_eqn = (BE2L8 & R23_sset_path[2]) # (!BE2L8 & R23_sload_path[2]_lut_out);
R23_sload_path[2] = DFFE(R23_sload_path[2]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R23L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R23L7 = CARRY(R23_sload_path[2] & !R23L5);


--R23_sload_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R23_sload_path[1]_lut_out = R23_sload_path[1] $ R23L3;
R23_sload_path[1]_sload_eqn = (BE2L8 & R23_sset_path[1]) # (!BE2L8 & R23_sload_path[1]_lut_out);
R23_sload_path[1] = DFFE(R23_sload_path[1]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R23L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R23L5 = CARRY(!R23L3 # !R23_sload_path[1]);


--R23_sload_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R23_sload_path[0]_lut_out = !R23_sload_path[0];
R23_sload_path[0]_sload_eqn = (BE2L8 & R23_sset_path[0]) # (!BE2L8 & R23_sload_path[0]_lut_out);
R23_sload_path[0] = DFFE(R23_sload_path[0]_sload_eqn, !GLOBAL(UE1_outclock1), , , !K1L4Q);

--R23L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R23L3 = CARRY(R23_sload_path[0]);


--R72_counter_cell[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[9]
--operation mode is normal

R72_counter_cell[9]_lut_out = R72_counter_cell[9] $ (GE1L1 & R72L91);
R72_counter_cell[9]_sload_eqn = (GE1_i419 & R72_sset_path[9]) # (!GE1_i419 & R72_counter_cell[9]_lut_out);
R72_counter_cell[9] = DFFE(R72_counter_cell[9]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--R72_counter_cell[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[8]
--operation mode is counter

R72_counter_cell[8]_lut_out = R72_counter_cell[8] $ (GE1L1 & !R72L71);
R72_counter_cell[8]_sload_eqn = (GE1_i419 & R72_sset_path[8]) # (!GE1_i419 & R72_counter_cell[8]_lut_out);
R72_counter_cell[8] = DFFE(R72_counter_cell[8]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R72L91 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R72L91 = CARRY(!R72_counter_cell[8] & !R72L71);


--R72_counter_cell[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[7]
--operation mode is counter

R72_counter_cell[7]_lut_out = R72_counter_cell[7] $ (GE1L1 & R72L51);
R72_counter_cell[7]_sload_eqn = (GE1_i419 & R72_sset_path[7]) # (!GE1_i419 & R72_counter_cell[7]_lut_out);
R72_counter_cell[7] = DFFE(R72_counter_cell[7]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R72L71 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R72L71 = CARRY(R72_counter_cell[7] # !R72L51);


--R72_counter_cell[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[6]
--operation mode is counter

R72_counter_cell[6]_lut_out = R72_counter_cell[6] $ (GE1L1 & !R72L31);
R72_counter_cell[6]_sload_eqn = (GE1_i419 & R72_sset_path[6]) # (!GE1_i419 & R72_counter_cell[6]_lut_out);
R72_counter_cell[6] = DFFE(R72_counter_cell[6]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R72L51 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R72L51 = CARRY(!R72_counter_cell[6] & !R72L31);


--R72_counter_cell[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

R72_counter_cell[5]_lut_out = R72_counter_cell[5] $ (GE1L1 & R72L11);
R72_counter_cell[5]_sload_eqn = (GE1_i419 & R72_sset_path[5]) # (!GE1_i419 & R72_counter_cell[5]_lut_out);
R72_counter_cell[5] = DFFE(R72_counter_cell[5]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R72L31 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R72L31 = CARRY(R72_counter_cell[5] # !R72L11);


--R72_counter_cell[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

R72_counter_cell[4]_lut_out = R72_counter_cell[4] $ (GE1L1 & !R72L9);
R72_counter_cell[4]_sload_eqn = (GE1_i419 & R72_sset_path[4]) # (!GE1_i419 & R72_counter_cell[4]_lut_out);
R72_counter_cell[4] = DFFE(R72_counter_cell[4]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R72L11 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R72L11 = CARRY(!R72_counter_cell[4] & !R72L9);


--R72_counter_cell[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

R72_counter_cell[3]_lut_out = R72_counter_cell[3] $ (GE1L1 & R72L7);
R72_counter_cell[3]_sload_eqn = (GE1_i419 & R72_sset_path[3]) # (!GE1_i419 & R72_counter_cell[3]_lut_out);
R72_counter_cell[3] = DFFE(R72_counter_cell[3]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R72L9 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R72L9 = CARRY(R72_counter_cell[3] # !R72L7);


--R72_counter_cell[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

R72_counter_cell[2]_lut_out = R72_counter_cell[2] $ (GE1L1 & !R72L5);
R72_counter_cell[2]_sload_eqn = (GE1_i419 & R72_sset_path[2]) # (!GE1_i419 & R72_counter_cell[2]_lut_out);
R72_counter_cell[2] = DFFE(R72_counter_cell[2]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R72L7 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R72L7 = CARRY(!R72_counter_cell[2] & !R72L5);


--R72_counter_cell[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

R72_counter_cell[1]_lut_out = R72_counter_cell[1] $ (GE1L1 & R72L3);
R72_counter_cell[1]_sload_eqn = (GE1_i419 & R72_sset_path[1]) # (!GE1_i419 & R72_counter_cell[1]_lut_out);
R72_counter_cell[1] = DFFE(R72_counter_cell[1]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R72L5 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R72L5 = CARRY(R72_counter_cell[1] # !R72L3);


--R72_counter_cell[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

R72_counter_cell[0]_lut_out = GE1L1 $ R72_counter_cell[0];
R72_counter_cell[0]_sload_eqn = (GE1_i419 & R72_sset_path[0]) # (!GE1_i419 & R72_counter_cell[0]_lut_out);
R72_counter_cell[0] = DFFE(R72_counter_cell[0]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R72L3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R72L3 = CARRY(!R72_counter_cell[0]);


--R33_counter_cell[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[9]
--operation mode is normal

R33_counter_cell[9]_lut_out = R33_counter_cell[9] $ (GE2L1 & R33L91);
R33_counter_cell[9]_sload_eqn = (GE2_i419 & R33_sset_path[9]) # (!GE2_i419 & R33_counter_cell[9]_lut_out);
R33_counter_cell[9] = DFFE(R33_counter_cell[9]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--R33_counter_cell[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]
--operation mode is counter

R33_counter_cell[8]_lut_out = R33_counter_cell[8] $ (GE2L1 & !R33L71);
R33_counter_cell[8]_sload_eqn = (GE2_i419 & R33_sset_path[8]) # (!GE2_i419 & R33_counter_cell[8]_lut_out);
R33_counter_cell[8] = DFFE(R33_counter_cell[8]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R33L91 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R33L91 = CARRY(!R33_counter_cell[8] & !R33L71);


--R33_counter_cell[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]
--operation mode is counter

R33_counter_cell[7]_lut_out = R33_counter_cell[7] $ (GE2L1 & R33L51);
R33_counter_cell[7]_sload_eqn = (GE2_i419 & R33_sset_path[7]) # (!GE2_i419 & R33_counter_cell[7]_lut_out);
R33_counter_cell[7] = DFFE(R33_counter_cell[7]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R33L71 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R33L71 = CARRY(R33_counter_cell[7] # !R33L51);


--R33_counter_cell[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]
--operation mode is counter

R33_counter_cell[6]_lut_out = R33_counter_cell[6] $ (GE2L1 & !R33L31);
R33_counter_cell[6]_sload_eqn = (GE2_i419 & R33_sset_path[6]) # (!GE2_i419 & R33_counter_cell[6]_lut_out);
R33_counter_cell[6] = DFFE(R33_counter_cell[6]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R33L51 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R33L51 = CARRY(!R33_counter_cell[6] & !R33L31);


--R33_counter_cell[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

R33_counter_cell[5]_lut_out = R33_counter_cell[5] $ (GE2L1 & R33L11);
R33_counter_cell[5]_sload_eqn = (GE2_i419 & R33_sset_path[5]) # (!GE2_i419 & R33_counter_cell[5]_lut_out);
R33_counter_cell[5] = DFFE(R33_counter_cell[5]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R33L31 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R33L31 = CARRY(R33_counter_cell[5] # !R33L11);


--R33_counter_cell[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

R33_counter_cell[4]_lut_out = R33_counter_cell[4] $ (GE2L1 & !R33L9);
R33_counter_cell[4]_sload_eqn = (GE2_i419 & R33_sset_path[4]) # (!GE2_i419 & R33_counter_cell[4]_lut_out);
R33_counter_cell[4] = DFFE(R33_counter_cell[4]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R33L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R33L11 = CARRY(!R33_counter_cell[4] & !R33L9);


--R33_counter_cell[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

R33_counter_cell[3]_lut_out = R33_counter_cell[3] $ (GE2L1 & R33L7);
R33_counter_cell[3]_sload_eqn = (GE2_i419 & R33_sset_path[3]) # (!GE2_i419 & R33_counter_cell[3]_lut_out);
R33_counter_cell[3] = DFFE(R33_counter_cell[3]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R33L9 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R33L9 = CARRY(R33_counter_cell[3] # !R33L7);


--R33_counter_cell[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

R33_counter_cell[2]_lut_out = R33_counter_cell[2] $ (GE2L1 & !R33L5);
R33_counter_cell[2]_sload_eqn = (GE2_i419 & R33_sset_path[2]) # (!GE2_i419 & R33_counter_cell[2]_lut_out);
R33_counter_cell[2] = DFFE(R33_counter_cell[2]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R33L7 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R33L7 = CARRY(!R33_counter_cell[2] & !R33L5);


--R33_counter_cell[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

R33_counter_cell[1]_lut_out = R33_counter_cell[1] $ (GE2L1 & R33L3);
R33_counter_cell[1]_sload_eqn = (GE2_i419 & R33_sset_path[1]) # (!GE2_i419 & R33_counter_cell[1]_lut_out);
R33_counter_cell[1] = DFFE(R33_counter_cell[1]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R33L5 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R33L5 = CARRY(R33_counter_cell[1] # !R33L3);


--R33_counter_cell[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

R33_counter_cell[0]_lut_out = GE2L1 $ R33_counter_cell[0];
R33_counter_cell[0]_sload_eqn = (GE2_i419 & R33_sset_path[0]) # (!GE2_i419 & R33_counter_cell[0]_lut_out);
R33_counter_cell[0] = DFFE(R33_counter_cell[0]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R33L3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R33L3 = CARRY(!R33_counter_cell[0]);


--R1_q[7] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|q[7]
--operation mode is normal

R1_q[7]_lut_out = R1_q[7] $ R1L51;
R1_q[7]_sload_eqn = (B1L011 & B1L111) # (!B1L011 & R1_q[7]_lut_out);
R1_q[7] = DFFE(R1_q[7]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );


--R1_q[6] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|q[6]
--operation mode is counter

R1_q[6]_lut_out = R1_q[6] $ !R1L31;
R1_q[6]_sload_eqn = (B1L011 & B1L211) # (!B1L011 & R1_q[6]_lut_out);
R1_q[6] = DFFE(R1_q[6]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R1L51 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R1L51 = CARRY(R1_q[6] & !R1L31);


--R1_q[5] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|q[5]
--operation mode is counter

R1_q[5]_lut_out = R1_q[5] $ R1L11;
R1_q[5]_sload_eqn = (B1L011 & B1L311) # (!B1L011 & R1_q[5]_lut_out);
R1_q[5] = DFFE(R1_q[5]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R1L31 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R1L31 = CARRY(!R1L11 # !R1_q[5]);


--R1_q[4] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|q[4]
--operation mode is counter

R1_q[4]_lut_out = R1_q[4] $ !R1L9;
R1_q[4]_sload_eqn = (B1L011 & B1L411) # (!B1L011 & R1_q[4]_lut_out);
R1_q[4] = DFFE(R1_q[4]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R1L11 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R1L11 = CARRY(R1_q[4] & !R1L9);


--R1_q[3] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|q[3]
--operation mode is counter

R1_q[3]_lut_out = R1_q[3] $ R1L7;
R1_q[3]_sload_eqn = (B1L011 & B1L511) # (!B1L011 & R1_q[3]_lut_out);
R1_q[3] = DFFE(R1_q[3]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R1L9 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R1L9 = CARRY(!R1L7 # !R1_q[3]);


--R1_q[2] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|q[2]
--operation mode is counter

R1_q[2]_lut_out = R1_q[2] $ !R1L5;
R1_q[2]_sload_eqn = (B1L011 & B1L611) # (!B1L011 & R1_q[2]_lut_out);
R1_q[2] = DFFE(R1_q[2]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R1L7 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R1L7 = CARRY(R1_q[2] & !R1L5);


--R1_q[1] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|q[1]
--operation mode is counter

R1_q[1]_lut_out = R1_q[1] $ R1L3;
R1_q[1]_sload_eqn = (B1L011 & B1L711) # (!B1L011 & R1_q[1]_lut_out);
R1_q[1] = DFFE(R1_q[1]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R1L5 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R1L5 = CARRY(!R1L3 # !R1_q[1]);


--R1_q[0] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|q[0]
--operation mode is qfbk_counter

R1_q[0]_lut_out = !R1_q[0];
R1_q[0]_sload_eqn = (B1L011 & B1L811) # (!B1L011 & R1_q[0]_lut_out);
R1_q[0] = DFFE(R1_q[0]_sload_eqn, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R1L3 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R1L3 = CARRY(R1_q[0]);


--R92_counter_cell[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[9]
--operation mode is normal

R92_counter_cell[9]_lut_out = R92_counter_cell[9] $ (GE1_i2252 & R92L12);
R92_counter_cell[9]_sload_eqn = (GE1_i2241 & R92_sset_path[9]) # (!GE1_i2241 & R92_counter_cell[9]_lut_out);
R92_counter_cell[9] = DFFE(R92_counter_cell[9]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--R92_counter_cell[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[8]
--operation mode is counter

R92_counter_cell[8]_lut_out = R92_counter_cell[8] $ (GE1_i2252 & !R92L71);
R92_counter_cell[8]_sload_eqn = (GE1_i2241 & R92_sset_path[8]) # (!GE1_i2241 & R92_counter_cell[8]_lut_out);
R92_counter_cell[8] = DFFE(R92_counter_cell[8]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R92L12 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R92L12 = CARRY(!R92_counter_cell[8] & !R92L71);


--R92_counter_cell[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[7]
--operation mode is counter

R92_counter_cell[7]_lut_out = R92_counter_cell[7] $ (GE1_i2252 & R92L51);
R92_counter_cell[7]_sload_eqn = (GE1_i2241 & R92_sset_path[7]) # (!GE1_i2241 & R92_counter_cell[7]_lut_out);
R92_counter_cell[7] = DFFE(R92_counter_cell[7]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R92L71 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R92L71 = CARRY(R92_counter_cell[7] # !R92L51);


--R92_counter_cell[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[6]
--operation mode is counter

R92_counter_cell[6]_lut_out = R92_counter_cell[6] $ (GE1_i2252 & !R92L31);
R92_counter_cell[6]_sload_eqn = (GE1_i2241 & R92_sset_path[6]) # (!GE1_i2241 & R92_counter_cell[6]_lut_out);
R92_counter_cell[6] = DFFE(R92_counter_cell[6]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R92L51 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R92L51 = CARRY(!R92_counter_cell[6] & !R92L31);


--R92_counter_cell[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

R92_counter_cell[5]_lut_out = R92_counter_cell[5] $ (GE1_i2252 & R92L11);
R92_counter_cell[5]_sload_eqn = (GE1_i2241 & R92_sset_path[5]) # (!GE1_i2241 & R92_counter_cell[5]_lut_out);
R92_counter_cell[5] = DFFE(R92_counter_cell[5]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R92L31 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R92L31 = CARRY(R92_counter_cell[5] # !R92L11);


--R92_counter_cell[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

R92_counter_cell[4]_lut_out = R92_counter_cell[4] $ (GE1_i2252 & !R92L9);
R92_counter_cell[4]_sload_eqn = (GE1_i2241 & R92_sset_path[4]) # (!GE1_i2241 & R92_counter_cell[4]_lut_out);
R92_counter_cell[4] = DFFE(R92_counter_cell[4]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R92L11 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R92L11 = CARRY(!R92_counter_cell[4] & !R92L9);


--R92_counter_cell[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

R92_counter_cell[3]_lut_out = R92_counter_cell[3] $ (GE1_i2252 & R92L7);
R92_counter_cell[3]_sload_eqn = (GE1_i2241 & R92_sset_path[3]) # (!GE1_i2241 & R92_counter_cell[3]_lut_out);
R92_counter_cell[3] = DFFE(R92_counter_cell[3]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R92L9 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R92L9 = CARRY(R92_counter_cell[3] # !R92L7);


--R92_counter_cell[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

R92_counter_cell[2]_lut_out = R92_counter_cell[2] $ (GE1_i2252 & !R92L5);
R92_counter_cell[2]_sload_eqn = (GE1_i2241 & R92_sset_path[2]) # (!GE1_i2241 & R92_counter_cell[2]_lut_out);
R92_counter_cell[2] = DFFE(R92_counter_cell[2]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R92L7 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R92L7 = CARRY(!R92_counter_cell[2] & !R92L5);


--R92_counter_cell[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

R92_counter_cell[1]_lut_out = R92_counter_cell[1] $ (GE1_i2252 & R92L3);
R92_counter_cell[1]_sload_eqn = (GE1_i2241 & R92_sset_path[1]) # (!GE1_i2241 & R92_counter_cell[1]_lut_out);
R92_counter_cell[1] = DFFE(R92_counter_cell[1]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R92L5 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R92L5 = CARRY(R92_counter_cell[1] # !R92L3);


--R92_counter_cell[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

R92_counter_cell[0]_lut_out = GE1_i2252 $ R92_counter_cell[0];
R92_counter_cell[0]_sload_eqn = (GE1_i2241 & R92_sset_path[0]) # (!GE1_i2241 & R92_counter_cell[0]_lut_out);
R92_counter_cell[0] = DFFE(R92_counter_cell[0]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R92L3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R92L3 = CARRY(!R92_counter_cell[0]);


--R53_counter_cell[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[9]
--operation mode is normal

R53_counter_cell[9]_lut_out = R53_counter_cell[9] $ (GE2_i2252 & R53L12);
R53_counter_cell[9]_sload_eqn = (GE2_i2241 & R53_sset_path[9]) # (!GE2_i2241 & R53_counter_cell[9]_lut_out);
R53_counter_cell[9] = DFFE(R53_counter_cell[9]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--R53_counter_cell[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]
--operation mode is counter

R53_counter_cell[8]_lut_out = R53_counter_cell[8] $ (GE2_i2252 & !R53L71);
R53_counter_cell[8]_sload_eqn = (GE2_i2241 & R53_sset_path[8]) # (!GE2_i2241 & R53_counter_cell[8]_lut_out);
R53_counter_cell[8] = DFFE(R53_counter_cell[8]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R53L12 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R53L12 = CARRY(!R53_counter_cell[8] & !R53L71);


--R53_counter_cell[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[7]
--operation mode is counter

R53_counter_cell[7]_lut_out = R53_counter_cell[7] $ (GE2_i2252 & R53L51);
R53_counter_cell[7]_sload_eqn = (GE2_i2241 & R53_sset_path[7]) # (!GE2_i2241 & R53_counter_cell[7]_lut_out);
R53_counter_cell[7] = DFFE(R53_counter_cell[7]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R53L71 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R53L71 = CARRY(R53_counter_cell[7] # !R53L51);


--R53_counter_cell[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]
--operation mode is counter

R53_counter_cell[6]_lut_out = R53_counter_cell[6] $ (GE2_i2252 & !R53L31);
R53_counter_cell[6]_sload_eqn = (GE2_i2241 & R53_sset_path[6]) # (!GE2_i2241 & R53_counter_cell[6]_lut_out);
R53_counter_cell[6] = DFFE(R53_counter_cell[6]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R53L51 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R53L51 = CARRY(!R53_counter_cell[6] & !R53L31);


--R53_counter_cell[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

R53_counter_cell[5]_lut_out = R53_counter_cell[5] $ (GE2_i2252 & R53L11);
R53_counter_cell[5]_sload_eqn = (GE2_i2241 & R53_sset_path[5]) # (!GE2_i2241 & R53_counter_cell[5]_lut_out);
R53_counter_cell[5] = DFFE(R53_counter_cell[5]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R53L31 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R53L31 = CARRY(R53_counter_cell[5] # !R53L11);


--R53_counter_cell[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

R53_counter_cell[4]_lut_out = R53_counter_cell[4] $ (GE2_i2252 & !R53L9);
R53_counter_cell[4]_sload_eqn = (GE2_i2241 & R53_sset_path[4]) # (!GE2_i2241 & R53_counter_cell[4]_lut_out);
R53_counter_cell[4] = DFFE(R53_counter_cell[4]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R53L11 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R53L11 = CARRY(!R53_counter_cell[4] & !R53L9);


--R53_counter_cell[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

R53_counter_cell[3]_lut_out = R53_counter_cell[3] $ (GE2_i2252 & R53L7);
R53_counter_cell[3]_sload_eqn = (GE2_i2241 & R53_sset_path[3]) # (!GE2_i2241 & R53_counter_cell[3]_lut_out);
R53_counter_cell[3] = DFFE(R53_counter_cell[3]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R53L9 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R53L9 = CARRY(R53_counter_cell[3] # !R53L7);


--R53_counter_cell[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

R53_counter_cell[2]_lut_out = R53_counter_cell[2] $ (GE2_i2252 & !R53L5);
R53_counter_cell[2]_sload_eqn = (GE2_i2241 & R53_sset_path[2]) # (!GE2_i2241 & R53_counter_cell[2]_lut_out);
R53_counter_cell[2] = DFFE(R53_counter_cell[2]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R53L7 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R53L7 = CARRY(!R53_counter_cell[2] & !R53L5);


--R53_counter_cell[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

R53_counter_cell[1]_lut_out = R53_counter_cell[1] $ (GE2_i2252 & R53L3);
R53_counter_cell[1]_sload_eqn = (GE2_i2241 & R53_sset_path[1]) # (!GE2_i2241 & R53_counter_cell[1]_lut_out);
R53_counter_cell[1] = DFFE(R53_counter_cell[1]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R53L5 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R53L5 = CARRY(R53_counter_cell[1] # !R53L3);


--R53_counter_cell[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

R53_counter_cell[0]_lut_out = GE2_i2252 $ R53_counter_cell[0];
R53_counter_cell[0]_sload_eqn = (GE2_i2241 & R53_sset_path[0]) # (!GE2_i2241 & R53_counter_cell[0]_lut_out);
R53_counter_cell[0] = DFFE(R53_counter_cell[0]_sload_eqn, !GLOBAL(UE1_outclock0), !K1L4Q, , );

--R53L3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R53L3 = CARRY(!R53_counter_cell[0]);


--R44_sload_path[15] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

R44_sload_path[15]_lut_out = R44_sload_path[15] $ (N1L581 & R44L13);
R44_sload_path[15]_reg_input = !N1L15 & R44_sload_path[15]_lut_out;
R44_sload_path[15] = DFFE(R44_sload_path[15]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );


--R44_sload_path[14] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

R44_sload_path[14]_lut_out = R44_sload_path[14] $ (N1L581 & !R44L92);
R44_sload_path[14]_reg_input = !N1L15 & R44_sload_path[14]_lut_out;
R44_sload_path[14] = DFFE(R44_sload_path[14]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L13 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

R44L13 = CARRY(R44_sload_path[14] & !R44L92);


--R44_sload_path[13] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

R44_sload_path[13]_lut_out = R44_sload_path[13] $ (N1L581 & R44L72);
R44_sload_path[13]_reg_input = !N1L15 & R44_sload_path[13]_lut_out;
R44_sload_path[13] = DFFE(R44_sload_path[13]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L92 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

R44L92 = CARRY(!R44L72 # !R44_sload_path[13]);


--R44_sload_path[12] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

R44_sload_path[12]_lut_out = R44_sload_path[12] $ (N1L581 & !R44L52);
R44_sload_path[12]_reg_input = !N1L15 & R44_sload_path[12]_lut_out;
R44_sload_path[12] = DFFE(R44_sload_path[12]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L72 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

R44L72 = CARRY(R44_sload_path[12] & !R44L52);


--R44_sload_path[11] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

R44_sload_path[11]_lut_out = R44_sload_path[11] $ (N1L581 & R44L32);
R44_sload_path[11]_reg_input = !N1L15 & R44_sload_path[11]_lut_out;
R44_sload_path[11] = DFFE(R44_sload_path[11]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L52 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

R44L52 = CARRY(!R44L32 # !R44_sload_path[11]);


--R44_sload_path[10] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

R44_sload_path[10]_lut_out = R44_sload_path[10] $ (N1L581 & !R44L12);
R44_sload_path[10]_reg_input = !N1L15 & R44_sload_path[10]_lut_out;
R44_sload_path[10] = DFFE(R44_sload_path[10]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L32 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

R44L32 = CARRY(R44_sload_path[10] & !R44L12);


--R44_sload_path[9] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

R44_sload_path[9]_lut_out = R44_sload_path[9] $ (N1L581 & R44L91);
R44_sload_path[9]_reg_input = !N1L15 & R44_sload_path[9]_lut_out;
R44_sload_path[9] = DFFE(R44_sload_path[9]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L12 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

R44L12 = CARRY(!R44L91 # !R44_sload_path[9]);


--R44_sload_path[8] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

R44_sload_path[8]_lut_out = R44_sload_path[8] $ (N1L581 & !R44L71);
R44_sload_path[8]_reg_input = !N1L15 & R44_sload_path[8]_lut_out;
R44_sload_path[8] = DFFE(R44_sload_path[8]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L91 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R44L91 = CARRY(R44_sload_path[8] & !R44L71);


--R44_sload_path[7] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

R44_sload_path[7]_lut_out = R44_sload_path[7] $ (N1L581 & R44L51);
R44_sload_path[7]_reg_input = !N1L15 & R44_sload_path[7]_lut_out;
R44_sload_path[7] = DFFE(R44_sload_path[7]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L71 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R44L71 = CARRY(!R44L51 # !R44_sload_path[7]);


--R44_sload_path[6] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

R44_sload_path[6]_lut_out = R44_sload_path[6] $ (N1L581 & !R44L31);
R44_sload_path[6]_reg_input = !N1L15 & R44_sload_path[6]_lut_out;
R44_sload_path[6] = DFFE(R44_sload_path[6]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L51 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R44L51 = CARRY(R44_sload_path[6] & !R44L31);


--R44_sload_path[5] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

R44_sload_path[5]_lut_out = R44_sload_path[5] $ (N1L581 & R44L11);
R44_sload_path[5]_reg_input = !N1L15 & R44_sload_path[5]_lut_out;
R44_sload_path[5] = DFFE(R44_sload_path[5]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L31 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R44L31 = CARRY(!R44L11 # !R44_sload_path[5]);


--R44_sload_path[4] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

R44_sload_path[4]_lut_out = R44_sload_path[4] $ (N1L581 & !R44L9);
R44_sload_path[4]_reg_input = !N1L15 & R44_sload_path[4]_lut_out;
R44_sload_path[4] = DFFE(R44_sload_path[4]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L11 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R44L11 = CARRY(R44_sload_path[4] & !R44L9);


--R44_sload_path[3] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R44_sload_path[3]_lut_out = R44_sload_path[3] $ (N1L581 & R44L7);
R44_sload_path[3]_reg_input = !N1L15 & R44_sload_path[3]_lut_out;
R44_sload_path[3] = DFFE(R44_sload_path[3]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L9 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R44L9 = CARRY(!R44L7 # !R44_sload_path[3]);


--R44_sload_path[2] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R44_sload_path[2]_lut_out = R44_sload_path[2] $ (N1L581 & !R44L5);
R44_sload_path[2]_reg_input = !N1L15 & R44_sload_path[2]_lut_out;
R44_sload_path[2] = DFFE(R44_sload_path[2]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L7 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R44L7 = CARRY(R44_sload_path[2] & !R44L5);


--R44_sload_path[1] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R44_sload_path[1]_lut_out = R44_sload_path[1] $ (N1L581 & R44L3);
R44_sload_path[1]_reg_input = !N1L15 & R44_sload_path[1]_lut_out;
R44_sload_path[1] = DFFE(R44_sload_path[1]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L5 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R44L5 = CARRY(!R44L3 # !R44_sload_path[1]);


--R44_sload_path[0] is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R44_sload_path[0]_lut_out = N1L581 $ R44_sload_path[0];
R44_sload_path[0]_reg_input = !N1L15 & R44_sload_path[0]_lut_out;
R44_sload_path[0] = DFFE(R44_sload_path[0]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R44L3 is xfer_time:Inst_xfer_time|lpm_counter:compr_cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R44L3 = CARRY(R44_sload_path[0]);


--R54_sload_path[15] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is normal

R54_sload_path[15]_lut_out = R54_sload_path[15] $ (N1L081 & R54L13);
R54_sload_path[15]_reg_input = !N1L53 & R54_sload_path[15]_lut_out;
R54_sload_path[15] = DFFE(R54_sload_path[15]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );


--R54_sload_path[14] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is counter

R54_sload_path[14]_lut_out = R54_sload_path[14] $ (N1L081 & !R54L92);
R54_sload_path[14]_reg_input = !N1L53 & R54_sload_path[14]_lut_out;
R54_sload_path[14] = DFFE(R54_sload_path[14]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L13 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is counter

R54L13 = CARRY(R54_sload_path[14] & !R54L92);


--R54_sload_path[13] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is counter

R54_sload_path[13]_lut_out = R54_sload_path[13] $ (N1L081 & R54L72);
R54_sload_path[13]_reg_input = !N1L53 & R54_sload_path[13]_lut_out;
R54_sload_path[13] = DFFE(R54_sload_path[13]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L92 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is counter

R54L92 = CARRY(!R54L72 # !R54_sload_path[13]);


--R54_sload_path[12] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is counter

R54_sload_path[12]_lut_out = R54_sload_path[12] $ (N1L081 & !R54L52);
R54_sload_path[12]_reg_input = !N1L53 & R54_sload_path[12]_lut_out;
R54_sload_path[12] = DFFE(R54_sload_path[12]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L72 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is counter

R54L72 = CARRY(R54_sload_path[12] & !R54L52);


--R54_sload_path[11] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is counter

R54_sload_path[11]_lut_out = R54_sload_path[11] $ (N1L081 & R54L32);
R54_sload_path[11]_reg_input = !N1L53 & R54_sload_path[11]_lut_out;
R54_sload_path[11] = DFFE(R54_sload_path[11]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L52 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is counter

R54L52 = CARRY(!R54L32 # !R54_sload_path[11]);


--R54_sload_path[10] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is counter

R54_sload_path[10]_lut_out = R54_sload_path[10] $ (N1L081 & !R54L12);
R54_sload_path[10]_reg_input = !N1L53 & R54_sload_path[10]_lut_out;
R54_sload_path[10] = DFFE(R54_sload_path[10]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L32 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is counter

R54L32 = CARRY(R54_sload_path[10] & !R54L12);


--R54_sload_path[9] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

R54_sload_path[9]_lut_out = R54_sload_path[9] $ (N1L081 & R54L91);
R54_sload_path[9]_reg_input = !N1L53 & R54_sload_path[9]_lut_out;
R54_sload_path[9] = DFFE(R54_sload_path[9]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L12 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

R54L12 = CARRY(!R54L91 # !R54_sload_path[9]);


--R54_sload_path[8] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

R54_sload_path[8]_lut_out = R54_sload_path[8] $ (N1L081 & !R54L71);
R54_sload_path[8]_reg_input = !N1L53 & R54_sload_path[8]_lut_out;
R54_sload_path[8] = DFFE(R54_sload_path[8]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L91 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

R54L91 = CARRY(R54_sload_path[8] & !R54L71);


--R54_sload_path[7] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

R54_sload_path[7]_lut_out = R54_sload_path[7] $ (N1L081 & R54L51);
R54_sload_path[7]_reg_input = !N1L53 & R54_sload_path[7]_lut_out;
R54_sload_path[7] = DFFE(R54_sload_path[7]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L71 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

R54L71 = CARRY(!R54L51 # !R54_sload_path[7]);


--R54_sload_path[6] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

R54_sload_path[6]_lut_out = R54_sload_path[6] $ (N1L081 & !R54L31);
R54_sload_path[6]_reg_input = !N1L53 & R54_sload_path[6]_lut_out;
R54_sload_path[6] = DFFE(R54_sload_path[6]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L51 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

R54L51 = CARRY(R54_sload_path[6] & !R54L31);


--R54_sload_path[5] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

R54_sload_path[5]_lut_out = R54_sload_path[5] $ (N1L081 & R54L11);
R54_sload_path[5]_reg_input = !N1L53 & R54_sload_path[5]_lut_out;
R54_sload_path[5] = DFFE(R54_sload_path[5]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L31 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

R54L31 = CARRY(!R54L11 # !R54_sload_path[5]);


--R54_sload_path[4] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

R54_sload_path[4]_lut_out = R54_sload_path[4] $ (N1L081 & !R54L9);
R54_sload_path[4]_reg_input = !N1L53 & R54_sload_path[4]_lut_out;
R54_sload_path[4] = DFFE(R54_sload_path[4]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L11 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

R54L11 = CARRY(R54_sload_path[4] & !R54L9);


--R54_sload_path[3] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R54_sload_path[3]_lut_out = R54_sload_path[3] $ (N1L081 & R54L7);
R54_sload_path[3]_reg_input = !N1L53 & R54_sload_path[3]_lut_out;
R54_sload_path[3] = DFFE(R54_sload_path[3]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L9 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R54L9 = CARRY(!R54L7 # !R54_sload_path[3]);


--R54_sload_path[2] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R54_sload_path[2]_lut_out = R54_sload_path[2] $ (N1L081 & !R54L5);
R54_sload_path[2]_reg_input = !N1L53 & R54_sload_path[2]_lut_out;
R54_sload_path[2] = DFFE(R54_sload_path[2]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L7 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R54L7 = CARRY(R54_sload_path[2] & !R54L5);


--R54_sload_path[1] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R54_sload_path[1]_lut_out = R54_sload_path[1] $ (N1L081 & R54L3);
R54_sload_path[1]_reg_input = !N1L53 & R54_sload_path[1]_lut_out;
R54_sload_path[1] = DFFE(R54_sload_path[1]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L5 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R54L5 = CARRY(!R54L3 # !R54_sload_path[1]);


--R54_sload_path[0] is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R54_sload_path[0]_lut_out = N1L081 $ R54_sload_path[0];
R54_sload_path[0]_reg_input = !N1L53 & R54_sload_path[0]_lut_out;
R54_sload_path[0] = DFFE(R54_sload_path[0]_reg_input, GLOBAL(UE1_outclock0), !K1L4Q, , );

--R54L3 is xfer_time:Inst_xfer_time|lpm_counter:eng_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R54L3 = CARRY(R54_sload_path[0]);


--R34_sload_path[47] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[47]
--operation mode is normal

R34_sload_path[47]_lut_out = R34_sload_path[47] $ R34L59;
R34_sload_path[47] = DFFE(R34_sload_path[47]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--R34_sload_path[46] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[46]
--operation mode is arithmetic

R34_sload_path[46]_lut_out = R34_sload_path[46] $ !R34L39;
R34_sload_path[46] = DFFE(R34_sload_path[46]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L59 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[46]~COUT
--operation mode is arithmetic

R34L59 = CARRY(R34_sload_path[46] & !R34L39);


--R34_sload_path[45] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[45]
--operation mode is arithmetic

R34_sload_path[45]_lut_out = R34_sload_path[45] $ R34L19;
R34_sload_path[45] = DFFE(R34_sload_path[45]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L39 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[45]~COUT
--operation mode is arithmetic

R34L39 = CARRY(!R34L19 # !R34_sload_path[45]);


--R34_sload_path[44] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[44]
--operation mode is arithmetic

R34_sload_path[44]_lut_out = R34_sload_path[44] $ !R34L98;
R34_sload_path[44] = DFFE(R34_sload_path[44]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L19 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[44]~COUT
--operation mode is arithmetic

R34L19 = CARRY(R34_sload_path[44] & !R34L98);


--R34_sload_path[43] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[43]
--operation mode is arithmetic

R34_sload_path[43]_lut_out = R34_sload_path[43] $ R34L78;
R34_sload_path[43] = DFFE(R34_sload_path[43]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L98 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[43]~COUT
--operation mode is arithmetic

R34L98 = CARRY(!R34L78 # !R34_sload_path[43]);


--R34_sload_path[42] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[42]
--operation mode is arithmetic

R34_sload_path[42]_lut_out = R34_sload_path[42] $ !R34L58;
R34_sload_path[42] = DFFE(R34_sload_path[42]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L78 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[42]~COUT
--operation mode is arithmetic

R34L78 = CARRY(R34_sload_path[42] & !R34L58);


--R34_sload_path[41] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[41]
--operation mode is arithmetic

R34_sload_path[41]_lut_out = R34_sload_path[41] $ R34L38;
R34_sload_path[41] = DFFE(R34_sload_path[41]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L58 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[41]~COUT
--operation mode is arithmetic

R34L58 = CARRY(!R34L38 # !R34_sload_path[41]);


--R34_sload_path[40] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[40]
--operation mode is arithmetic

R34_sload_path[40]_lut_out = R34_sload_path[40] $ !R34L18;
R34_sload_path[40] = DFFE(R34_sload_path[40]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L38 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[40]~COUT
--operation mode is arithmetic

R34L38 = CARRY(R34_sload_path[40] & !R34L18);


--R34_sload_path[39] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[39]
--operation mode is arithmetic

R34_sload_path[39]_lut_out = R34_sload_path[39] $ R34L97;
R34_sload_path[39] = DFFE(R34_sload_path[39]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L18 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[39]~COUT
--operation mode is arithmetic

R34L18 = CARRY(!R34L97 # !R34_sload_path[39]);


--R34_sload_path[38] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[38]
--operation mode is arithmetic

R34_sload_path[38]_lut_out = R34_sload_path[38] $ !R34L77;
R34_sload_path[38] = DFFE(R34_sload_path[38]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L97 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[38]~COUT
--operation mode is arithmetic

R34L97 = CARRY(R34_sload_path[38] & !R34L77);


--R34_sload_path[37] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[37]
--operation mode is arithmetic

R34_sload_path[37]_lut_out = R34_sload_path[37] $ R34L57;
R34_sload_path[37] = DFFE(R34_sload_path[37]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L77 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[37]~COUT
--operation mode is arithmetic

R34L77 = CARRY(!R34L57 # !R34_sload_path[37]);


--R34_sload_path[36] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[36]
--operation mode is arithmetic

R34_sload_path[36]_lut_out = R34_sload_path[36] $ !R34L37;
R34_sload_path[36] = DFFE(R34_sload_path[36]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L57 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[36]~COUT
--operation mode is arithmetic

R34L57 = CARRY(R34_sload_path[36] & !R34L37);


--R34_sload_path[35] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[35]
--operation mode is arithmetic

R34_sload_path[35]_lut_out = R34_sload_path[35] $ R34L17;
R34_sload_path[35] = DFFE(R34_sload_path[35]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L37 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[35]~COUT
--operation mode is arithmetic

R34L37 = CARRY(!R34L17 # !R34_sload_path[35]);


--R34_sload_path[34] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[34]
--operation mode is arithmetic

R34_sload_path[34]_lut_out = R34_sload_path[34] $ !R34L96;
R34_sload_path[34] = DFFE(R34_sload_path[34]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L17 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[34]~COUT
--operation mode is arithmetic

R34L17 = CARRY(R34_sload_path[34] & !R34L96);


--R34_sload_path[33] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[33]
--operation mode is arithmetic

R34_sload_path[33]_lut_out = R34_sload_path[33] $ R34L76;
R34_sload_path[33] = DFFE(R34_sload_path[33]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L96 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[33]~COUT
--operation mode is arithmetic

R34L96 = CARRY(!R34L76 # !R34_sload_path[33]);


--R34_sload_path[32] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[32]
--operation mode is arithmetic

R34_sload_path[32]_lut_out = R34_sload_path[32] $ !R34L56;
R34_sload_path[32] = DFFE(R34_sload_path[32]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L76 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[32]~COUT
--operation mode is arithmetic

R34L76 = CARRY(R34_sload_path[32] & !R34L56);


--R34_sload_path[31] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[31]
--operation mode is arithmetic

R34_sload_path[31]_lut_out = R34_sload_path[31] $ R34L36;
R34_sload_path[31] = DFFE(R34_sload_path[31]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L56 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[31]~COUT
--operation mode is arithmetic

R34L56 = CARRY(!R34L36 # !R34_sload_path[31]);


--R34_sload_path[30] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[30]
--operation mode is arithmetic

R34_sload_path[30]_lut_out = R34_sload_path[30] $ !R34L16;
R34_sload_path[30] = DFFE(R34_sload_path[30]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L36 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[30]~COUT
--operation mode is arithmetic

R34L36 = CARRY(R34_sload_path[30] & !R34L16);


--R34_sload_path[29] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[29]
--operation mode is arithmetic

R34_sload_path[29]_lut_out = R34_sload_path[29] $ R34L95;
R34_sload_path[29] = DFFE(R34_sload_path[29]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L16 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[29]~COUT
--operation mode is arithmetic

R34L16 = CARRY(!R34L95 # !R34_sload_path[29]);


--R34_sload_path[28] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[28]
--operation mode is arithmetic

R34_sload_path[28]_lut_out = R34_sload_path[28] $ !R34L75;
R34_sload_path[28] = DFFE(R34_sload_path[28]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L95 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[28]~COUT
--operation mode is arithmetic

R34L95 = CARRY(R34_sload_path[28] & !R34L75);


--R34_sload_path[27] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[27]
--operation mode is arithmetic

R34_sload_path[27]_lut_out = R34_sload_path[27] $ R34L55;
R34_sload_path[27] = DFFE(R34_sload_path[27]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L75 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[27]~COUT
--operation mode is arithmetic

R34L75 = CARRY(!R34L55 # !R34_sload_path[27]);


--R34_sload_path[26] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[26]
--operation mode is arithmetic

R34_sload_path[26]_lut_out = R34_sload_path[26] $ !R34L35;
R34_sload_path[26] = DFFE(R34_sload_path[26]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L55 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[26]~COUT
--operation mode is arithmetic

R34L55 = CARRY(R34_sload_path[26] & !R34L35);


--R34_sload_path[25] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[25]
--operation mode is arithmetic

R34_sload_path[25]_lut_out = R34_sload_path[25] $ R34L15;
R34_sload_path[25] = DFFE(R34_sload_path[25]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L35 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[25]~COUT
--operation mode is arithmetic

R34L35 = CARRY(!R34L15 # !R34_sload_path[25]);


--R34_sload_path[24] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[24]
--operation mode is arithmetic

R34_sload_path[24]_lut_out = R34_sload_path[24] $ !R34L94;
R34_sload_path[24] = DFFE(R34_sload_path[24]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L15 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[24]~COUT
--operation mode is arithmetic

R34L15 = CARRY(R34_sload_path[24] & !R34L94);


--R34_sload_path[23] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[23]
--operation mode is arithmetic

R34_sload_path[23]_lut_out = R34_sload_path[23] $ R34L74;
R34_sload_path[23] = DFFE(R34_sload_path[23]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L94 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[23]~COUT
--operation mode is arithmetic

R34L94 = CARRY(!R34L74 # !R34_sload_path[23]);


--R34_sload_path[22] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[22]
--operation mode is arithmetic

R34_sload_path[22]_lut_out = R34_sload_path[22] $ !R34L54;
R34_sload_path[22] = DFFE(R34_sload_path[22]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L74 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[22]~COUT
--operation mode is arithmetic

R34L74 = CARRY(R34_sload_path[22] & !R34L54);


--R34_sload_path[21] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[21]
--operation mode is arithmetic

R34_sload_path[21]_lut_out = R34_sload_path[21] $ R34L34;
R34_sload_path[21] = DFFE(R34_sload_path[21]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L54 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[21]~COUT
--operation mode is arithmetic

R34L54 = CARRY(!R34L34 # !R34_sload_path[21]);


--R34_sload_path[20] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[20]
--operation mode is arithmetic

R34_sload_path[20]_lut_out = R34_sload_path[20] $ !R34L14;
R34_sload_path[20] = DFFE(R34_sload_path[20]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L34 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[20]~COUT
--operation mode is arithmetic

R34L34 = CARRY(R34_sload_path[20] & !R34L14);


--R34_sload_path[19] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[19]
--operation mode is arithmetic

R34_sload_path[19]_lut_out = R34_sload_path[19] $ R34L93;
R34_sload_path[19] = DFFE(R34_sload_path[19]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L14 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[19]~COUT
--operation mode is arithmetic

R34L14 = CARRY(!R34L93 # !R34_sload_path[19]);


--R34_sload_path[18] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[18]
--operation mode is arithmetic

R34_sload_path[18]_lut_out = R34_sload_path[18] $ !R34L73;
R34_sload_path[18] = DFFE(R34_sload_path[18]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L93 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[18]~COUT
--operation mode is arithmetic

R34L93 = CARRY(R34_sload_path[18] & !R34L73);


--R34_sload_path[17] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[17]
--operation mode is arithmetic

R34_sload_path[17]_lut_out = R34_sload_path[17] $ R34L53;
R34_sload_path[17] = DFFE(R34_sload_path[17]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L73 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[17]~COUT
--operation mode is arithmetic

R34L73 = CARRY(!R34L53 # !R34_sload_path[17]);


--R34_sload_path[16] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[16]
--operation mode is arithmetic

R34_sload_path[16]_lut_out = R34_sload_path[16] $ !R34L33;
R34_sload_path[16] = DFFE(R34_sload_path[16]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L53 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[16]~COUT
--operation mode is arithmetic

R34L53 = CARRY(R34_sload_path[16] & !R34L33);


--R34_sload_path[15] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[15]
--operation mode is arithmetic

R34_sload_path[15]_lut_out = R34_sload_path[15] $ R34L13;
R34_sload_path[15] = DFFE(R34_sload_path[15]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L33 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[15]~COUT
--operation mode is arithmetic

R34L33 = CARRY(!R34L13 # !R34_sload_path[15]);


--R34_sload_path[14] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[14]
--operation mode is arithmetic

R34_sload_path[14]_lut_out = R34_sload_path[14] $ !R34L92;
R34_sload_path[14] = DFFE(R34_sload_path[14]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L13 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[14]~COUT
--operation mode is arithmetic

R34L13 = CARRY(R34_sload_path[14] & !R34L92);


--R34_sload_path[13] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[13]
--operation mode is arithmetic

R34_sload_path[13]_lut_out = R34_sload_path[13] $ R34L72;
R34_sload_path[13] = DFFE(R34_sload_path[13]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L92 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[13]~COUT
--operation mode is arithmetic

R34L92 = CARRY(!R34L72 # !R34_sload_path[13]);


--R34_sload_path[12] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[12]
--operation mode is arithmetic

R34_sload_path[12]_lut_out = R34_sload_path[12] $ !R34L52;
R34_sload_path[12] = DFFE(R34_sload_path[12]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L72 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[12]~COUT
--operation mode is arithmetic

R34L72 = CARRY(R34_sload_path[12] & !R34L52);


--R34_sload_path[11] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[11]
--operation mode is arithmetic

R34_sload_path[11]_lut_out = R34_sload_path[11] $ R34L32;
R34_sload_path[11] = DFFE(R34_sload_path[11]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L52 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[11]~COUT
--operation mode is arithmetic

R34L52 = CARRY(!R34L32 # !R34_sload_path[11]);


--R34_sload_path[10] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[10]
--operation mode is arithmetic

R34_sload_path[10]_lut_out = R34_sload_path[10] $ !R34L12;
R34_sload_path[10] = DFFE(R34_sload_path[10]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L32 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[10]~COUT
--operation mode is arithmetic

R34L32 = CARRY(R34_sload_path[10] & !R34L12);


--R34_sload_path[9] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is arithmetic

R34_sload_path[9]_lut_out = R34_sload_path[9] $ R34L91;
R34_sload_path[9] = DFFE(R34_sload_path[9]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L12 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is arithmetic

R34L12 = CARRY(!R34L91 # !R34_sload_path[9]);


--R34_sload_path[8] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is arithmetic

R34_sload_path[8]_lut_out = R34_sload_path[8] $ !R34L71;
R34_sload_path[8] = DFFE(R34_sload_path[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L91 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is arithmetic

R34L91 = CARRY(R34_sload_path[8] & !R34L71);


--R34_sload_path[7] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is arithmetic

R34_sload_path[7]_lut_out = R34_sload_path[7] $ R34L51;
R34_sload_path[7] = DFFE(R34_sload_path[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L71 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is arithmetic

R34L71 = CARRY(!R34L51 # !R34_sload_path[7]);


--R34_sload_path[6] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is arithmetic

R34_sload_path[6]_lut_out = R34_sload_path[6] $ !R34L31;
R34_sload_path[6] = DFFE(R34_sload_path[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L51 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is arithmetic

R34L51 = CARRY(R34_sload_path[6] & !R34L31);


--R34_sload_path[5] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

R34_sload_path[5]_lut_out = R34_sload_path[5] $ R34L11;
R34_sload_path[5] = DFFE(R34_sload_path[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L31 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is arithmetic

R34L31 = CARRY(!R34L11 # !R34_sload_path[5]);


--R34_sload_path[4] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

R34_sload_path[4]_lut_out = R34_sload_path[4] $ !R34L9;
R34_sload_path[4] = DFFE(R34_sload_path[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L11 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

R34L11 = CARRY(R34_sload_path[4] & !R34L9);


--R34_sload_path[3] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

R34_sload_path[3]_lut_out = R34_sload_path[3] $ R34L7;
R34_sload_path[3] = DFFE(R34_sload_path[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L9 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

R34L9 = CARRY(!R34L7 # !R34_sload_path[3]);


--R34_sload_path[2] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

R34_sload_path[2]_lut_out = R34_sload_path[2] $ !R34L5;
R34_sload_path[2] = DFFE(R34_sload_path[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L7 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

R34L7 = CARRY(R34_sload_path[2] & !R34L5);


--R34_sload_path[1] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

R34_sload_path[1]_lut_out = R34_sload_path[1] $ R34L3;
R34_sload_path[1] = DFFE(R34_sload_path[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L5 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

R34L5 = CARRY(!R34L3 # !R34_sload_path[1]);


--R34_sload_path[0] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R34_sload_path[0]_lut_out = !R34_sload_path[0];
R34_sload_path[0] = DFFE(R34_sload_path[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R34L3 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R34L3 = CARRY(R34_sload_path[0]);


--R2_sload_path[4] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is normal

R2_sload_path[4]_lut_out = R2_sload_path[4] $ !R2L9;
R2_sload_path[4]_reg_input = !B1L79 & R2_sload_path[4]_lut_out;
R2_sload_path[4] = DFFE(R2_sload_path[4]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );


--R2_sload_path[3] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

R2_sload_path[3]_lut_out = R2_sload_path[3] $ R2L7;
R2_sload_path[3]_reg_input = !B1L79 & R2_sload_path[3]_lut_out;
R2_sload_path[3] = DFFE(R2_sload_path[3]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R2L9 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

R2L9 = CARRY(!R2L7 # !R2_sload_path[3]);


--R2_sload_path[2] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

R2_sload_path[2]_lut_out = R2_sload_path[2] $ !R2L5;
R2_sload_path[2]_reg_input = !B1L79 & R2_sload_path[2]_lut_out;
R2_sload_path[2] = DFFE(R2_sload_path[2]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R2L7 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

R2L7 = CARRY(R2_sload_path[2] & !R2L5);


--R2_sload_path[1] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

R2_sload_path[1]_lut_out = R2_sload_path[1] $ R2L3;
R2_sload_path[1]_reg_input = !B1L79 & R2_sload_path[1]_lut_out;
R2_sload_path[1] = DFFE(R2_sload_path[1]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R2L5 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

R2L5 = CARRY(!R2L3 # !R2_sload_path[1]);


--R2_sload_path[0] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

R2_sload_path[0]_lut_out = !R2_sload_path[0];
R2_sload_path[0]_reg_input = !B1L79 & R2_sload_path[0]_lut_out;
R2_sload_path[0] = DFFE(R2_sload_path[0]_reg_input, GLOBAL(UE1_outclock1), !K1L4Q, , );

--R2L3 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

R2L3 = CARRY(R2_sload_path[0]);


--YB2L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134
--operation mode is arithmetic

YB2L61 = R22_pre_out[13] # R22_pre_out[12] # !YB2_or_node[0][5];

--YB2_or_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]
--operation mode is arithmetic

YB2_or_node[0][6] = CARRY(R22_pre_out[13] # R22_pre_out[12] # !YB2_or_node[0][5]);


--YB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134
--operation mode is arithmetic

YB1L61 = R7_pre_out[13] # R7_pre_out[12] # !YB1_or_node[0][5];

--YB1_or_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]
--operation mode is arithmetic

YB1_or_node[0][6] = CARRY(R7_pre_out[13] # R7_pre_out[12] # !YB1_or_node[0][5]);


--BC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138
--operation mode is arithmetic

BC1L51 = R7_pre_out[13] & R7_pre_out[12] & !BC1_and_node[0][5];

--BC1_and_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]
--operation mode is arithmetic

BC1_and_node[0][6] = CARRY(R7_pre_out[13] & R7_pre_out[12] & !BC1_and_node[0][5]);


--YB2L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135
--operation mode is arithmetic

YB2L41 = R22_pre_out[11] # R22_pre_out[10] # YB2_or_node[0][4];

--YB2_or_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]
--operation mode is arithmetic

YB2_or_node[0][5] = CARRY(!R22_pre_out[11] & !R22_pre_out[10] & !YB2_or_node[0][4]);


--YB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135
--operation mode is arithmetic

YB1L41 = R7_pre_out[11] # R7_pre_out[10] # YB1_or_node[0][4];

--YB1_or_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]
--operation mode is arithmetic

YB1_or_node[0][5] = CARRY(!R7_pre_out[11] & !R7_pre_out[10] & !YB1_or_node[0][4]);


--BC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139
--operation mode is arithmetic

BC1L31 = R7_pre_out[11] & R7_pre_out[10] & BC1_and_node[0][4];

--BC1_and_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]
--operation mode is arithmetic

BC1_and_node[0][5] = CARRY(!BC1_and_node[0][4] # !R7_pre_out[10] # !R7_pre_out[11]);


--YB2L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136
--operation mode is arithmetic

YB2L21 = R22_pre_out[9] # R22_pre_out[8] # !YB2_or_node[0][3];

--YB2_or_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]
--operation mode is arithmetic

YB2_or_node[0][4] = CARRY(R22_pre_out[9] # R22_pre_out[8] # !YB2_or_node[0][3]);


--YB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136
--operation mode is arithmetic

YB1L21 = R7_pre_out[9] # R7_pre_out[8] # !YB1_or_node[0][3];

--YB1_or_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]
--operation mode is arithmetic

YB1_or_node[0][4] = CARRY(R7_pre_out[9] # R7_pre_out[8] # !YB1_or_node[0][3]);


--XB6L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400
--operation mode is arithmetic

XB6L12 = LB1_inst10[8] & (!XB6_lcarry[7] # !COM_AD_D[10]) # !LB1_inst10[8] & !COM_AD_D[10] & !XB6_lcarry[7];

--XB6_lcarry[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]
--operation mode is arithmetic

XB6_lcarry[8] = CARRY(LB1_inst10[8] & (!XB6_lcarry[7] # !COM_AD_D[10]) # !LB1_inst10[8] & !COM_AD_D[10] & !XB6_lcarry[7]);


--BC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140
--operation mode is arithmetic

BC1L11 = R7_pre_out[9] & R7_pre_out[8] & !BC1_and_node[0][3];

--BC1_and_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]
--operation mode is arithmetic

BC1_and_node[0][4] = CARRY(R7_pre_out[9] & R7_pre_out[8] & !BC1_and_node[0][3]);


--YB2L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137
--operation mode is arithmetic

YB2L01 = R22_pre_out[7] # R22_pre_out[6] # YB2_or_node[0][2];

--YB2_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

YB2_or_node[0][3] = CARRY(!R22_pre_out[7] & !R22_pre_out[6] & !YB2_or_node[0][2]);


--YB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137
--operation mode is arithmetic

YB1L01 = R7_pre_out[7] # R7_pre_out[6] # YB1_or_node[0][2];

--YB1_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]
--operation mode is arithmetic

YB1_or_node[0][3] = CARRY(!R7_pre_out[7] & !R7_pre_out[6] & !YB1_or_node[0][2]);


--XB6L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401
--operation mode is arithmetic

XB6L91 = LB1_inst10[7] & (XB6_lcarry[6] # !COM_AD_D[9]) # !LB1_inst10[7] & !COM_AD_D[9] & XB6_lcarry[6];

--XB6_lcarry[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]
--operation mode is arithmetic

XB6_lcarry[7] = CARRY(LB1_inst10[7] & COM_AD_D[9] & !XB6_lcarry[6] # !LB1_inst10[7] & (COM_AD_D[9] # !XB6_lcarry[6]));


--BC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141
--operation mode is arithmetic

BC1L9 = R7_pre_out[7] & R7_pre_out[6] & BC1_and_node[0][2];

--BC1_and_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]
--operation mode is arithmetic

BC1_and_node[0][3] = CARRY(!BC1_and_node[0][2] # !R7_pre_out[6] # !R7_pre_out[7]);


--YB2L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138
--operation mode is arithmetic

YB2L8 = R22_pre_out[5] # R22_pre_out[4] # !YB2_or_node[0][1];

--YB2_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

YB2_or_node[0][2] = CARRY(R22_pre_out[5] # R22_pre_out[4] # !YB2_or_node[0][1]);


--YB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138
--operation mode is arithmetic

YB1L8 = R7_pre_out[5] # R7_pre_out[4] # !YB1_or_node[0][1];

--YB1_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]
--operation mode is arithmetic

YB1_or_node[0][2] = CARRY(R7_pre_out[5] # R7_pre_out[4] # !YB1_or_node[0][1]);


--XB6L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402
--operation mode is arithmetic

XB6L71 = LB1_inst10[6] & (!XB6_lcarry[5] # !COM_AD_D[8]) # !LB1_inst10[6] & !COM_AD_D[8] & !XB6_lcarry[5];

--XB6_lcarry[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]
--operation mode is arithmetic

XB6_lcarry[6] = CARRY(LB1_inst10[6] & (!XB6_lcarry[5] # !COM_AD_D[8]) # !LB1_inst10[6] & !COM_AD_D[8] & !XB6_lcarry[5]);


--BC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142
--operation mode is arithmetic

BC1L7 = R7_pre_out[5] & R7_pre_out[4] & !BC1_and_node[0][1];

--BC1_and_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]
--operation mode is arithmetic

BC1_and_node[0][2] = CARRY(R7_pre_out[5] & R7_pre_out[4] & !BC1_and_node[0][1]);


--YB2L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139
--operation mode is arithmetic

YB2L6 = R22_pre_out[3] # R22_pre_out[2] # YB2_or_node[0][0];

--YB2_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

YB2_or_node[0][1] = CARRY(!R22_pre_out[3] & !R22_pre_out[2] & !YB2_or_node[0][0]);


--YB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139
--operation mode is arithmetic

YB1L6 = R7_pre_out[3] # R7_pre_out[2] # YB1_or_node[0][0];

--YB1_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]
--operation mode is arithmetic

YB1_or_node[0][1] = CARRY(!R7_pre_out[3] & !R7_pre_out[2] & !YB1_or_node[0][0]);


--XB6L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403
--operation mode is arithmetic

XB6L51 = LB1_inst10[5] & (XB6_lcarry[4] # !COM_AD_D[7]) # !LB1_inst10[5] & !COM_AD_D[7] & XB6_lcarry[4];

--XB6_lcarry[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]
--operation mode is arithmetic

XB6_lcarry[5] = CARRY(LB1_inst10[5] & COM_AD_D[7] & !XB6_lcarry[4] # !LB1_inst10[5] & (COM_AD_D[7] # !XB6_lcarry[4]));


--BC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143
--operation mode is arithmetic

BC1L5 = R7_pre_out[3] & R7_pre_out[2] & BC1_and_node[0][0];

--BC1_and_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]
--operation mode is arithmetic

BC1_and_node[0][1] = CARRY(!BC1_and_node[0][0] # !R7_pre_out[2] # !R7_pre_out[3]);


--YB2L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140
--operation mode is arithmetic

YB2L4 = R22_pre_out[1] # R22_sload_path[0];

--YB2_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

YB2_or_node[0][0] = CARRY(R22_pre_out[1] # R22_sload_path[0]);


--YB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140
--operation mode is arithmetic

YB1L4 = R7_pre_out[1] # R7_sload_path[0];

--YB1_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]
--operation mode is arithmetic

YB1_or_node[0][0] = CARRY(R7_pre_out[1] # R7_sload_path[0]);


--XB6L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404
--operation mode is arithmetic

XB6L31 = LB1_inst10[4] & (!XB6_lcarry[3] # !COM_AD_D[6]) # !LB1_inst10[4] & !COM_AD_D[6] & !XB6_lcarry[3];

--XB6_lcarry[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]
--operation mode is arithmetic

XB6_lcarry[4] = CARRY(LB1_inst10[4] & (!XB6_lcarry[3] # !COM_AD_D[6]) # !LB1_inst10[4] & !COM_AD_D[6] & !XB6_lcarry[3]);


--BC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144
--operation mode is arithmetic

BC1L3 = R7_pre_out[1] & R7_sload_path[0];

--BC1_and_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]
--operation mode is arithmetic

BC1_and_node[0][0] = CARRY(R7_pre_out[1] & R7_sload_path[0]);


--XB6L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405
--operation mode is arithmetic

XB6L11 = LB1_inst10[3] & (XB6_lcarry[2] # !COM_AD_D[5]) # !LB1_inst10[3] & !COM_AD_D[5] & XB6_lcarry[2];

--XB6_lcarry[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]
--operation mode is arithmetic

XB6_lcarry[3] = CARRY(LB1_inst10[3] & COM_AD_D[5] & !XB6_lcarry[2] # !LB1_inst10[3] & (COM_AD_D[5] # !XB6_lcarry[2]));


--XB6L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406
--operation mode is arithmetic

XB6L9 = LB1_inst10[2] & (!XB6_lcarry[1] # !COM_AD_D[4]) # !LB1_inst10[2] & !COM_AD_D[4] & !XB6_lcarry[1];

--XB6_lcarry[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]
--operation mode is arithmetic

XB6_lcarry[2] = CARRY(LB1_inst10[2] & (!XB6_lcarry[1] # !COM_AD_D[4]) # !LB1_inst10[2] & !COM_AD_D[4] & !XB6_lcarry[1]);


--XB6L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407
--operation mode is arithmetic

XB6L7 = LB1_inst10[1] & (XB6_lcarry[0] # !COM_AD_D[3]) # !LB1_inst10[1] & !COM_AD_D[3] & XB6_lcarry[0];

--XB6_lcarry[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]
--operation mode is arithmetic

XB6_lcarry[1] = CARRY(LB1_inst10[1] & COM_AD_D[3] & !XB6_lcarry[0] # !LB1_inst10[1] & (COM_AD_D[3] # !XB6_lcarry[0]));


--XB6L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408
--operation mode is arithmetic

XB6L5 = LB1_inst10[0] & !COM_AD_D[2];

--XB6_lcarry[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]
--operation mode is arithmetic

XB6_lcarry[0] = CARRY(LB1_inst10[0] & !COM_AD_D[2]);


--EF2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0]
EF2_portadataout[0] = INPUT();


--EF1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0]
EF1_portadataout[0] = INPUT();

--EF1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1]
EF1_portadataout[1] = INPUT();

--EF1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2]
EF1_portadataout[2] = INPUT();

--EF1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3]
EF1_portadataout[3] = INPUT();

--EF1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4]
EF1_portadataout[4] = INPUT();

--EF1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5]
EF1_portadataout[5] = INPUT();

--EF1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6]
EF1_portadataout[6] = INPUT();

--EF1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7]
EF1_portadataout[7] = INPUT();

--EF1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8]
EF1_portadataout[8] = INPUT();

--EF1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9]
EF1_portadataout[9] = INPUT();

--EF1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10]
EF1_portadataout[10] = INPUT();

--EF1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11]
EF1_portadataout[11] = INPUT();

--EF1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12]
EF1_portadataout[12] = INPUT();

--EF1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13]
EF1_portadataout[13] = INPUT();

--EF1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14]
EF1_portadataout[14] = INPUT();

--EF1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15]
EF1_portadataout[15] = INPUT();

--EF1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16]
EF1_portadataout[16] = INPUT();

--EF1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17]
EF1_portadataout[17] = INPUT();

--EF1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18]
EF1_portadataout[18] = INPUT();

--EF1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19]
EF1_portadataout[19] = INPUT();

--EF1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20]
EF1_portadataout[20] = INPUT();

--EF1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21]
EF1_portadataout[21] = INPUT();

--EF1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22]
EF1_portadataout[22] = INPUT();

--EF1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23]
EF1_portadataout[23] = INPUT();

--EF1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24]
EF1_portadataout[24] = INPUT();

--EF1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25]
EF1_portadataout[25] = INPUT();

--EF1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26]
EF1_portadataout[26] = INPUT();

--EF1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27]
EF1_portadataout[27] = INPUT();

--EF1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28]
EF1_portadataout[28] = INPUT();

--EF1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29]
EF1_portadataout[29] = INPUT();

--EF1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30]
EF1_portadataout[30] = INPUT();

--EF1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31]
EF1_portadataout[31] = INPUT();


--DF1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core
DF1_core = INPUT();

--DF1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE
DF1_MASTERHWRITE = INPUT();

--DF1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO
DF1_SLAVEHREADYO = INPUT();

--DF1_SLAVEBUSERRINT is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEBUSERRINT
DF1_SLAVEBUSERRINT = INPUT();

--DF1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK
DF1L37 = INPUT();

--DF1L57 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN
DF1L57 = INPUT();

--DF1L47 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE
DF1L47 = INPUT();

--DF1L421 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN
DF1L421 = INPUT();

--DF1L27 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN
DF1L27 = INPUT();

--DF1L321 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN
DF1L321 = INPUT();

--DF1L811 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE
DF1L811 = INPUT();

--DF1L25 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN
DF1L25 = INPUT();

--DF1L15 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN
DF1L15 = INPUT();

--DF1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK
DF1L92 = INPUT();

--DF1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE
DF1L43 = INPUT();

--DF1L941 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION
DF1L941 = INPUT();

--DF1L641 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON
DF1L641 = INPUT();

--DF1L741 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE
DF1L741 = INPUT();

--DF1L151 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD
DF1L151 = INPUT();

--DF1L051 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN
DF1L051 = INPUT();

--DF1L841 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN
DF1L841 = INPUT();

--DF1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2]
DF1_MASTERHADDR[2] = INPUT();

--DF1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3]
DF1_MASTERHADDR[3] = INPUT();

--DF1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4]
DF1_MASTERHADDR[4] = INPUT();

--DF1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5]
DF1_MASTERHADDR[5] = INPUT();

--DF1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6]
DF1_MASTERHADDR[6] = INPUT();

--DF1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7]
DF1_MASTERHADDR[7] = INPUT();

--DF1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8]
DF1_MASTERHADDR[8] = INPUT();

--DF1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9]
DF1_MASTERHADDR[9] = INPUT();

--DF1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10]
DF1_MASTERHADDR[10] = INPUT();

--DF1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11]
DF1_MASTERHADDR[11] = INPUT();

--DF1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12]
DF1_MASTERHADDR[12] = INPUT();

--DF1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13]
DF1_MASTERHADDR[13] = INPUT();

--DF1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0]
DF1_MASTERHTRANS[0] = INPUT();

--DF1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1]
DF1_MASTERHTRANS[1] = INPUT();

--DF1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0]
DF1_MASTERHSIZE[0] = INPUT();

--DF1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1]
DF1_MASTERHSIZE[1] = INPUT();

--DF1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0]
DF1_MASTERHBURST[0] = INPUT();

--DF1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1]
DF1_MASTERHBURST[1] = INPUT();

--DF1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2]
DF1_MASTERHBURST[2] = INPUT();

--DF1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0]
DF1_MASTERHWDATA[0] = INPUT();

--DF1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1]
DF1_MASTERHWDATA[1] = INPUT();

--DF1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2]
DF1_MASTERHWDATA[2] = INPUT();

--DF1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3]
DF1_MASTERHWDATA[3] = INPUT();

--DF1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4]
DF1_MASTERHWDATA[4] = INPUT();

--DF1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5]
DF1_MASTERHWDATA[5] = INPUT();

--DF1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6]
DF1_MASTERHWDATA[6] = INPUT();

--DF1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7]
DF1_MASTERHWDATA[7] = INPUT();

--DF1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8]
DF1_MASTERHWDATA[8] = INPUT();

--DF1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9]
DF1_MASTERHWDATA[9] = INPUT();

--DF1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10]
DF1_MASTERHWDATA[10] = INPUT();

--DF1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11]
DF1_MASTERHWDATA[11] = INPUT();

--DF1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12]
DF1_MASTERHWDATA[12] = INPUT();

--DF1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13]
DF1_MASTERHWDATA[13] = INPUT();

--DF1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14]
DF1_MASTERHWDATA[14] = INPUT();

--DF1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15]
DF1_MASTERHWDATA[15] = INPUT();

--DF1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16]
DF1_MASTERHWDATA[16] = INPUT();

--DF1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17]
DF1_MASTERHWDATA[17] = INPUT();

--DF1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18]
DF1_MASTERHWDATA[18] = INPUT();

--DF1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19]
DF1_MASTERHWDATA[19] = INPUT();

--DF1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20]
DF1_MASTERHWDATA[20] = INPUT();

--DF1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21]
DF1_MASTERHWDATA[21] = INPUT();

--DF1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22]
DF1_MASTERHWDATA[22] = INPUT();

--DF1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23]
DF1_MASTERHWDATA[23] = INPUT();

--DF1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24]
DF1_MASTERHWDATA[24] = INPUT();

--DF1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25]
DF1_MASTERHWDATA[25] = INPUT();

--DF1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26]
DF1_MASTERHWDATA[26] = INPUT();

--DF1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27]
DF1_MASTERHWDATA[27] = INPUT();

--DF1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28]
DF1_MASTERHWDATA[28] = INPUT();

--DF1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29]
DF1_MASTERHWDATA[29] = INPUT();

--DF1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30]
DF1_MASTERHWDATA[30] = INPUT();

--DF1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31]
DF1_MASTERHWDATA[31] = INPUT();

--DF1_SLAVEHRESP[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHRESP[0]
DF1_SLAVEHRESP[0] = INPUT();

--DF1_SLAVEHRESP[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHRESP[1]
DF1_SLAVEHRESP[1] = INPUT();

--DF1L87 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0
DF1L87 = INPUT();

--DF1L97 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1
DF1L97 = INPUT();

--DF1L08 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2
DF1L08 = INPUT();

--DF1L18 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3
DF1L18 = INPUT();

--DF1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0
DF1L75 = INPUT();

--DF1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1
DF1L85 = INPUT();

--DF1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2
DF1L95 = INPUT();

--DF1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3
DF1L06 = INPUT();

--DF1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4
DF1L16 = INPUT();

--DF1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5
DF1L26 = INPUT();

--DF1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6
DF1L36 = INPUT();

--DF1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7
DF1L46 = INPUT();

--DF1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8
DF1L56 = INPUT();

--DF1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9
DF1L66 = INPUT();

--DF1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10
DF1L76 = INPUT();

--DF1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11
DF1L86 = INPUT();

--DF1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12
DF1L96 = INPUT();

--DF1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13
DF1L07 = INPUT();

--DF1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14
DF1L17 = INPUT();

--DF1L67 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0
DF1L67 = INPUT();

--DF1L77 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1
DF1L77 = INPUT();

--DF1L68 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0
DF1L68 = INPUT();

--DF1L78 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1
DF1L78 = INPUT();

--DF1L88 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2
DF1L88 = INPUT();

--DF1L98 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3
DF1L98 = INPUT();

--DF1L09 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4
DF1L09 = INPUT();

--DF1L19 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5
DF1L19 = INPUT();

--DF1L29 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6
DF1L29 = INPUT();

--DF1L39 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7
DF1L39 = INPUT();

--DF1L49 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8
DF1L49 = INPUT();

--DF1L59 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9
DF1L59 = INPUT();

--DF1L69 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10
DF1L69 = INPUT();

--DF1L79 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11
DF1L79 = INPUT();

--DF1L89 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12
DF1L89 = INPUT();

--DF1L99 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13
DF1L99 = INPUT();

--DF1L001 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14
DF1L001 = INPUT();

--DF1L101 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15
DF1L101 = INPUT();

--DF1L201 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16
DF1L201 = INPUT();

--DF1L301 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17
DF1L301 = INPUT();

--DF1L401 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18
DF1L401 = INPUT();

--DF1L501 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19
DF1L501 = INPUT();

--DF1L601 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20
DF1L601 = INPUT();

--DF1L701 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21
DF1L701 = INPUT();

--DF1L801 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22
DF1L801 = INPUT();

--DF1L901 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23
DF1L901 = INPUT();

--DF1L011 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24
DF1L011 = INPUT();

--DF1L111 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25
DF1L111 = INPUT();

--DF1L211 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26
DF1L211 = INPUT();

--DF1L311 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27
DF1L311 = INPUT();

--DF1L411 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28
DF1L411 = INPUT();

--DF1L511 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29
DF1L511 = INPUT();

--DF1L611 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30
DF1L611 = INPUT();

--DF1L711 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31
DF1L711 = INPUT();

--DF1L911 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0
DF1L911 = INPUT();

--DF1L021 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1
DF1L021 = INPUT();

--DF1L121 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2
DF1L121 = INPUT();

--DF1L221 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3
DF1L221 = INPUT();

--DF1L28 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0
DF1L28 = INPUT();

--DF1L38 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1
DF1L38 = INPUT();

--DF1L48 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2
DF1L48 = INPUT();

--DF1L58 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3
DF1L58 = INPUT();

--DF1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0
DF1L53 = INPUT();

--DF1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1
DF1L63 = INPUT();

--DF1L73 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2
DF1L73 = INPUT();

--DF1L83 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3
DF1L83 = INPUT();

--DF1L93 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4
DF1L93 = INPUT();

--DF1L04 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5
DF1L04 = INPUT();

--DF1L14 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6
DF1L14 = INPUT();

--DF1L24 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7
DF1L24 = INPUT();

--DF1L34 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8
DF1L34 = INPUT();

--DF1L44 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9
DF1L44 = INPUT();

--DF1L54 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10
DF1L54 = INPUT();

--DF1L64 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11
DF1L64 = INPUT();

--DF1L74 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12
DF1L74 = INPUT();

--DF1L84 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13
DF1L84 = INPUT();

--DF1L94 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14
DF1L94 = INPUT();

--DF1L05 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15
DF1L05 = INPUT();

--DF1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0
DF1L72 = INPUT();

--DF1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1
DF1L82 = INPUT();

--DF1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0
DF1L03 = INPUT();

--DF1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1
DF1L13 = INPUT();

--DF1L23 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2
DF1L23 = INPUT();

--DF1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3
DF1L33 = INPUT();

--DF1L2 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0
DF1L2 = INPUT();

--DF1L3 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1
DF1L3 = INPUT();

--DF1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2
DF1L4 = INPUT();

--DF1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3
DF1L5 = INPUT();

--DF1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4
DF1L6 = INPUT();

--DF1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5
DF1L7 = INPUT();

--DF1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6
DF1L8 = INPUT();

--DF1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7
DF1L9 = INPUT();

--DF1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8
DF1L01 = INPUT();

--DF1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9
DF1L11 = INPUT();

--DF1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10
DF1L21 = INPUT();

--DF1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11
DF1L31 = INPUT();

--DF1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12
DF1L41 = INPUT();

--DF1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13
DF1L51 = INPUT();

--DF1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14
DF1L61 = INPUT();

--DF1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15
DF1L71 = INPUT();

--DF1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16
DF1L81 = INPUT();

--DF1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17
DF1L91 = INPUT();

--DF1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18
DF1L02 = INPUT();

--DF1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19
DF1L12 = INPUT();

--DF1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20
DF1L22 = INPUT();

--DF1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21
DF1L32 = INPUT();

--DF1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22
DF1L42 = INPUT();

--DF1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23
DF1L52 = INPUT();

--DF1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24
DF1L62 = INPUT();


--T1_SYS_RESET is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SYS_RESET
--operation mode is normal

T1_SYS_RESET_lut_out = !W1L81Q & (T1_SYS_RESET # BB1L32Q & T1_CMD_WAIT);
T1_SYS_RESET = DFFE(T1_SYS_RESET_lut_out, GLOBAL(UE1_outclock0), , , );


--RC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_4~36
--operation mode is normal

RC1L71 = !R51_sload_path[1] & !R51_sload_path[2] # !R51_sload_path[3];


--SB4_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

SB4_dffs[0]_lut_out = SB4_dffs[1] # GD1L9Q;
SB4_dffs[0] = DFFE(SB4_dffs[0]_lut_out, GLOBAL(UE1_outclock0), GD1L7Q, , GD1L8Q);


--RC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[7]~2222
--operation mode is normal

RC1L21 = R41_pre_out[7] $ (R51_sload_path[4] # !RC1L71) # !SB4_dffs[0];


--W1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|h_pulse~reg
--operation mode is normal

W1L41Q_lut_out = W1L5 # W1L41Q & (!W1L1 # !W1L01);
W1L41Q = DFFE(W1L41Q_lut_out, GLOBAL(UE1_outclock0), !T1L25, , );


--W1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|l_pulse~reg
--operation mode is normal

W1L51Q_lut_out = T1_SND_PULSE & (W1L2 # W1L51Q & !W1L6) # !T1_SND_PULSE & W1L51Q & !W1L6;
W1L51Q = DFFE(W1L51Q_lut_out, GLOBAL(UE1_outclock0), !T1L25, , );


--RC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[7]~2223
--operation mode is normal

RC1L31 = W1L41Q & R41_pre_out[7] & !W1L51Q # !W1L41Q & (W1L51Q & !R41_pre_out[7] # !W1L51Q & RC1L21);


--RC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_4~37
--operation mode is normal

RC1L81 = !R51_sload_path[4] & (!R51_sload_path[1] & !R51_sload_path[2] # !R51_sload_path[3]);


--RC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2224
--operation mode is normal

RC1L8 = !W1L51Q & (W1L41Q # SB4_dffs[0] & RC1L81);


--RC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2225
--operation mode is normal

RC1L9 = !W1L41Q & (W1L51Q # SB4_dffs[0] & !RC1L81);


--RC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[6]~2226
--operation mode is normal

RC1L11 = RC1L8 & (RC1L9 # R41_pre_out[6]) # !RC1L8 & RC1L9 & !R41_pre_out[6];


--RC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[5]~2227
--operation mode is normal

RC1L01 = RC1L8 & (RC1L9 # R41_pre_out[5]) # !RC1L8 & RC1L9 & !R41_pre_out[5];


--RC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[4]~2228
--operation mode is normal

RC1L7 = RC1L8 & (RC1L9 # R41_pre_out[4]) # !RC1L8 & RC1L9 & !R41_pre_out[4];


--RC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[3]~2229
--operation mode is normal

RC1L6 = RC1L8 & (RC1L9 # R41_pre_out[3]) # !RC1L8 & RC1L9 & !R41_pre_out[3];


--RC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[2]~2230
--operation mode is normal

RC1L5 = RC1L8 & (RC1L9 # R41_pre_out[2]) # !RC1L8 & RC1L9 & !R41_pre_out[2];


--RC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[1]~2231
--operation mode is normal

RC1L4 = RC1L8 & (RC1L9 # R41_pre_out[1]) # !RC1L8 & RC1L9 & !R41_pre_out[1];


--RC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|dac_d[0]~2232
--operation mode is normal

RC1L3 = RC1L8 & (RC1L9 # R41_q[0]) # !RC1L8 & RC1L9 & !R41_q[0];


--TD1_ATWDTrigger_A_sig is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_sig
--operation mode is normal

TD1_ATWDTrigger_A_sig_lut_out = TD1_launch_mode_A[1] & (TD1_launch_mode_A[0] # TD1_discSPE) # !TD1_launch_mode_A[1] & TD1_launch_mode_A[0] & TD1_discMPE;
TD1_ATWDTrigger_A_sig = DFFE(TD1_ATWDTrigger_A_sig_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L452Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|OutputEnable~reg0
--operation mode is normal

CE1L452Q_lut_out = CE1L452Q & (CE1L613Q # !CE1L032) # !CE1L132;
CE1L452Q = DFFE(CE1L452Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L32Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|CounterClock~reg0
--operation mode is normal

CE1L32Q_lut_out = CE1_counterclk_high # !CE1_counterclk_low & !CE1_counter_clock_cclk;
CE1L32Q = DFFE(CE1L32Q_lut_out, GLOBAL(UE2_outclock1), !K1L4Q, , );


--CE1L113Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ShiftClock~reg0
--operation mode is normal

CE1L113Q_lut_out = CE1L123Q # CE1L023Q # CE1L332 & CE1L113Q;
CE1L113Q = DFFE(CE1L113Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L652Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|RampSet~reg0
--operation mode is normal

CE1L652Q_lut_out = CE1L652Q & !CE1L032 # !CE1L213Q # !CE1L432;
CE1L652Q = DFFE(CE1L652Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_channel[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[1]
--operation mode is normal

CE1_channel[1]_lut_out = CE1L47 # CE1_channel[1] & (!CE1L532 # !CE1L432);
CE1_channel[1] = DFFE(CE1_channel[1]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_channel[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[0]
--operation mode is normal

CE1_channel[0]_lut_out = CE1_channel[0] & (!CE1L532 # !CE1L432) # !CE1_channel[0] & CE1L513Q;
CE1_channel[0] = DFFE(CE1_channel[0]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L862Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ReadWrite~reg0
--operation mode is normal

CE1L862Q_lut_out = CE1L323Q # CE1L862Q & (CE1L423Q # !CE1L832);
CE1L862Q = DFFE(CE1L862Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|AnalogReset~reg0
--operation mode is normal

CE1L1Q_lut_out = CE1L513Q # CE1L932 & CE1L1Q # !CE1L042;
CE1L1Q = DFFE(CE1L1Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L42Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalReset~reg0
--operation mode is normal

CE1L42Q_lut_out = CE1L07 # CE1L42Q & (!CE1L922 # !CE1L632);
CE1L42Q = DFFE(CE1L42Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L52Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalSet~reg0
--operation mode is normal

CE1L52Q_lut_out = CE1L223Q # CE1L52Q & !CE1L532 # !CE1L132;
CE1L52Q = DFFE(CE1L52Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--TD1_ATWDTrigger_B_sig is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_sig
--operation mode is normal

TD1_ATWDTrigger_B_sig_lut_out = TD1_launch_mode_B[0] & (TD1_launch_mode_B[1] # TD1_discMPE) # !TD1_launch_mode_B[0] & TD1_launch_mode_B[1] & TD1_discSPE;
TD1_ATWDTrigger_B_sig = DFFE(TD1_ATWDTrigger_B_sig_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L652Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|OutputEnable~reg0
--operation mode is normal

CE2L652Q_lut_out = CE2L652Q & (CE2L713Q # !CE2L032) # !CE2L132;
CE2L652Q = DFFE(CE2L652Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L32Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|CounterClock~reg0
--operation mode is normal

CE2L32Q_lut_out = CE2_counterclk_high # !CE2_counterclk_low & !CE2_counter_clock_cclk;
CE2L32Q = DFFE(CE2L32Q_lut_out, GLOBAL(UE2_outclock1), !K1L4Q, , );


--CE2L313Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ShiftClock~reg0
--operation mode is normal

CE2L313Q_lut_out = CE2L023Q # CE2L123Q # CE2L522 & CE2L313Q;
CE2L313Q = DFFE(CE2L313Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L852Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|RampSet~reg0
--operation mode is normal

CE2L852Q_lut_out = CE2L852Q & !CE2L032 # !CE1L213Q # !CE2L232;
CE2L852Q = DFFE(CE2L852Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_channel[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[1]
--operation mode is normal

CE2_channel[1]_lut_out = CE2_channel[1] & (CE2L17 # CE2L613Q & !CE2_channel[0]) # !CE2_channel[1] & CE2L613Q & CE2_channel[0];
CE2_channel[1] = DFFE(CE2_channel[1]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_channel[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[0]
--operation mode is normal

CE2_channel[0]_lut_out = CE2_channel[0] & (!CE2L532 # !CE2L232) # !CE2_channel[0] & CE2L613Q;
CE2_channel[0] = DFFE(CE2_channel[0]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L072Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ReadWrite~reg0
--operation mode is normal

CE2L072Q_lut_out = CE2L323Q # CE2L072Q & (!CE2L722 # !CE2L452);
CE2L072Q = DFFE(CE2L072Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|AnalogReset~reg0
--operation mode is normal

CE2L1Q_lut_out = CE2L613Q # CE2L732 # !CE1L213Q # !CE2L232;
CE2L1Q = DFFE(CE2L1Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L42Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalReset~reg0
--operation mode is normal

CE2L42Q_lut_out = CE2L07 & CE2L42Q # !CE1L213Q # !CE2L832;
CE2L42Q = DFFE(CE2L42Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L52Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalSet~reg0
--operation mode is normal

CE2L52Q_lut_out = CE2L52Q & (!CE2L932 # !CE2L332) # !CE2L232;
CE2L52Q = DFFE(CE2L52Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--B1L86Q is calibration_sources:inst_calibration_sources|FE_TEST_PULSE~reg0
--operation mode is normal

B1L86Q_lut_out = L1_CS_ctrl_local.CS_enable[1] & (B1_now_action # B1L86Q & !B1L421) # !L1_CS_ctrl_local.CS_enable[1] & B1L86Q & !B1L421;
B1L86Q = DFFE(B1L86Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--B1_led_out is calibration_sources:inst_calibration_sources|led_out
--operation mode is normal

B1_led_out_lut_out = L1_CS_ctrl_local.CS_enable[2] & (B1_now_action # B1_led_out & !B1L421) # !L1_CS_ctrl_local.CS_enable[2] & B1_led_out & !B1L421;
B1_led_out = DFFE(B1_led_out_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--B1_flasher_board_out is calibration_sources:inst_calibration_sources|flasher_board_out
--operation mode is normal

B1_flasher_board_out_lut_out = L1_CS_ctrl_local.CS_enable[3] & (B1_now_action # B1L89 & B1_flasher_board_out) # !L1_CS_ctrl_local.CS_enable[3] & B1L89 & B1_flasher_board_out;
B1_flasher_board_out = DFFE(B1_flasher_board_out_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--L1_CS_FL_aux_reset_local is slaveregister:inst_slaveregister|CS_FL_aux_reset_local
--operation mode is normal

L1_CS_FL_aux_reset_local_lut_out = DF1_MASTERHWDATA[0];
L1_CS_FL_aux_reset_local = DFFE(L1_CS_FL_aux_reset_local_lut_out, GLOBAL(UE1_outclock0), , , L1L752);


--A1L891Q is FPGA_D[7]~reg0
--operation mode is normal

A1L891Q_lut_out = QD1L252Q;
A1L891Q = DFFE(A1L891Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L691Q is FPGA_D[6]~reg0
--operation mode is normal

A1L691Q_lut_out = QD1L152Q;
A1L691Q = DFFE(A1L691Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L491Q is FPGA_D[5]~reg0
--operation mode is normal

A1L491Q_lut_out = QD1L052Q;
A1L491Q = DFFE(A1L491Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L291Q is FPGA_D[4]~reg0
--operation mode is normal

A1L291Q_lut_out = QD1L122Q;
A1L291Q = DFFE(A1L291Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L091Q is FPGA_D[3]~reg0
--operation mode is normal

A1L091Q_lut_out = QD1L022Q;
A1L091Q = DFFE(A1L091Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L881Q is FPGA_D[2]~reg0
--operation mode is normal

A1L881Q_lut_out = QD1L912Q;
A1L881Q = DFFE(A1L881Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L002Q is FPGA_DA~reg0
--operation mode is normal

A1L002Q_lut_out = QD1L552Q;
A1L002Q = DFFE(A1L002Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L381Q is FPGA_CE~reg0
--operation mode is normal

A1L381Q_lut_out = QD1L352Q;
A1L381Q = DFFE(A1L381Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L342Q is PGM[15]~reg0
--operation mode is normal

A1L342Q_lut_out = QD1L722Q # QD1L622Q # A1L802;
A1L342Q = DFFE(A1L342Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L142Q is PGM[14]~reg0
--operation mode is normal

A1L142Q_lut_out = L1L3641Q;
A1L142Q = DFFE(A1L142Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L932Q is PGM[13]~reg0
--operation mode is normal

A1L932Q_lut_out = L1L2641Q;
A1L932Q = DFFE(A1L932Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L732Q is PGM[12]~reg0
--operation mode is normal

A1L732Q_lut_out = QD1L1Q;
A1L732Q = DFFE(A1L732Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L532Q is PGM[11]~reg0
--operation mode is normal

A1L532Q_lut_out = DF1_SLAVEHRESP[1];
A1L532Q = DFFE(A1L532Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L332Q is PGM[10]~reg0
--operation mode is normal

A1L332Q_lut_out = DF1_SLAVEHRESP[0];
A1L332Q = DFFE(A1L332Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L132Q is PGM[9]~reg0
--operation mode is normal

A1L132Q_lut_out = DF1_SLAVEBUSERRINT;
A1L132Q = DFFE(A1L132Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L722Q is PGM[6]~reg0
--operation mode is normal

A1L722Q_lut_out = QD1L282Q;
A1L722Q = DFFE(A1L722Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L222Q is PGM[2]~reg0
--operation mode is normal

A1L222Q_lut_out = QD1L942Q;
A1L222Q = DFFE(A1L222Q_lut_out, GLOBAL(UE2_outclock1), , , );


--A1L022Q is PGM[1]~reg0
--operation mode is normal

A1L022Q_lut_out = DF1_SLAVEHREADYO;
A1L022Q = DFFE(A1L022Q_lut_out, GLOBAL(UE2_outclock1), , , );


--DB1_DPR_DAT_WR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DPR_DAT_WR
--operation mode is normal

DB1_DPR_DAT_WR_lut_out = NB1L01Q & DB1_DAT_MSG & DB1_BYTE0 & !NB1L92Q;
DB1_DPR_DAT_WR = DFFE(DB1_DPR_DAT_WR_lut_out, GLOBAL(UE1_outclock0), , , );


--U1_inst46[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[0]
--operation mode is normal

U1_inst46[0]_lut_out = U1_inst45[0];
U1_inst46[0] = DFFE(U1_inst46[0]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst46[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[1]
--operation mode is normal

U1_inst46[1]_lut_out = U1_inst45[1];
U1_inst46[1] = DFFE(U1_inst46[1]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst46[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[2]
--operation mode is normal

U1_inst46[2]_lut_out = U1_inst45[2];
U1_inst46[2] = DFFE(U1_inst46[2]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst46[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[3]
--operation mode is normal

U1_inst46[3]_lut_out = U1_inst45[3];
U1_inst46[3] = DFFE(U1_inst46[3]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst46[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[4]
--operation mode is normal

U1_inst46[4]_lut_out = U1_inst45[4];
U1_inst46[4] = DFFE(U1_inst46[4]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst46[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[5]
--operation mode is normal

U1_inst46[5]_lut_out = U1_inst45[5];
U1_inst46[5] = DFFE(U1_inst46[5]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst46[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[6]
--operation mode is normal

U1_inst46[6]_lut_out = U1_inst45[6];
U1_inst46[6] = DFFE(U1_inst46[6]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst46[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[7]
--operation mode is normal

U1_inst46[7]_lut_out = U1_inst45[7];
U1_inst46[7] = DFFE(U1_inst46[7]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst43[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[0]
--operation mode is normal

U1_inst43[0]_lut_out = SB1_dffs[0];
U1_inst43[0] = DFFE(U1_inst43[0]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst43[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[1]
--operation mode is normal

U1_inst43[1]_lut_out = SB1_dffs[1];
U1_inst43[1] = DFFE(U1_inst43[1]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst43[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[2]
--operation mode is normal

U1_inst43[2]_lut_out = SB1_dffs[2];
U1_inst43[2] = DFFE(U1_inst43[2]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst43[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[3]
--operation mode is normal

U1_inst43[3]_lut_out = SB1_dffs[3];
U1_inst43[3] = DFFE(U1_inst43[3]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst43[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[4]
--operation mode is normal

U1_inst43[4]_lut_out = SB1_dffs[4];
U1_inst43[4] = DFFE(U1_inst43[4]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst43[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[5]
--operation mode is normal

U1_inst43[5]_lut_out = SB1_dffs[5];
U1_inst43[5] = DFFE(U1_inst43[5]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst43[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[6]
--operation mode is normal

U1_inst43[6]_lut_out = SB1_dffs[6];
U1_inst43[6] = DFFE(U1_inst43[6]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst43[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[7]
--operation mode is normal

U1_inst43[7]_lut_out = SB1_dffs[7];
U1_inst43[7] = DFFE(U1_inst43[7]_lut_out, GLOBAL(UE1_outclock0), , , DB1L11);


--U1_inst41[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[0]
--operation mode is normal

U1_inst41[0]_lut_out = SB1_dffs[0];
U1_inst41[0] = DFFE(U1_inst41[0]_lut_out, GLOBAL(UE1_outclock0), , , DB1L21);


--U1_inst41[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[1]
--operation mode is normal

U1_inst41[1]_lut_out = SB1_dffs[1];
U1_inst41[1] = DFFE(U1_inst41[1]_lut_out, GLOBAL(UE1_outclock0), , , DB1L21);


--U1_inst41[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[2]
--operation mode is normal

U1_inst41[2]_lut_out = SB1_dffs[2];
U1_inst41[2] = DFFE(U1_inst41[2]_lut_out, GLOBAL(UE1_outclock0), , , DB1L21);


--U1_inst41[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[3]
--operation mode is normal

U1_inst41[3]_lut_out = SB1_dffs[3];
U1_inst41[3] = DFFE(U1_inst41[3]_lut_out, GLOBAL(UE1_outclock0), , , DB1L21);


--U1_inst41[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[4]
--operation mode is normal

U1_inst41[4]_lut_out = SB1_dffs[4];
U1_inst41[4] = DFFE(U1_inst41[4]_lut_out, GLOBAL(UE1_outclock0), , , DB1L21);


--U1_inst41[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[5]
--operation mode is normal

U1_inst41[5]_lut_out = SB1_dffs[5];
U1_inst41[5] = DFFE(U1_inst41[5]_lut_out, GLOBAL(UE1_outclock0), , , DB1L21);


--U1_inst41[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[6]
--operation mode is normal

U1_inst41[6]_lut_out = SB1_dffs[6];
U1_inst41[6] = DFFE(U1_inst41[6]_lut_out, GLOBAL(UE1_outclock0), , , DB1L21);


--U1_inst41[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[7]
--operation mode is normal

U1_inst41[7]_lut_out = SB1_dffs[7];
U1_inst41[7] = DFFE(U1_inst41[7]_lut_out, GLOBAL(UE1_outclock0), , , DB1L21);


--U1_inst38[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[0]
--operation mode is normal

U1_inst38[0]_lut_out = SB1_dffs[0];
U1_inst38[0] = DFFE(U1_inst38[0]_lut_out, GLOBAL(UE1_outclock0), , , DB1L31);


--U1_inst38[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[1]
--operation mode is normal

U1_inst38[1]_lut_out = SB1_dffs[1];
U1_inst38[1] = DFFE(U1_inst38[1]_lut_out, GLOBAL(UE1_outclock0), , , DB1L31);


--U1_inst38[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[2]
--operation mode is normal

U1_inst38[2]_lut_out = SB1_dffs[2];
U1_inst38[2] = DFFE(U1_inst38[2]_lut_out, GLOBAL(UE1_outclock0), , , DB1L31);


--U1_inst38[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[3]
--operation mode is normal

U1_inst38[3]_lut_out = SB1_dffs[3];
U1_inst38[3] = DFFE(U1_inst38[3]_lut_out, GLOBAL(UE1_outclock0), , , DB1L31);


--U1_inst38[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[4]
--operation mode is normal

U1_inst38[4]_lut_out = SB1_dffs[4];
U1_inst38[4] = DFFE(U1_inst38[4]_lut_out, GLOBAL(UE1_outclock0), , , DB1L31);


--U1_inst38[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[5]
--operation mode is normal

U1_inst38[5]_lut_out = SB1_dffs[5];
U1_inst38[5] = DFFE(U1_inst38[5]_lut_out, GLOBAL(UE1_outclock0), , , DB1L31);


--U1_inst38[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[6]
--operation mode is normal

U1_inst38[6]_lut_out = SB1_dffs[6];
U1_inst38[6] = DFFE(U1_inst38[6]_lut_out, GLOBAL(UE1_outclock0), , , DB1L31);


--U1_inst38[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[7]
--operation mode is normal

U1_inst38[7]_lut_out = SB1_dffs[7];
U1_inst38[7] = DFFE(U1_inst38[7]_lut_out, GLOBAL(UE1_outclock0), , , DB1L31);


--QD1L282Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwrite~reg0
--operation mode is normal

QD1L282Q_lut_out = QD1L261 & (QD1L361 # SD1L424Q & !QD1L612Q) # !QD1L261 & SD1L424Q & !QD1L612Q;
QD1L282Q = DFFE(QD1L282Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L33Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|masterhready~reg0
--operation mode is normal

VE1L33Q_lut_out = !VE1L35Q & !VE1L9 & (VE1L94Q # !VE1L01);
VE1L33Q = DFFE(VE1L33Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--CF1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0
--operation mode is normal

CF1L1 = EF2_portadataout[0] & EF1_portadataout[0];


--QD1L912Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[2]~reg0
--operation mode is normal

QD1L912Q_lut_out = QD1L261 & (QD1L561 # QD1L461 & QD1_haddr[2]) # !QD1L261 & QD1L461 & QD1_haddr[2];
QD1L912Q = DFFE(QD1L912Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L022Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[3]~reg0
--operation mode is normal

QD1L022Q_lut_out = QD1L412 # QD1_haddr[3] & (QD1L101 # QD1L812Q);
QD1L022Q = DFFE(QD1L022Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L122Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[4]~reg0
--operation mode is normal

QD1L122Q_lut_out = QD1L261 & (QD1L661 # QD1L461 & QD1_haddr[4]) # !QD1L261 & QD1L461 & QD1_haddr[4];
QD1L122Q = DFFE(QD1L122Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L222Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[5]~reg0
--operation mode is normal

QD1L222Q_lut_out = QD1L261 & (QD1L761 # QD1L461 & QD1_haddr[5]) # !QD1L261 & QD1L461 & QD1_haddr[5];
QD1L222Q = DFFE(QD1L222Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L322Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[6]~reg0
--operation mode is normal

QD1L322Q_lut_out = QD1L261 & (QD1L861 # QD1L461 & QD1_haddr[6]) # !QD1L261 & QD1L461 & QD1_haddr[6];
QD1L322Q = DFFE(QD1L322Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L422Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[7]~reg0
--operation mode is normal

QD1L422Q_lut_out = QD1L261 & (QD1L961 # QD1L461 & QD1_haddr[7]) # !QD1L261 & QD1L461 & QD1_haddr[7];
QD1L422Q = DFFE(QD1L422Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L522Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[8]~reg0
--operation mode is normal

QD1L522Q_lut_out = QD1L261 & (QD1L071 # QD1L461 & QD1_haddr[8]) # !QD1L261 & QD1L461 & QD1_haddr[8];
QD1L522Q = DFFE(QD1L522Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L622Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[9]~reg0
--operation mode is normal

QD1L622Q_lut_out = QD1L261 & (QD1L171 # QD1L461 & QD1_haddr[9]) # !QD1L261 & QD1L461 & QD1_haddr[9];
QD1L622Q = DFFE(QD1L622Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L722Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[10]~reg0
--operation mode is normal

QD1L722Q_lut_out = QD1L261 & (QD1L271 # QD1L461 & QD1_haddr[10]) # !QD1L261 & QD1L461 & QD1_haddr[10];
QD1L722Q = DFFE(QD1L722Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L822Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[11]~reg0
--operation mode is normal

QD1L822Q_lut_out = QD1L371 # QD1L471 # QD1L461 & QD1_haddr[11];
QD1L822Q = DFFE(QD1L822Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L922Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[12]~reg0
--operation mode is normal

QD1L922Q_lut_out = QD1L571 # QD1L671 # QD1L461 & QD1_haddr[12];
QD1L922Q = DFFE(QD1L922Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L032Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[13]~reg0
--operation mode is normal

QD1L032Q_lut_out = QD1L771 # QD1L871 # QD1L461 & QD1_haddr[13];
QD1L032Q = DFFE(QD1L032Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L132Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[14]~reg0
--operation mode is normal

QD1L132Q_lut_out = QD1L971 # QD1L081 # QD1L461 & QD1_haddr[14];
QD1L132Q = DFFE(QD1L132Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L232Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[15]~reg0
--operation mode is normal

QD1L232Q_lut_out = QD1L181 # QD1L281 # QD1L461 & QD1_haddr[15];
QD1L232Q = DFFE(QD1L232Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L332Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[16]~reg0
--operation mode is normal

QD1L332Q_lut_out = QD1L381 # QD1L481 # QD1L461 & QD1_haddr[16];
QD1L332Q = DFFE(QD1L332Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L432Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[17]~reg0
--operation mode is normal

QD1L432Q_lut_out = QD1L581 # QD1L681 # QD1L461 & QD1_haddr[17];
QD1L432Q = DFFE(QD1L432Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L532Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[18]~reg0
--operation mode is normal

QD1L532Q_lut_out = QD1L781 # QD1L881 # QD1L461 & QD1_haddr[18];
QD1L532Q = DFFE(QD1L532Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L632Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[19]~reg0
--operation mode is normal

QD1L632Q_lut_out = QD1L981 # QD1L091 # QD1L461 & QD1_haddr[19];
QD1L632Q = DFFE(QD1L632Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L732Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[20]~reg0
--operation mode is normal

QD1L732Q_lut_out = QD1L191 # QD1L291 # QD1L461 & QD1_haddr[20];
QD1L732Q = DFFE(QD1L732Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L832Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[21]~reg0
--operation mode is normal

QD1L832Q_lut_out = QD1L391 # QD1L491 # QD1L461 & QD1_haddr[21];
QD1L832Q = DFFE(QD1L832Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L932Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[22]~reg0
--operation mode is normal

QD1L932Q_lut_out = QD1L591 # QD1L691 # QD1L461 & QD1_haddr[22];
QD1L932Q = DFFE(QD1L932Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L042Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[23]~reg0
--operation mode is normal

QD1L042Q_lut_out = QD1L791 # QD1L891 # QD1L461 & QD1_haddr[23];
QD1L042Q = DFFE(QD1L042Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L142Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[24]~reg0
--operation mode is normal

QD1L142Q_lut_out = QD1L201 # QD1L002 # QD1L102 & QD1L712Q;
QD1L142Q = DFFE(QD1L142Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L242Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[25]~reg0
--operation mode is normal

QD1L242Q_lut_out = QD1L261 & (QD1L202 # QD1L461 & QD1_haddr[25]) # !QD1L261 & QD1L461 & QD1_haddr[25];
QD1L242Q = DFFE(QD1L242Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L342Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[26]~reg0
--operation mode is normal

QD1L342Q_lut_out = QD1L261 & (QD1L302 # QD1L461 & QD1_haddr[26]) # !QD1L261 & QD1L461 & QD1_haddr[26];
QD1L342Q = DFFE(QD1L342Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L442Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[27]~reg0
--operation mode is normal

QD1L442Q_lut_out = QD1L261 & (QD1L402 # QD1L461 & QD1_haddr[27]) # !QD1L261 & QD1L461 & QD1_haddr[27];
QD1L442Q = DFFE(QD1L442Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L542Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[28]~reg0
--operation mode is normal

QD1L542Q_lut_out = QD1L261 & (QD1L502 # QD1L461 & QD1_haddr[28]) # !QD1L261 & QD1L461 & QD1_haddr[28];
QD1L542Q = DFFE(QD1L542Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L642Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[29]~reg0
--operation mode is normal

QD1L642Q_lut_out = QD1L261 & (QD1L602 # QD1L461 & QD1_haddr[29]) # !QD1L261 & QD1L461 & QD1_haddr[29];
QD1L642Q = DFFE(QD1L642Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L742Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[30]~reg0
--operation mode is normal

QD1L742Q_lut_out = QD1L261 & (QD1L702 # QD1L461 & QD1_haddr[30]) # !QD1L261 & QD1L461 & QD1_haddr[30];
QD1L742Q = DFFE(QD1L742Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L842Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehaddr[31]~reg0
--operation mode is normal

QD1L842Q_lut_out = QD1L261 & (QD1L802 # QD1L461 & QD1_haddr[31]) # !QD1L261 & QD1L461 & QD1_haddr[31];
QD1L842Q = DFFE(QD1L842Q_lut_out, !GLOBAL(UE1_outclock0), , , !K1L4Q);


--QD1L942Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehtrans[0]~reg0
--operation mode is normal

QD1L942Q_lut_out = QD1L001 & QD1L712Q & (QD1L63 # QD1L53);
QD1L942Q = DFFE(QD1L942Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L052Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[0]~reg0
--operation mode is normal

QD1L052Q_lut_out = QD1L49 & QD1L052Q # !QD1L49 & (SD1L203 # SD1L503);
QD1L052Q = DFFE(QD1L052Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L152Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[1]~reg0
--operation mode is normal

QD1L152Q_lut_out = QD1L49 & QD1L152Q # !QD1L49 & (SD1L692 # SD1L992);
QD1L152Q = DFFE(QD1L152Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L252Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[2]~reg0
--operation mode is normal

QD1L252Q_lut_out = QD1L49 & QD1L252Q # !QD1L49 & (SD1L192 # SD1L492);
QD1L252Q = DFFE(QD1L252Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L352Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[3]~reg0
--operation mode is normal

QD1L352Q_lut_out = QD1L49 & QD1L352Q # !QD1L49 & (SD1L682 # SD1L982);
QD1L352Q = DFFE(QD1L352Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L452Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[4]~reg0
--operation mode is normal

QD1L452Q_lut_out = QD1L49 & QD1L452Q # !QD1L49 & (SD1L182 # SD1L482);
QD1L452Q = DFFE(QD1L452Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L552Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[5]~reg0
--operation mode is normal

QD1L552Q_lut_out = QD1L49 & QD1L552Q # !QD1L49 & (SD1L672 # SD1L972);
QD1L552Q = DFFE(QD1L552Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L652Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[6]~reg0
--operation mode is normal

QD1L652Q_lut_out = QD1L49 & QD1L652Q # !QD1L49 & (SD1L172 # SD1L472);
QD1L652Q = DFFE(QD1L652Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L752Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[7]~reg0
--operation mode is normal

QD1L752Q_lut_out = QD1L49 & QD1L752Q # !QD1L49 & (SD1L662 # SD1L962);
QD1L752Q = DFFE(QD1L752Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L852Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[8]~reg0
--operation mode is normal

QD1L852Q_lut_out = QD1L49 & QD1L852Q # !QD1L49 & (SD1L162 # SD1L462);
QD1L852Q = DFFE(QD1L852Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L952Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[9]~reg0
--operation mode is normal

QD1L952Q_lut_out = QD1L49 & QD1L952Q # !QD1L49 & (SD1L652 # SD1L952);
QD1L952Q = DFFE(QD1L952Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L062Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[10]~reg0
--operation mode is normal

QD1L062Q_lut_out = QD1L49 & QD1L062Q # !QD1L49 & (QD1L79 # QD1L89);
QD1L062Q = DFFE(QD1L062Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L162Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[11]~reg0
--operation mode is normal

QD1L162Q_lut_out = QD1L49 & QD1L162Q # !QD1L49 & (QD1L29 # QD1L39);
QD1L162Q = DFFE(QD1L162Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L262Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[12]~reg0
--operation mode is normal

QD1L262Q_lut_out = QD1L49 & QD1L262Q # !QD1L49 & (QD1L98 # QD1L09);
QD1L262Q = DFFE(QD1L262Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L362Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[13]~reg0
--operation mode is normal

QD1L362Q_lut_out = QD1L49 & QD1L362Q # !QD1L49 & (QD1L68 # QD1L78);
QD1L362Q = DFFE(QD1L362Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L462Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[14]~reg0
--operation mode is normal

QD1L462Q_lut_out = QD1L49 & QD1L462Q # !QD1L49 & (QD1L38 # QD1L48);
QD1L462Q = DFFE(QD1L462Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L562Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[15]~reg0
--operation mode is normal

QD1L562Q_lut_out = QD1L261 & (DF1_SLAVEHREADYO & QD1L08 # !DF1_SLAVEHREADYO & QD1L562Q) # !QD1L261 & QD1L08;
QD1L562Q = DFFE(QD1L562Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L662Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[16]~reg0
--operation mode is normal

QD1L662Q_lut_out = QD1L49 & QD1L662Q # !QD1L49 & (QD1L67 # QD1L77);
QD1L662Q = DFFE(QD1L662Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L762Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[17]~reg0
--operation mode is normal

QD1L762Q_lut_out = QD1L49 & QD1L762Q # !QD1L49 & SD1L452 & !SD1L524Q;
QD1L762Q = DFFE(QD1L762Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L862Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[18]~reg0
--operation mode is normal

QD1L862Q_lut_out = QD1L49 & QD1L862Q # !QD1L49 & QD1L07 & !SD1L524Q;
QD1L862Q = DFFE(QD1L862Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L962Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[19]~reg0
--operation mode is normal

QD1L962Q_lut_out = QD1L49 & QD1L962Q # !QD1L49 & QD1L66 & !SD1L524Q;
QD1L962Q = DFFE(QD1L962Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L072Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[20]~reg0
--operation mode is normal

QD1L072Q_lut_out = QD1L49 & QD1L072Q # !QD1L49 & QD1L26 & !SD1L524Q;
QD1L072Q = DFFE(QD1L072Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L172Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[21]~reg0
--operation mode is normal

QD1L172Q_lut_out = QD1L49 & QD1L172Q # !QD1L49 & QD1L85 & !SD1L524Q;
QD1L172Q = DFFE(QD1L172Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L272Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[22]~reg0
--operation mode is normal

QD1L272Q_lut_out = QD1L49 & QD1L272Q # !QD1L49 & QD1L65 & !SD1L524Q;
QD1L272Q = DFFE(QD1L272Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L372Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[23]~reg0
--operation mode is normal

QD1L372Q_lut_out = QD1L49 & QD1L372Q # !QD1L49 & QD1L45 & !SD1L524Q;
QD1L372Q = DFFE(QD1L372Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L472Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[24]~reg0
--operation mode is normal

QD1L472Q_lut_out = QD1L49 & QD1L472Q # !QD1L49 & QD1L25 & !SD1L524Q;
QD1L472Q = DFFE(QD1L472Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L572Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[25]~reg0
--operation mode is normal

QD1L572Q_lut_out = QD1L49 & QD1L572Q # !QD1L49 & QD1L05 & !SD1L524Q;
QD1L572Q = DFFE(QD1L572Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L672Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[26]~reg0
--operation mode is normal

QD1L672Q_lut_out = QD1L49 & QD1L672Q # !QD1L49 & QD1L84 & !SD1L524Q;
QD1L672Q = DFFE(QD1L672Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L772Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[27]~reg0
--operation mode is normal

QD1L772Q_lut_out = QD1L49 & QD1L772Q # !QD1L49 & QD1L64 & !SD1L524Q;
QD1L772Q = DFFE(QD1L772Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L872Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[28]~reg0
--operation mode is normal

QD1L872Q_lut_out = QD1L49 & QD1L872Q # !QD1L49 & QD1L44 & !SD1L524Q;
QD1L872Q = DFFE(QD1L872Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L972Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[29]~reg0
--operation mode is normal

QD1L972Q_lut_out = QD1L49 & QD1L972Q # !QD1L49 & QD1L24 & !SD1L524Q;
QD1L972Q = DFFE(QD1L972Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L082Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[30]~reg0
--operation mode is normal

QD1L082Q_lut_out = QD1L49 & QD1L082Q # !QD1L49 & QD1L04 & !SD1L524Q;
QD1L082Q = DFFE(QD1L082Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L182Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[31]~reg0
--operation mode is normal

QD1L182Q_lut_out = QD1L83 # QD1L261 & QD1L182Q & !DF1_SLAVEHREADYO;
QD1L182Q = DFFE(QD1L182Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1_reg_rdata[0] is slaveregister:inst_slaveregister|reg_rdata[0]
--operation mode is normal

L1_reg_rdata[0]_lut_out = L1L6721 # L1L202 & L1L7721 & L1L269;
L1_reg_rdata[0] = DFFE(L1_reg_rdata[0]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[1] is slaveregister:inst_slaveregister|reg_rdata[1]
--operation mode is normal

L1_reg_rdata[1]_lut_out = L1L1721 # L1L202 & L1L7721 & L1L159;
L1_reg_rdata[1] = DFFE(L1_reg_rdata[1]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[2] is slaveregister:inst_slaveregister|reg_rdata[2]
--operation mode is normal

L1_reg_rdata[2]_lut_out = L1L7621 # L1L202 & L1L7721 & L1L349;
L1_reg_rdata[2] = DFFE(L1_reg_rdata[2]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[3] is slaveregister:inst_slaveregister|reg_rdata[3]
--operation mode is normal

L1_reg_rdata[3]_lut_out = L1L3621 # L1L202 & L1L7721 & L1L639;
L1_reg_rdata[3] = DFFE(L1_reg_rdata[3]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[4] is slaveregister:inst_slaveregister|reg_rdata[4]
--operation mode is normal

L1_reg_rdata[4]_lut_out = L1L1621 # L1L202 & L1L7721 & L1L929;
L1_reg_rdata[4] = DFFE(L1_reg_rdata[4]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[5] is slaveregister:inst_slaveregister|reg_rdata[5]
--operation mode is normal

L1_reg_rdata[5]_lut_out = L1L9521 # L1L8721 & (L1L229 # L1L129);
L1_reg_rdata[5] = DFFE(L1_reg_rdata[5]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[6] is slaveregister:inst_slaveregister|reg_rdata[6]
--operation mode is normal

L1_reg_rdata[6]_lut_out = L1L7521 # L1L8721 & (L1L319 # L1L019);
L1_reg_rdata[6] = DFFE(L1_reg_rdata[6]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[7] is slaveregister:inst_slaveregister|reg_rdata[7]
--operation mode is normal

L1_reg_rdata[7]_lut_out = L1L5521 # L1L8721 & (L1L609 # L1L309);
L1_reg_rdata[7] = DFFE(L1_reg_rdata[7]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[8] is slaveregister:inst_slaveregister|reg_rdata[8]
--operation mode is normal

L1_reg_rdata[8]_lut_out = L1L3521 # L1_i38 & L1_i150 & L1L0101;
L1_reg_rdata[8] = DFFE(L1_reg_rdata[8]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[9] is slaveregister:inst_slaveregister|reg_rdata[9]
--operation mode is normal

L1_reg_rdata[9]_lut_out = L1L2521 # L1L202 & (L1L2001 # L1L1001);
L1_reg_rdata[9] = DFFE(L1_reg_rdata[9]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[10] is slaveregister:inst_slaveregister|reg_rdata[10]
--operation mode is normal

L1_reg_rdata[10]_lut_out = L1L1521 # L1L202 & L1_i334 & L1L199;
L1_reg_rdata[10] = DFFE(L1_reg_rdata[10]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[11] is slaveregister:inst_slaveregister|reg_rdata[11]
--operation mode is normal

L1_reg_rdata[11]_lut_out = L1L0521 # L1L202 & L1L7721 & L1L698;
L1_reg_rdata[11] = DFFE(L1_reg_rdata[11]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[12] is slaveregister:inst_slaveregister|reg_rdata[12]
--operation mode is normal

L1_reg_rdata[12]_lut_out = L1L7421 # L1L302 & L1L8321 & L1L198;
L1_reg_rdata[12] = DFFE(L1_reg_rdata[12]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[13] is slaveregister:inst_slaveregister|reg_rdata[13]
--operation mode is normal

L1_reg_rdata[13]_lut_out = L1L2421 # L1L0421 # L1_DAQ_ctrl_local.ATWD_mode[1] & L1L5721;
L1_reg_rdata[13] = DFFE(L1_reg_rdata[13]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[14] is slaveregister:inst_slaveregister|reg_rdata[14]
--operation mode is normal

L1_reg_rdata[14]_lut_out = L1L7321 # L1L6321 # SD1_start_address[14] & L1L8621;
L1_reg_rdata[14] = DFFE(L1_reg_rdata[14]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[15] is slaveregister:inst_slaveregister|reg_rdata[15]
--operation mode is normal

L1_reg_rdata[15]_lut_out = L1L5321 # L1L3321 # BF1_q[15] & !L1_i38;
L1_reg_rdata[15] = DFFE(L1_reg_rdata[15]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[16] is slaveregister:inst_slaveregister|reg_rdata[16]
--operation mode is normal

L1_reg_rdata[16]_lut_out = L1L6021 # L1L302 & (L1L0221 # L1L5021);
L1_reg_rdata[16] = DFFE(L1_reg_rdata[16]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[17] is slaveregister:inst_slaveregister|reg_rdata[17]
--operation mode is normal

L1_reg_rdata[17]_lut_out = L1_i38 & L1_i150 & (L1L4021 # L1L2021);
L1_reg_rdata[17] = DFFE(L1_reg_rdata[17]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[18] is slaveregister:inst_slaveregister|reg_rdata[18]
--operation mode is normal

L1_reg_rdata[18]_lut_out = L1L3911 & (L1L7911 # L1L8911 & L1L938);
L1_reg_rdata[18] = DFFE(L1_reg_rdata[18]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[19] is slaveregister:inst_slaveregister|reg_rdata[19]
--operation mode is normal

L1_reg_rdata[19]_lut_out = L1_i433 & L1L302 & (L1L1911 # L1L0911);
L1_reg_rdata[19] = DFFE(L1_reg_rdata[19]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[20] is slaveregister:inst_slaveregister|reg_rdata[20]
--operation mode is normal

L1_reg_rdata[20]_lut_out = L1L2711 # L1L3711 & (L1L6711 # L1L6811);
L1_reg_rdata[20] = DFFE(L1_reg_rdata[20]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[21] is slaveregister:inst_slaveregister|reg_rdata[21]
--operation mode is normal

L1_reg_rdata[21]_lut_out = L1L6511 # L1L3711 & (L1L8511 # L1L7611);
L1_reg_rdata[21] = DFFE(L1_reg_rdata[21]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[22] is slaveregister:inst_slaveregister|reg_rdata[22]
--operation mode is normal

L1_reg_rdata[22]_lut_out = L1_i433 & L1L302 & (L1L8411 # L1L4311);
L1_reg_rdata[22] = DFFE(L1_reg_rdata[22]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[23] is slaveregister:inst_slaveregister|reg_rdata[23]
--operation mode is normal

L1_reg_rdata[23]_lut_out = L1L5211 # L1L7211 # SD1_start_address[23] & L1L9501;
L1_reg_rdata[23] = DFFE(L1_reg_rdata[23]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[24] is slaveregister:inst_slaveregister|reg_rdata[24]
--operation mode is normal

L1_reg_rdata[24]_lut_out = L1L202 & (L1L2011 # L1L3011 & L1L4111);
L1_reg_rdata[24] = DFFE(L1_reg_rdata[24]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[25] is slaveregister:inst_slaveregister|reg_rdata[25]
--operation mode is normal

L1_reg_rdata[25]_lut_out = L1_i38 & L1_i150 & (L1L3901 # L1L4801);
L1_reg_rdata[25] = DFFE(L1_reg_rdata[25]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[26] is slaveregister:inst_slaveregister|reg_rdata[26]
--operation mode is normal

L1_reg_rdata[26]_lut_out = L1L0601 # L1L0401 & (L1L0701 # L1L4701);
L1_reg_rdata[26] = DFFE(L1_reg_rdata[26]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[27] is slaveregister:inst_slaveregister|reg_rdata[27]
--operation mode is normal

L1_reg_rdata[27]_lut_out = L1L4401 # L1L0401 & (L1L1501 # L1L5501);
L1_reg_rdata[27] = DFFE(L1_reg_rdata[27]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[28] is slaveregister:inst_slaveregister|reg_rdata[28]
--operation mode is normal

L1_reg_rdata[28]_lut_out = L1L0401 & (L1L2401 # L1L798 & R34_sload_path[28]);
L1_reg_rdata[28] = DFFE(L1_reg_rdata[28]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[29] is slaveregister:inst_slaveregister|reg_rdata[29]
--operation mode is normal

L1_reg_rdata[29]_lut_out = L1L8301 & (L1L979 # L1L479);
L1_reg_rdata[29] = DFFE(L1_reg_rdata[29]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[30] is slaveregister:inst_slaveregister|reg_rdata[30]
--operation mode is normal

L1_reg_rdata[30]_lut_out = L1L302 & L1L1301 & (VE1L73Q # !L1L103);
L1_reg_rdata[30] = DFFE(L1_reg_rdata[30]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_reg_rdata[31] is slaveregister:inst_slaveregister|reg_rdata[31]
--operation mode is normal

L1_reg_rdata[31]_lut_out = L1L4101 # L1L3201 & (L1L4201 # L1L7101);
L1_reg_rdata[31] = DFFE(L1_reg_rdata[31]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--XE1L1Q is slaveregister:inst_slaveregister|interrupts:inst_interrupts|intpld[0]~reg0
--operation mode is normal

XE1L1Q_lut_out = L1_int_enable[0] & !L1_int_clr[0] & (B1_now_action # XE1L1Q);
XE1L1Q = DFFE(XE1L1Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--XE1L2Q is slaveregister:inst_slaveregister|interrupts:inst_interrupts|intpld[1]~reg0
--operation mode is normal

XE1L2Q_lut_out = L1_int_enable[1] & !L1_int_clr[1] & (J1_RM_rate_update # XE1L2Q);
XE1L2Q = DFFE(XE1L2Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--XE1L3Q is slaveregister:inst_slaveregister|interrupts:inst_interrupts|intpld[2]~reg0
--operation mode is normal

XE1L3Q_lut_out = L1_int_enable[2] & !L1_int_clr[2] & (J1_sn_rate_update # XE1L3Q);
XE1L3Q = DFFE(XE1L3Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--BB1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~reg
--operation mode is normal

BB1L32Q_lut_out = BB1L2Q & BB1L6Q & BB1L61 & !BB1L3Q;
BB1L32Q = DFFE(BB1L32Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , );


--T1_CMD_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT
--operation mode is normal

T1_CMD_WAIT_lut_out = !W1L81Q & (T1L31 # T1L51);
T1_CMD_WAIT = DFFE(T1_CMD_WAIT_lut_out, GLOBAL(UE1_outclock0), , , );


--W1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|RES~reg
--operation mode is normal

W1L81Q_lut_out = (R32_sload_path[1] & R32_sload_path[2] & R32_sload_path[3] & !R32_sload_path[0]) & CASCADE(W1L71);
W1L81Q = DFFE(W1L81Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GD1L4Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~reg
--operation mode is normal

GD1L4Q_lut_out = !GD1L3 & (!GD1_TXSHFT & GD1L7Q # !GD1L5);
GD1L4Q = DFFE(GD1L4Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--GD1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~reg
--operation mode is normal

GD1L7Q_lut_out = GD1L7Q & (!GD1_TXSHFT # !R61L11) # !GD1L5;
GD1L7Q = DFFE(GD1L7Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--R51_pre_sclr is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr
--operation mode is normal

R51_pre_sclr = XB11_aeb_out # !GD1L7Q;


--DB1_CTRL_OK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTRL_OK
--operation mode is normal

DB1_CTRL_OK_lut_out = NB1L11Q & DB1_EOF_WAIT & !HB1L7 & !NB1L92Q;
DB1_CTRL_OK = DFFE(DB1_CTRL_OK_lut_out, GLOBAL(UE1_outclock0), , , );


--BB1_domlev_up_rq_ is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_up_rq_
--operation mode is normal

BB1_domlev_up_rq__lut_out = SB1_dffs[7];
BB1_domlev_up_rq_ = DFFE(BB1_domlev_up_rq__lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , DB1L1);


--RC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~72
--operation mode is normal

RC1L51 = !R41_pre_out[4] # !R41_pre_out[5] # !R41_pre_out[6] # !R41_pre_out[7];


--RC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|op_1~73
--operation mode is normal

RC1L61 = !R41_q[0] # !R41_pre_out[1] # !R41_pre_out[2] # !R41_pre_out[3];


--RC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|daclev_up~0
--operation mode is normal

RC1L41 = DB1_CTRL_OK & BB1_domlev_up_rq_ & (RC1L51 # RC1L61);


--T1_CLR_BUF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CLR_BUF
--operation mode is normal

T1_CLR_BUF_lut_out = BB1L7Q & !W1L81Q & (T1_CRES_WAIT # T1_CMD_WAIT);
T1_CLR_BUF = DFFE(T1_CLR_BUF_lut_out, GLOBAL(UE1_outclock0), , , );


--BB1_domlev_dn_rq_ is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_dn_rq_
--operation mode is normal

BB1_domlev_dn_rq__lut_out = SB1_dffs[6];
BB1_domlev_dn_rq_ = DFFE(BB1_domlev_dn_rq__lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , DB1L1);


--RC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~237
--operation mode is normal

RC1L1 = DB1_CTRL_OK & R41_pre_out[7] & (R41_pre_out[6] # R41_pre_out[5]);


--RC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl_var_sig:inst2|_~238
--operation mode is normal

RC1L2 = T1_CLR_BUF # RC1L41 # BB1_domlev_dn_rq_ & RC1L1;


--SB4_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

SB4_dffs[1]_lut_out = SC1L21 & (SB4_dffs[2] # GD1L9Q) # !SC1L21 & SB4_dffs[2] & !GD1L9Q;
SB4_dffs[1] = DFFE(SB4_dffs[1]_lut_out, GLOBAL(UE1_outclock0), GD1L7Q, , GD1L8Q);


--GD1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_load~reg
--operation mode is normal

GD1L9Q_lut_out = !GD1L5 & (R61L11 & GD1_TXSHFT # !GD1L7Q);
GD1L9Q = DFFE(GD1L9Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--GD1L8Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_ena~reg
--operation mode is normal

GD1L8Q_lut_out = GD1L1 # GD1L6 & (XC1L63Q # XC1L15Q);
GD1L8Q = DFFE(GD1L8Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--W1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~93
--operation mode is normal

W1L7 = !R42_sload_path[11] & !R42_sload_path[12] & !R42_sload_path[13] & !R42_sload_path[14];


--W1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~94
--operation mode is normal

W1L8 = R42_sload_path[8] & !R42_sload_path[7] & !R42_sload_path[9] & !R42_sload_path[10];


--W1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~95
--operation mode is normal

W1L9 = R42_sload_path[3] & R42_sload_path[5] & !R42_sload_path[6];


--W1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~96
--operation mode is normal

W1L01 = W1L7 & W1L8 & W1L9 & !R42_sload_path[0];

--W1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~104
--operation mode is normal

W1L21 = W1L7 & W1L8 & W1L9 & !R42_sload_path[0];


--W1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~99
--operation mode is normal

W1L1 = R42_sload_path[4] & !R42_sload_path[1] & !R42_sload_path[2];


--T1_SEND_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SEND_WT
--operation mode is normal

T1_SEND_WT_lut_out = !W1L81Q & (T1L83 # T1_SEND_WT & !W1L31Q);
T1_SEND_WT = DFFE(T1_SEND_WT_lut_out, GLOBAL(UE1_outclock0), , , );


--T1_REC_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|REC_WT
--operation mode is normal

T1_REC_WT_lut_out = !W1L81Q & (T1L33 # T1_REC_WT & !W1L31Q);
T1_REC_WT = DFFE(T1_REC_WT_lut_out, GLOBAL(UE1_outclock0), , , );


--T1_SND_PULSE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_PULSE
--operation mode is normal

T1_SND_PULSE_lut_out = !W1L81Q & (T1L94 # W1L31Q & T1_SEND_WT);
T1_SND_PULSE = DFFE(T1_SND_PULSE_lut_out, GLOBAL(UE1_outclock0), , , );


--T1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|timer_clrn~21
--operation mode is normal

T1L25 = !T1_SEND_WT & !T1_REC_WT & !T1_SND_PULSE;


--W1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~100
--operation mode is normal

W1L2 = W1L01 & R42_sload_path[4] & !R42_sload_path[1] & !R42_sload_path[2];


--TD1_launch_mode_A[1] is daq:inst_daq|trigger:inst_trigger|launch_mode_A[1]
--operation mode is normal

TD1_launch_mode_A[1]_lut_out = TD1L53 & (TD1_ATWDTrigger_A_sig # !TD1L43 & TD1_i40);
TD1_launch_mode_A[1] = DFFE(TD1_launch_mode_A[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_launch_mode_A[0] is daq:inst_daq|trigger:inst_trigger|launch_mode_A[0]
--operation mode is normal

TD1_launch_mode_A[0]_lut_out = (TD1_ATWDTrigger_A_sig # TD1_i40 & (TD1L33 # TD1L63)) & CASCADE(TD1L73);
TD1_launch_mode_A[0] = DFFE(TD1_launch_mode_A[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_discMPE is daq:inst_daq|trigger:inst_trigger|discMPE
--operation mode is normal

TD1_discMPE_lut_out = VCC;
TD1_discMPE = DFFE(TD1_discMPE_lut_out, MultiSPE, !TD1_rst_trigger_mpe, , );


--TD1_discSPE is daq:inst_daq|trigger:inst_trigger|discSPE
--operation mode is normal

TD1_discSPE_lut_out = VCC;
TD1_discSPE = DFFE(TD1_discSPE_lut_out, OneSPE, !TD1_rst_trigger_spe, , );


--K1L4Q is ROC:inst_ROC|RST~reg0
--operation mode is normal

K1L4Q_lut_out = !K1L3Q;
K1L4Q = DFFE(K1L4Q_lut_out, GLOBAL(UE1_outclock0), , , );


--CE1L613Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~24
--operation mode is normal

CE1L613Q_lut_out = CE1L57 # YD1L86 & CE1L613Q & !CE1L82;
CE1L613Q = DFFE(CE1L613Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L513Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~23
--operation mode is normal

CE1L513Q_lut_out = YD1L86 & CE1L223Q & (L1_DAQ_ctrl_local.ATWD_mode[1] # !CE1L86);
CE1L513Q = DFFE(CE1L513Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L313Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~21
--operation mode is normal

CE1L313Q_lut_out = CE1L713Q # CE1L38 # CE1L313Q & !CE1L142;
CE1L313Q = DFFE(CE1L313Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L822 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6850
--operation mode is normal

CE1L822 = !CE1L513Q & !CE1L313Q;


--CE1L023Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~28
--operation mode is normal

CE1L023Q_lut_out = CE1L913Q;
CE1L023Q = DFFE(CE1L023Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L913Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~27
--operation mode is normal

CE1L913Q_lut_out = CE1L813Q;
CE1L913Q = DFFE(CE1L913Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L423Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~32
--operation mode is normal

CE1L423Q_lut_out = CE1L142 & (CE1L313Q # CE1L423Q & !VD1_TriggerComplete_sync) # !CE1L142 & CE1L423Q & !VD1_TriggerComplete_sync;
CE1L423Q = DFFE(CE1L423Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L323Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~31
--operation mode is normal

CE1L323Q_lut_out = CE1L413Q # YD1L86 & CE1L323Q & !CE1L172;
CE1L323Q = DFFE(CE1L323Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L922 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6851
--operation mode is normal

CE1L922 = !CE1L023Q & !CE1L913Q & !CE1L423Q & !CE1L323Q;


--CE1L713Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~25
--operation mode is normal

CE1L713Q_lut_out = !CE1L213Q;
CE1L713Q = DFFE(CE1L713Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L413Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~22
--operation mode is normal

CE1L413Q_lut_out = CE1L513Q # VD1_TriggerComplete_sync & CE1L423Q;
CE1L413Q = DFFE(CE1L413Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L032 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6852
--operation mode is normal

CE1L032 = CE1L822 & CE1L922 & !CE1L713Q & !CE1L413Q;


--CE1L123Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~29
--operation mode is normal

CE1L123Q_lut_out = CE1L023Q;
CE1L123Q = DFFE(CE1L123Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L813Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~26
--operation mode is normal

CE1L813Q_lut_out = CE1L67 # CE1L613Q & (CE1L82 # !YD1L86);
CE1L813Q = DFFE(CE1L813Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L132 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6853
--operation mode is normal

CE1L132 = !CE1L123Q & !CE1L813Q;


--CE1_counterclk_high is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_high
--operation mode is normal

CE1_counterclk_high_lut_out = CE1L442 # CE1L613Q & (CE1L82 # !YD1L86);
CE1_counterclk_high = DFFE(CE1_counterclk_high_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_counterclk_low is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_low
--operation mode is normal

CE1_counterclk_low_lut_out = CE1L542 # CE1_counterclk_low & (CE1L513Q # !CE1L342);
CE1_counterclk_low = DFFE(CE1_counterclk_low_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_counter_clock_cclk is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counter_clock_cclk
--operation mode is normal

CE1_counter_clock_cclk_lut_out = CE1_counterclk_high # !CE1_counterclk_low & !CE1_counter_clock_cclk;
CE1_counter_clock_cclk = DFFE(CE1_counter_clock_cclk_lut_out, GLOBAL(UE2_outclock1), , , !K1L4Q);


--CE1L232 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6854
--operation mode is normal

CE1L232 = !CE1L713Q & !CE1L513Q & !CE1L313Q & !CE1L613Q;


--CE1L332 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6855
--operation mode is normal

CE1L332 = CE1L423Q # CE1L323Q # CE1L413Q # !CE1L232;


--CE1L223Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~30
--operation mode is normal

CE1L223Q_lut_out = CE1L123Q & (YD1L58Q # CE1L062 # !BE1L6);
CE1L223Q = DFFE(CE1L223Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L432 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6857
--operation mode is normal

CE1L432 = !CE1L223Q & !CE1L123Q & !CE1L813Q;


--CE1L213Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~20
--operation mode is normal

CE1L213Q_lut_out = VCC;
CE1L213Q = DFFE(CE1L213Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L47 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~245
--operation mode is normal

CE1L47 = CE1L513Q & (CE1_channel[0] $ CE1_channel[1]);


--CE1L532 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6858
--operation mode is normal

CE1L532 = CE1L922 & !CE1L713Q & !CE1L413Q & !CE1L613Q;


--CE1L632 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6860
--operation mode is normal

CE1L632 = !CE1L223Q & !CE1L123Q & !CE1L813Q & !CE1L413Q;

--CE1L352 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6884
--operation mode is normal

CE1L352 = !CE1L223Q & !CE1L123Q & !CE1L813Q & !CE1L413Q;


--CE1L732 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6861
--operation mode is normal

CE1L732 = !CE1L713Q & !CE1L613Q;


--CE1L832 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6862
--operation mode is normal

CE1L832 = CE1L632 & CE1L732 & !CE1L023Q & !CE1L913Q;


--CE1L932 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6863
--operation mode is normal

CE1L932 = CE1L713Q # CE1L313Q # CE1L613Q # !CE1L922;


--CE1L042 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6864
--operation mode is normal

CE1L042 = CE1L213Q & !CE1L223Q & !CE1L123Q & !CE1L813Q;


--CE1L07 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~42
--operation mode is normal

CE1L07 = CE1L513Q # CE1L313Q # !CE1L213Q;


--TD1_launch_mode_B[0] is daq:inst_daq|trigger:inst_trigger|launch_mode_B[0]
--operation mode is normal

TD1_launch_mode_B[0]_lut_out = (TD1_ATWDTrigger_B_sig # TD1_i59 & (TD1L33 # TD1L63)) & CASCADE(TD1L93);
TD1_launch_mode_B[0] = DFFE(TD1_launch_mode_B[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_launch_mode_B[1] is daq:inst_daq|trigger:inst_trigger|launch_mode_B[1]
--operation mode is normal

TD1_launch_mode_B[1]_lut_out = TD1L83 & (TD1_ATWDTrigger_B_sig # !TD1L43 & TD1_i59);
TD1_launch_mode_B[1] = DFFE(TD1_launch_mode_B[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L713Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~24
--operation mode is normal

CE2L713Q_lut_out = CE2L47 # YD2L07 & CE2L713Q & !CE2L82;
CE2L713Q = DFFE(CE2L713Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L423Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~32
--operation mode is normal

CE2L423Q_lut_out = CE2L042 & (CE2L413Q # CE2L423Q & !VD2_TriggerComplete_sync) # !CE2L042 & CE2L423Q & !VD2_TriggerComplete_sync;
CE2L423Q = DFFE(CE2L423Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L023Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~28
--operation mode is normal

CE2L023Q_lut_out = CE2L913Q;
CE2L023Q = DFFE(CE2L023Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L722 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6898
--operation mode is normal

CE2L722 = !CE2L423Q & !CE2L023Q;


--CE2L323Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~31
--operation mode is normal

CE2L323Q_lut_out = CE2L513Q # YD2L07 & CE2L323Q & !CE2L372;
CE2L323Q = DFFE(CE2L323Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L822 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6899
--operation mode is normal

CE2L822 = !CE2L323Q & !CE1L713Q;


--CE2L613Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~23
--operation mode is normal

CE2L613Q_lut_out = YD2L07 & CE2L223Q & (L1_DAQ_ctrl_local.ATWD_mode[1] # !CE2L86);
CE2L613Q = DFFE(CE2L613Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L413Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~21
--operation mode is normal

CE2L413Q_lut_out = CE2L28 # CE1L713Q # CE2L413Q & !CE2L042;
CE2L413Q = DFFE(CE2L413Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L513Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~22
--operation mode is normal

CE2L513Q_lut_out = CE2L613Q # VD2_TriggerComplete_sync & CE2L423Q;
CE2L513Q = DFFE(CE2L513Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L922 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6900
--operation mode is normal

CE2L922 = !CE2L613Q & !CE2L413Q & !CE2L513Q;


--CE2L913Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~27
--operation mode is normal

CE2L913Q_lut_out = CE2L813Q;
CE2L913Q = DFFE(CE2L913Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L032 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6901
--operation mode is normal

CE2L032 = CE2L722 & CE2L822 & CE2L922 & !CE2L913Q;


--CE2L123Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~29
--operation mode is normal

CE2L123Q_lut_out = CE2L023Q;
CE2L123Q = DFFE(CE2L123Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L813Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~26
--operation mode is normal

CE2L813Q_lut_out = CE2L57 # CE2L713Q & (CE2L82 # !YD2L07);
CE2L813Q = DFFE(CE2L813Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L132 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6902
--operation mode is normal

CE2L132 = !CE2L123Q & !CE2L813Q;


--CE2_counterclk_high is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_high
--operation mode is normal

CE2_counterclk_high_lut_out = CE2L142 # CE2L713Q & (CE2L82 # !YD2L07);
CE2_counterclk_high = DFFE(CE2_counterclk_high_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_counterclk_low is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_low
--operation mode is normal

CE2_counterclk_low_lut_out = CE2L242 # CE2_counterclk_low & (CE2L613Q # !CE2L932);
CE2_counterclk_low = DFFE(CE2_counterclk_low_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_counter_clock_cclk is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counter_clock_cclk
--operation mode is normal

CE2_counter_clock_cclk_lut_out = CE2_counterclk_high # !CE2_counterclk_low & !CE2_counter_clock_cclk;
CE2_counter_clock_cclk = DFFE(CE2_counter_clock_cclk_lut_out, GLOBAL(UE2_outclock1), , , !K1L4Q);


--CE2L223Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~30
--operation mode is normal

CE2L223Q_lut_out = CE2L123Q & (YD2L19Q # CE2L262 # !BE2L6);
CE2L223Q = DFFE(CE2L223Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L232 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6903
--operation mode is normal

CE2L232 = !CE2L223Q & !CE2L123Q & !CE2L813Q;


--CE2L332 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6904
--operation mode is normal

CE2L332 = !CE2L513Q & !CE2L713Q;


--CE2L432 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6905
--operation mode is normal

CE2L432 = !CE2L423Q & !CE2L023Q & !CE2L913Q;


--CE2L17 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~48
--operation mode is normal

CE2L17 = !CE2L822 # !CE2L432 # !CE2L332 # !CE2L232;


--CE2L532 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6906
--operation mode is normal

CE2L532 = CE2L332 & CE2L722 & CE2L822 & !CE2L913Q;


--CE2L632 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6908
--operation mode is normal

CE2L632 = CE2L413Q # CE2L713Q;


--CE2L732 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6909
--operation mode is normal

CE2L732 = CE2L1Q & (CE2L632 # !CE2L822 # !CE2L432);


--CE2L07 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~37
--operation mode is normal

CE2L07 = CE2L513Q # CE2L323Q # !CE2L432 # !CE2L232;


--CE2L832 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6911
--operation mode is normal

CE2L832 = !CE2L613Q & !CE2L413Q;


--CE2L932 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6912
--operation mode is normal

CE2L932 = CE2L722 & !CE2L323Q & !CE2L913Q & !CE1L713Q;


--L1_CS_ctrl_local.CS_enable[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]
--operation mode is normal

L1_CS_ctrl_local.CS_enable[1]_lut_out = DF1_MASTERHWDATA[1];
L1_CS_ctrl_local.CS_enable[1] = DFFE(L1_CS_ctrl_local.CS_enable[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--B1_now_action is calibration_sources:inst_calibration_sources|now_action
--operation mode is normal

B1_now_action_lut_out = !B1_now_cnt[4] & !B1_now_cnt[2] & B1L521 & B1_now_cnt[3];
B1_now_action = DFFE(B1_now_action_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--B1L321 is calibration_sources:inst_calibration_sources|i~580
--operation mode is normal

B1L321 = R2_sload_path[0] & R2_sload_path[1];


--B1L421 is calibration_sources:inst_calibration_sources|i~581
--operation mode is normal

B1L421 = R2_sload_path[4] # R2_sload_path[3] & (B1L321 # R2_sload_path[2]);


--B1L66Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[3]~reg0
--operation mode is normal

B1L66Q_lut_out = B1L221 & (B1L99 & NC02_q[7] # !B1L99 & B1L001) # !B1L221 & B1L001;
B1L66Q = DFFE(B1L66Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1_i445 is calibration_sources:inst_calibration_sources|i445
--operation mode is normal

B1_i445_lut_out = B1L621 # B1L721 # !R1_q[5] # !R1_q[4];
B1_i445 = DFFE(B1_i445_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--B1L56Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[2]~reg0
--operation mode is normal

B1L56Q_lut_out = B1L221 & (B1L99 & NC02_q[6] # !B1L99 & B1L101) # !B1L221 & B1L101;
B1L56Q = DFFE(B1L56Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L46Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[1]~reg0
--operation mode is normal

B1L46Q_lut_out = B1L221 & (B1L99 & NC02_q[5] # !B1L99 & B1L201) # !B1L221 & B1L201;
B1L46Q = DFFE(B1L46Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L36Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[0]~reg0
--operation mode is normal

B1L36Q_lut_out = B1L221 & (B1L99 & NC02_q[4] # !B1L99 & B1L301) # !B1L221 & B1L301;
B1L36Q = DFFE(B1L36Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L26Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[3]~reg0
--operation mode is normal

B1L26Q_lut_out = B1L221 & (B1L99 & NC02_q[3] # !B1L99 & B1L401) # !B1L221 & B1L401;
B1L26Q = DFFE(B1L26Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L16Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[2]~reg0
--operation mode is normal

B1L16Q_lut_out = B1L221 & (B1L99 & NC02_q[2] # !B1L99 & B1L501) # !B1L221 & B1L501;
B1L16Q = DFFE(B1L16Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L06Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[1]~reg0
--operation mode is normal

B1L06Q_lut_out = B1L221 & (B1L99 & NC02_q[1] # !B1L99 & B1L601) # !B1L221 & B1L601;
B1L06Q = DFFE(B1L06Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L95Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[0]~reg0
--operation mode is normal

B1L95Q_lut_out = B1L221 & (B1L99 & NC02_q[0] # !B1L99 & B1L701) # !B1L221 & B1L701;
B1L95Q = DFFE(B1L95Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L551Q is calibration_sources:inst_calibration_sources|R2BUS[7]~reg0
--operation mode is normal

B1L551Q_lut_out = B1L801 & NC02_q[7] # !B1L801 & (B1L551Q # !B1_i445);
B1L551Q = DFFE(B1L551Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L451Q is calibration_sources:inst_calibration_sources|R2BUS[6]~reg0
--operation mode is normal

B1L451Q_lut_out = B1L801 & NC02_q[6] # !B1L801 & (B1L451Q # !B1_i445);
B1L451Q = DFFE(B1L451Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L351Q is calibration_sources:inst_calibration_sources|R2BUS[5]~reg0
--operation mode is normal

B1L351Q_lut_out = B1L801 & NC02_q[5] # !B1L801 & (B1L351Q # !B1_i445);
B1L351Q = DFFE(B1L351Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L251Q is calibration_sources:inst_calibration_sources|R2BUS[4]~reg0
--operation mode is normal

B1L251Q_lut_out = B1L801 & NC02_q[4] # !B1L801 & (B1L251Q # !B1_i445);
B1L251Q = DFFE(B1L251Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L151Q is calibration_sources:inst_calibration_sources|R2BUS[3]~reg0
--operation mode is normal

B1L151Q_lut_out = B1L801 & NC02_q[3] # !B1L801 & (B1L151Q # !B1_i445);
B1L151Q = DFFE(B1L151Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L051Q is calibration_sources:inst_calibration_sources|R2BUS[2]~reg0
--operation mode is normal

B1L051Q_lut_out = B1L801 & NC02_q[2] # !B1L801 & (B1L051Q # !B1_i445);
B1L051Q = DFFE(B1L051Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L941Q is calibration_sources:inst_calibration_sources|R2BUS[1]~reg0
--operation mode is normal

B1L941Q_lut_out = B1L801 & NC02_q[1] # !B1L801 & (B1L941Q # !B1_i445);
B1L941Q = DFFE(B1L941Q_lut_out, GLOBAL(UE1_outclock1), , , );


--B1L841Q is calibration_sources:inst_calibration_sources|R2BUS[0]~reg0
--operation mode is normal

B1L841Q_lut_out = B1L801 & NC02_q[0] # !B1L801 & (B1L841Q # !B1_i445);
B1L841Q = DFFE(B1L841Q_lut_out, GLOBAL(UE1_outclock1), , , );


--L1_CS_ctrl_local.CS_enable[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[2]
--operation mode is normal

L1_CS_ctrl_local.CS_enable[2]_lut_out = DF1_MASTERHWDATA[2];
L1_CS_ctrl_local.CS_enable[2] = DFFE(L1_CS_ctrl_local.CS_enable[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1_CS_ctrl_local.CS_enable[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[3]
--operation mode is normal

L1_CS_ctrl_local.CS_enable[3]_lut_out = DF1_MASTERHWDATA[3];
L1_CS_ctrl_local.CS_enable[3] = DFFE(L1_CS_ctrl_local.CS_enable[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--B1L29 is calibration_sources:inst_calibration_sources|i293~53
--operation mode is normal

B1L29 = !R2_sload_path[0] & !R2_sload_path[1];


--B1L89 is calibration_sources:inst_calibration_sources|i315~13
--operation mode is normal

B1L89 = !R2_sload_path[3] & (B1L29 # !R2_sload_path[2]) # !R2_sload_path[4];


--VE1L34Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[10]~reg0
--operation mode is normal

VE1L34Q_lut_out = VE1L31 & (DF1_MASTERHADDR[10] # VE1L34Q & !VE1L61) # !VE1L31 & VE1L34Q & !VE1L61;
VE1L34Q = DFFE(VE1L34Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L24Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[9]~reg0
--operation mode is normal

VE1L24Q_lut_out = VE1L31 & (DF1_MASTERHADDR[9] # VE1L24Q & !VE1L61) # !VE1L31 & VE1L24Q & !VE1L61;
VE1L24Q = DFFE(VE1L24Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L54Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[12]~reg0
--operation mode is normal

VE1L54Q_lut_out = VE1L31 & (DF1_MASTERHADDR[12] # VE1L54Q & !VE1L61) # !VE1L31 & VE1L54Q & !VE1L61;
VE1L54Q = DFFE(VE1L54Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L64Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[13]~reg0
--operation mode is normal

VE1L64Q_lut_out = VE1L31 & (DF1_MASTERHADDR[13] # VE1L64Q & !VE1L61) # !VE1L31 & VE1L64Q & !VE1L61;
VE1L64Q = DFFE(VE1L64Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L44Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[11]~reg0
--operation mode is normal

VE1L44Q_lut_out = VE1L31 & (DF1_MASTERHADDR[11] # VE1L44Q & !VE1L61) # !VE1L31 & VE1L44Q & !VE1L61;
VE1L44Q = DFFE(VE1L44Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L192 is slaveregister:inst_slaveregister|i38~27
--operation mode is normal

L1L192 = !VE1L54Q & !VE1L64Q & !VE1L44Q;


--L1_i38 is slaveregister:inst_slaveregister|i38
--operation mode is normal

L1_i38 = VE1L34Q # VE1L24Q # !L1L192;


--VE1L74Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_enable~reg0
--operation mode is normal

VE1L74Q_lut_out = VE1L71 # VE1L6 & (VE1L81 # VE1L91);
VE1L74Q = DFFE(VE1L74Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L84Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_write~reg0
--operation mode is normal

VE1L84Q_lut_out = VE1L02 # VE1L84Q & (VE1L35Q # !VE1L61);
VE1L84Q = DFFE(VE1L84Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L472 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~17
--operation mode is normal

L1L472 = VE1L74Q & VE1L84Q;


--VE1L14Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[8]~reg0
--operation mode is normal

VE1L14Q_lut_out = VE1L31 & (DF1_MASTERHADDR[8] # VE1L14Q & !VE1L61) # !VE1L31 & VE1L14Q & !VE1L61;
VE1L14Q = DFFE(VE1L14Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L73Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[4]~reg0
--operation mode is normal

VE1L73Q_lut_out = VE1L31 & (DF1_MASTERHADDR[4] # VE1L73Q & !VE1L61) # !VE1L31 & VE1L73Q & !VE1L61;
VE1L73Q = DFFE(VE1L73Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L793 is slaveregister:inst_slaveregister|i4802~992
--operation mode is normal

L1L793 = VE1L34Q & !VE1L54Q & !VE1L64Q & !VE1L44Q;


--VE1L04Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[7]~reg0
--operation mode is normal

VE1L04Q_lut_out = VE1L31 & (DF1_MASTERHADDR[7] # VE1L04Q & !VE1L61) # !VE1L31 & VE1L04Q & !VE1L61;
VE1L04Q = DFFE(VE1L04Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L93Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[6]~reg0
--operation mode is normal

VE1L93Q_lut_out = VE1L31 & (DF1_MASTERHADDR[6] # VE1L93Q & !VE1L61) # !VE1L31 & VE1L93Q & !VE1L61;
VE1L93Q = DFFE(VE1L93Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L492 is slaveregister:inst_slaveregister|i306~35
--operation mode is normal

L1L492 = L1L793 & !VE1L24Q & !VE1L04Q & !VE1L93Q;


--VE1L63Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[3]~reg0
--operation mode is normal

VE1L63Q_lut_out = VE1L31 & (DF1_MASTERHADDR[3] # VE1L63Q & !VE1L61) # !VE1L31 & VE1L63Q & !VE1L61;
VE1L63Q = DFFE(VE1L63Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L53Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[2]~reg0
--operation mode is normal

VE1L53Q_lut_out = VE1L31 & (DF1_MASTERHADDR[2] # VE1L53Q & !VE1L61) # !VE1L31 & VE1L53Q & !VE1L61;
VE1L53Q = DFFE(VE1L53Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L83Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[5]~reg0
--operation mode is normal

VE1L83Q_lut_out = VE1L31 & (DF1_MASTERHADDR[5] # VE1L83Q & !VE1L61) # !VE1L31 & VE1L83Q & !VE1L61;
VE1L83Q = DFFE(VE1L83Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L792 is slaveregister:inst_slaveregister|i334~23
--operation mode is normal

L1L792 = !VE1L63Q & !VE1L53Q & !VE1L83Q;


--L1_i150 is slaveregister:inst_slaveregister|i150
--operation mode is normal

L1_i150 = VE1L14Q # VE1L73Q # !L1L792 # !L1L492;


--L1L613 is slaveregister:inst_slaveregister|i1162~31
--operation mode is normal

L1L613 = L1L793 & VE1L93Q & !VE1L24Q & !VE1L04Q;


--L1L433 is slaveregister:inst_slaveregister|i2187~29
--operation mode is normal

L1L433 = !VE1L63Q & !VE1L83Q & !VE1L73Q;


--L1L798 is slaveregister:inst_slaveregister|i5469~377
--operation mode is normal

L1L798 = L1L613 & L1L433 & !VE1L53Q & !VE1L14Q;


--L1L0541 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~73
--operation mode is normal

L1L0541 = L1_i38 & L1L472 & L1_i150 & !L1L798;


--L1_i412 is slaveregister:inst_slaveregister|i412
--operation mode is normal

L1_i412 = VE1L14Q # !VE1L83Q # !L1L492;


--L1_i433 is slaveregister:inst_slaveregister|i433
--operation mode is normal

L1_i433 = L1_i412 # VE1L63Q # VE1L53Q # VE1L73Q;


--L1_i1064 is slaveregister:inst_slaveregister|i1064
--operation mode is normal

L1_i1064 = VE1L83Q # VE1L14Q # !VE1L73Q # !L1L613;


--L1_i1176 is slaveregister:inst_slaveregister|i1176
--operation mode is normal

L1_i1176 = VE1L14Q # VE1L73Q # !VE1L83Q # !L1L613;


--L1L468 is slaveregister:inst_slaveregister|i5421~72
--operation mode is normal

L1L468 = VE1L63Q # VE1L53Q # L1_i1064 & L1_i1176;


--L1L813 is slaveregister:inst_slaveregister|i1176~107
--operation mode is normal

L1L813 = VE1L83Q & !VE1L73Q;


--L1L733 is slaveregister:inst_slaveregister|i2341~25
--operation mode is normal

L1L733 = L1L793 & VE1L04Q & !VE1L24Q & !VE1L14Q;


--L1_i1924 is slaveregister:inst_slaveregister|i1924
--operation mode is normal

L1_i1924 = VE1L63Q # VE1L93Q # !L1L733 # !L1L813;


--L1L623 is slaveregister:inst_slaveregister|i1653~73
--operation mode is normal

L1L623 = !VE1L83Q & !VE1L73Q;


--L1_i2187 is slaveregister:inst_slaveregister|i2187
--operation mode is normal

L1_i2187 = VE1L63Q # !VE1L93Q # !L1L733 # !L1L623;


--L1L833 is slaveregister:inst_slaveregister|i2341~26
--operation mode is normal

L1L833 = VE1L04Q & !VE1L14Q;


--L1_i1639 is slaveregister:inst_slaveregister|i1639
--operation mode is normal

L1_i1639 = VE1L24Q # VE1L93Q # !L1L833 # !L1L793;


--L1L823 is slaveregister:inst_slaveregister|i1667~15
--operation mode is normal

L1L823 = L1L623 & !L1_i1639 & !VE1L63Q & !VE1L53Q;


--L1L852 is slaveregister:inst_slaveregister|CS_FL_aux_reset_local~47
--operation mode is normal

L1L852 = !L1L823 & (VE1L53Q # L1_i1924 & L1_i2187);


--L1L952 is slaveregister:inst_slaveregister|CS_FL_aux_reset_local~48
--operation mode is normal

L1L952 = L1L0541 & L1_i433 & L1L468 & L1L852;


--L1L227 is slaveregister:inst_slaveregister|i5218~156
--operation mode is normal

L1L227 = VE1L63Q & !VE1L53Q;


--L1_i1408 is slaveregister:inst_slaveregister|i1408
--operation mode is normal

L1_i1408 = VE1L14Q # !L1L227 # !L1L813 # !L1L613;


--L1_i2341 is slaveregister:inst_slaveregister|i2341
--operation mode is normal

L1_i2341 = VE1L24Q # !VE1L93Q # !L1L833 # !L1L793;


--L1_i2284 is slaveregister:inst_slaveregister|i2284
--operation mode is normal

L1_i2284 = L1_i2341 # VE1L63Q # VE1L53Q # !L1L813;


--L1L752 is slaveregister:inst_slaveregister|CS_FL_aux_reset_local~0
--operation mode is normal

L1L752 = L1L952 & L1_i1408 & !L1_i2284 & !K1L4Q;


--TE1L1Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|COINCIDENCE_OUT~reg0
--operation mode is normal

TE1L1Q_lut_out = TE1L3 # TE1L4 # TE1L5 # TE1L6;
TE1L1Q = DFFE(TE1L1Q_lut_out, GLOBAL(UE1_outclock1), , , );


--TE1_i68 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i68
--operation mode is normal

TE1_i68_lut_out = !TE1L91Q & !TE1L81Q & !TE1L02Q & !TE1L7;
TE1_i68 = DFFE(TE1_i68_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L1Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|COINCIDENCE_OUT~reg0
--operation mode is normal

TE2L1Q_lut_out = TE2L3 # TE2L4 # TE2L5 # TE2L6;
TE2L1Q = DFFE(TE2L1Q_lut_out, GLOBAL(UE1_outclock1), , , );


--TE2_i68 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i68
--operation mode is normal

TE2_i68_lut_out = !TE2L91Q & !TE2L81Q & !TE2L02Q & !TE2L7;
TE2_i68 = DFFE(TE2_i68_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--A1L802 is i~28
--operation mode is normal

A1L802 = QD1L522Q # QD1L422Q # QD1L322Q # QD1L222Q;


--L1L3641Q is slaveregister:inst_slaveregister|TC[9]~reg0
--operation mode is normal

L1L3641Q_lut_out = DF1_MASTERHWDATA[1];
L1L3641Q = DFFE(L1L3641Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L9921);


--L1L2641Q is slaveregister:inst_slaveregister|TC[8]~reg0
--operation mode is normal

L1L2641Q_lut_out = DF1_MASTERHWDATA[0];
L1L2641Q = DFFE(L1L2641Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L9921);


--QD1L1Q is daq:inst_daq|ahb_master:inst_ahb_master|bus_error~reg0
--operation mode is normal

QD1L1Q_lut_out = QD1L812Q;
QD1L1Q = DFFE(QD1L1Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--NB1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg
--operation mode is normal

NB1L01Q_lut_out = NB1_rxcteq5 & (NB1L12Q # AC1L51Q & NB1L52Q);
NB1L01Q = DFFE(NB1L01Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--DB1_DAT_MSG is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DAT_MSG
--operation mode is normal

DB1_DAT_MSG_lut_out = BB1L5 & (DB1L3 # DB1L2 & DB1_DAT_MSG) # !BB1L5 & DB1L2 & DB1_DAT_MSG;
DB1_DAT_MSG = DFFE(DB1_DAT_MSG_lut_out, GLOBAL(UE1_outclock0), !W1L81Q, , );


--DB1_BYTE0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0
--operation mode is normal

DB1_BYTE0_lut_out = !NB1L92Q & (DB1L5 # NB1L01Q & DB1L6);
DB1_BYTE0 = DFFE(DB1_BYTE0_lut_out, GLOBAL(UE1_outclock0), , , );


--NB1L92Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg
--operation mode is normal

NB1L92Q_lut_out = NB1L1 & NB1L2 & NB1L3 & !SB1_dffs[3];
NB1L92Q = DFFE(NB1L92Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--U1_inst45[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[0]
--operation mode is normal

U1_inst45[0]_lut_out = SB1_dffs[0];
U1_inst45[0] = DFFE(U1_inst45[0]_lut_out, GLOBAL(UE1_outclock0), , , DB1L01);


--DB1_MTYPE_LEN1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|MTYPE_LEN1
--operation mode is normal

DB1_MTYPE_LEN1_lut_out = !NB1L92Q & (NB1L01Q & DB1_LEN0 # !NB1L01Q & DB1_MTYPE_LEN1);
DB1_MTYPE_LEN1 = DFFE(DB1_MTYPE_LEN1_lut_out, GLOBAL(UE1_outclock0), , , );


--DB1_BYTE1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE1
--operation mode is normal

DB1_BYTE1_lut_out = !NB1L92Q & (DB1_DPR_DAT_WR # DB1_BYTE1 & !NB1L01Q);
DB1_BYTE1 = DFFE(DB1_BYTE1_lut_out, GLOBAL(UE1_outclock0), , , );


--DB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0b~0
--operation mode is normal

DB1L11 = DB1_MTYPE_LEN1 # DB1_BYTE1;


--U1_inst45[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[1]
--operation mode is normal

U1_inst45[1]_lut_out = SB1_dffs[1];
U1_inst45[1] = DFFE(U1_inst45[1]_lut_out, GLOBAL(UE1_outclock0), , , DB1L01);


--U1_inst45[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[2]
--operation mode is normal

U1_inst45[2]_lut_out = SB1_dffs[2];
U1_inst45[2] = DFFE(U1_inst45[2]_lut_out, GLOBAL(UE1_outclock0), , , DB1L01);


--U1_inst45[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[3]
--operation mode is normal

U1_inst45[3]_lut_out = SB1_dffs[3];
U1_inst45[3] = DFFE(U1_inst45[3]_lut_out, GLOBAL(UE1_outclock0), , , DB1L01);


--U1_inst45[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[4]
--operation mode is normal

U1_inst45[4]_lut_out = SB1_dffs[4];
U1_inst45[4] = DFFE(U1_inst45[4]_lut_out, GLOBAL(UE1_outclock0), , , DB1L01);


--U1_inst45[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[5]
--operation mode is normal

U1_inst45[5]_lut_out = SB1_dffs[5];
U1_inst45[5] = DFFE(U1_inst45[5]_lut_out, GLOBAL(UE1_outclock0), , , DB1L01);


--U1_inst45[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[6]
--operation mode is normal

U1_inst45[6]_lut_out = SB1_dffs[6];
U1_inst45[6] = DFFE(U1_inst45[6]_lut_out, GLOBAL(UE1_outclock0), , , DB1L01);


--U1_inst45[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[7]
--operation mode is normal

U1_inst45[7]_lut_out = SB1_dffs[7];
U1_inst45[7] = DFFE(U1_inst45[7]_lut_out, GLOBAL(UE1_outclock0), , , DB1L01);


--SB1_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

SB1_dffs[0]_lut_out = SB1_dffs[1];
SB1_dffs[0] = DFFE(SB1_dffs[0]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , NB1L02Q);


--SB1_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

SB1_dffs[1]_lut_out = SB1_dffs[2];
SB1_dffs[1] = DFFE(SB1_dffs[1]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , NB1L02Q);


--SB1_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

SB1_dffs[2]_lut_out = SB1_dffs[3];
SB1_dffs[2] = DFFE(SB1_dffs[2]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , NB1L02Q);


--SB1_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

SB1_dffs[3]_lut_out = SB1_dffs[4];
SB1_dffs[3] = DFFE(SB1_dffs[3]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , NB1L02Q);


--SB1_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

SB1_dffs[4]_lut_out = SB1_dffs[5];
SB1_dffs[4] = DFFE(SB1_dffs[4]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , NB1L02Q);


--SB1_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

SB1_dffs[5]_lut_out = SB1_dffs[6];
SB1_dffs[5] = DFFE(SB1_dffs[5]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , NB1L02Q);


--SB1_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

SB1_dffs[6]_lut_out = SB1_dffs[7];
SB1_dffs[6] = DFFE(SB1_dffs[6]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , NB1L02Q);


--SB1_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

SB1_dffs[7]_lut_out = NB1L91Q;
SB1_dffs[7] = DFFE(SB1_dffs[7]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , NB1L02Q);


--DB1_PTYPE_SEQ0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|PTYPE_SEQ0
--operation mode is normal

DB1_PTYPE_SEQ0_lut_out = !NB1L92Q & (NB1L01Q & DB1_MTYPE_LEN1 # !NB1L01Q & DB1_PTYPE_SEQ0);
DB1_PTYPE_SEQ0 = DFFE(DB1_PTYPE_SEQ0_lut_out, GLOBAL(UE1_outclock0), , , );


--DB1_BYTE2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE2
--operation mode is normal

DB1_BYTE2_lut_out = !NB1L92Q & (NB1L01Q & DB1_BYTE1 # !NB1L01Q & DB1_BYTE2);
DB1_BYTE2 = DFFE(DB1_BYTE2_lut_out, GLOBAL(UE1_outclock0), , , );


--DB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena2~0
--operation mode is normal

DB1L21 = DB1_PTYPE_SEQ0 # DB1_BYTE2;


--DB1_DCMD_SEQ1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DCMD_SEQ1
--operation mode is normal

DB1_DCMD_SEQ1_lut_out = !NB1L92Q & (NB1L01Q & DB1_PTYPE_SEQ0 # !NB1L01Q & DB1_DCMD_SEQ1);
DB1_DCMD_SEQ1 = DFFE(DB1_DCMD_SEQ1_lut_out, GLOBAL(UE1_outclock0), , , );


--DB1_BYTE3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE3
--operation mode is normal

DB1_BYTE3_lut_out = !NB1L92Q & (NB1L01Q & DB1_BYTE2 # !NB1L01Q & DB1_BYTE3);
DB1_BYTE3 = DFFE(DB1_BYTE3_lut_out, GLOBAL(UE1_outclock0), , , );


--DB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena3~0
--operation mode is normal

DB1L31 = DB1_DCMD_SEQ1 # DB1_BYTE3;


--U1_inst40[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[0]
--operation mode is normal

U1_inst40[0]_lut_out = R8_q[0];
U1_inst40[0] = DFFE(U1_inst40[0]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--DB1_CRC_ERR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR
--operation mode is normal

DB1_CRC_ERR_lut_out = DB1_DAT_MSG & (NB1L92Q # NB1L11Q & DB1L51);
DB1_CRC_ERR = DFFE(DB1_CRC_ERR_lut_out, GLOBAL(UE1_outclock0), !W1L81Q, , );


--U1_inst5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst5
--operation mode is normal

U1_inst5 = DB1_CRC_ERR # DB1_DPR_DAT_WR;


--U1_inst40[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[1]
--operation mode is normal

U1_inst40[1]_lut_out = R8_q[1];
U1_inst40[1] = DFFE(U1_inst40[1]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--U1_inst40[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[2]
--operation mode is normal

U1_inst40[2]_lut_out = R8_q[2];
U1_inst40[2] = DFFE(U1_inst40[2]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--U1_inst40[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[3]
--operation mode is normal

U1_inst40[3]_lut_out = R8_q[3];
U1_inst40[3] = DFFE(U1_inst40[3]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--U1_inst40[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[4]
--operation mode is normal

U1_inst40[4]_lut_out = R8_q[4];
U1_inst40[4] = DFFE(U1_inst40[4]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--U1_inst40[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[5]
--operation mode is normal

U1_inst40[5]_lut_out = R8_q[5];
U1_inst40[5] = DFFE(U1_inst40[5]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--U1_inst40[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[6]
--operation mode is normal

U1_inst40[6]_lut_out = R8_q[6];
U1_inst40[6] = DFFE(U1_inst40[6]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--U1_inst40[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[7]
--operation mode is normal

U1_inst40[7]_lut_out = R8_q[7];
U1_inst40[7] = DFFE(U1_inst40[7]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--U1_inst40[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[8]
--operation mode is normal

U1_inst40[8]_lut_out = R8_q[8];
U1_inst40[8] = DFFE(U1_inst40[8]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--U1_inst40[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[9]
--operation mode is normal

U1_inst40[9]_lut_out = R8_q[9];
U1_inst40[9] = DFFE(U1_inst40[9]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--U1_inst40[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[10]
--operation mode is normal

U1_inst40[10]_lut_out = R8_q[10];
U1_inst40[10] = DFFE(U1_inst40[10]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--U1_inst40[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[11]
--operation mode is normal

U1_inst40[11]_lut_out = R8_q[11];
U1_inst40[11] = DFFE(U1_inst40[11]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--U1_inst40[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[12]
--operation mode is normal

U1_inst40[12]_lut_out = R8_q[12];
U1_inst40[12] = DFFE(U1_inst40[12]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--XC1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg
--operation mode is normal

XC1L55Q_lut_out = XC1_BYT3 & GD1L9Q;
XC1L55Q = DFFE(XC1L55Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--QD1L712Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~21
--operation mode is normal

QD1L712Q_lut_out = QD1L101 # QD1L261 & (!DF1_SLAVEHREADYO # !SD1L1Q);
QD1L712Q = DFFE(QD1L712Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L261 is daq:inst_daq|ahb_master:inst_ahb_master|i~9604
--operation mode is normal

QD1L261 = QD1L712Q & (DF1_SLAVEHRESP[1] # !DF1_SLAVEHRESP[0]);

--QD1L512 is daq:inst_daq|ahb_master:inst_ahb_master|i~9725
--operation mode is normal

QD1L512 = QD1L712Q & (DF1_SLAVEHRESP[1] # !DF1_SLAVEHRESP[0]);


--SD1L1Q is daq:inst_daq|mem_interface:inst_mem_interface|abort_trans~reg0
--operation mode is normal

SD1L1Q_lut_out = SD1L344Q # SD1L044Q # SD1L444Q # SD1L073;
SD1L1Q = DFFE(SD1L1Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L361 is daq:inst_daq|ahb_master:inst_ahb_master|i~9605
--operation mode is normal

QD1L361 = !DF1_SLAVEHREADYO # !SD1L1Q;


--SD1L424Q is daq:inst_daq|mem_interface:inst_mem_interface|start_trans~reg0
--operation mode is normal

SD1L424Q_lut_out = SD1L173 # SD1L43 & SD1L22 & SD1L144Q;
SD1L424Q = DFFE(SD1L424Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L612Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~20
--operation mode is normal

QD1L612Q_lut_out = !QD1L201 & (!QD1L812Q & !QD1L112 # !DF1_SLAVEHREADYO);
QD1L612Q = DFFE(QD1L612Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L35Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~24
--operation mode is normal

VE1L35Q_lut_out = !DF1_MASTERHWRITE & (VE1L12 # VE1L7 & VE1L22);
VE1L35Q = DFFE(VE1L35Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L25Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~23
--operation mode is normal

VE1L25Q_lut_out = !VE1L1 & !VE1L94Q & (DF1_MASTERHTRANS[0] # DF1_MASTERHTRANS[1]);
VE1L25Q = DFFE(VE1L25Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L15Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~22
--operation mode is normal

VE1L15Q_lut_out = VE1L42 # DF1_MASTERHWRITE & (VE1L5 # VE1L52);
VE1L15Q = DFFE(VE1L15Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L8 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6583
--operation mode is normal

VE1L8 = VE1L25Q # VE1L15Q & (DF1_MASTERHWRITE # !DF1_MASTERHTRANS[1]);


--VE1L05Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~21
--operation mode is normal

VE1L05Q_lut_out = (VE1L72 # VE1L92 & VE1L1 & DF1_MASTERHWRITE) & CASCADE(VE1L23);
VE1L05Q = DFFE(VE1L05Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--VE1L3 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i465~0
--operation mode is normal

VE1L3 = DF1_MASTERHBURST[1] # DF1_MASTERHBURST[2] # !DF1_MASTERHBURST[0] # !DF1_MASTERHTRANS[1];


--VE1L9 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6584
--operation mode is normal

VE1L9 = VE1L8 # VE1L05Q & (VE1L3 # DF1_MASTERHWRITE);


--VE1L01 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6585
--operation mode is normal

VE1L01 = VE1L13 # !DF1_MASTERHTRANS[0] & !DF1_MASTERHTRANS[1];


--VE1L94Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~20
--operation mode is normal

VE1L94Q_lut_out = !VE1L25Q & !VE1L62 & (VE1L7 # !VE1L82);
VE1L94Q = DFFE(VE1L94Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L812Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~22
--operation mode is normal

QD1L812Q_lut_out = QD1L712Q & (QD1L812Q & !DF1_SLAVEHREADYO # !QD1L001) # !QD1L712Q & QD1L812Q & !DF1_SLAVEHREADYO;
QD1L812Q = DFFE(QD1L812Q_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L461 is daq:inst_daq|ahb_master:inst_ahb_master|i~9607
--operation mode is normal

QD1L461 = QD1L812Q # SD1L424Q & DF1_SLAVEHREADYO & !QD1L612Q;


--QD1_haddr[2] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[2]
--operation mode is normal

QD1_haddr[2]_lut_out = QD1L261 & (QD1L561 # QD1L461 & QD1_haddr[2]) # !QD1L261 & QD1L461 & QD1_haddr[2];
QD1_haddr[2] = DFFE(QD1_haddr[2]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L561 is daq:inst_daq|ahb_master:inst_ahb_master|i~9608
--operation mode is normal

QD1L561 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[2] # !SD1L1Q & QD1L301) # !DF1_SLAVEHREADYO & QD1_haddr[2];


--QD1_haddr[3] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[3]
--operation mode is normal

QD1_haddr[3]_lut_out = QD1L412 # QD1_haddr[3] & (QD1L101 # QD1L812Q);
QD1_haddr[3] = DFFE(QD1_haddr[3]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L101 is daq:inst_daq|ahb_master:inst_ahb_master|i~45
--operation mode is normal

QD1L101 = SD1L424Q & DF1_SLAVEHREADYO & !QD1L612Q;


--QD1_haddr[4] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[4]
--operation mode is normal

QD1_haddr[4]_lut_out = QD1L261 & (QD1L661 # QD1L461 & QD1_haddr[4]) # !QD1L261 & QD1L461 & QD1_haddr[4];
QD1_haddr[4] = DFFE(QD1_haddr[4]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L661 is daq:inst_daq|ahb_master:inst_ahb_master|i~9611
--operation mode is normal

QD1L661 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[4] # !SD1L1Q & QD1L701) # !DF1_SLAVEHREADYO & QD1_haddr[4];


--QD1_haddr[5] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[5]
--operation mode is normal

QD1_haddr[5]_lut_out = QD1L261 & (QD1L761 # QD1L461 & QD1_haddr[5]) # !QD1L261 & QD1L461 & QD1_haddr[5];
QD1_haddr[5] = DFFE(QD1_haddr[5]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L761 is daq:inst_daq|ahb_master:inst_ahb_master|i~9613
--operation mode is normal

QD1L761 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[5] # !SD1L1Q & QD1L901) # !DF1_SLAVEHREADYO & QD1_haddr[5];


--QD1_haddr[6] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[6]
--operation mode is normal

QD1_haddr[6]_lut_out = QD1L261 & (QD1L861 # QD1L461 & QD1_haddr[6]) # !QD1L261 & QD1L461 & QD1_haddr[6];
QD1_haddr[6] = DFFE(QD1_haddr[6]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L861 is daq:inst_daq|ahb_master:inst_ahb_master|i~9615
--operation mode is normal

QD1L861 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[6] # !SD1L1Q & QD1L111) # !DF1_SLAVEHREADYO & QD1_haddr[6];


--QD1_haddr[7] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[7]
--operation mode is normal

QD1_haddr[7]_lut_out = QD1L261 & (QD1L961 # QD1L461 & QD1_haddr[7]) # !QD1L261 & QD1L461 & QD1_haddr[7];
QD1_haddr[7] = DFFE(QD1_haddr[7]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L961 is daq:inst_daq|ahb_master:inst_ahb_master|i~9617
--operation mode is normal

QD1L961 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[7] # !SD1L1Q & QD1L311) # !DF1_SLAVEHREADYO & QD1_haddr[7];


--QD1_haddr[8] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[8]
--operation mode is normal

QD1_haddr[8]_lut_out = QD1L261 & (QD1L071 # QD1L461 & QD1_haddr[8]) # !QD1L261 & QD1L461 & QD1_haddr[8];
QD1_haddr[8] = DFFE(QD1_haddr[8]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L071 is daq:inst_daq|ahb_master:inst_ahb_master|i~9619
--operation mode is normal

QD1L071 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[8] # !SD1L1Q & QD1L511) # !DF1_SLAVEHREADYO & QD1_haddr[8];


--QD1_haddr[9] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[9]
--operation mode is normal

QD1_haddr[9]_lut_out = QD1L261 & (QD1L171 # QD1L461 & QD1_haddr[9]) # !QD1L261 & QD1L461 & QD1_haddr[9];
QD1_haddr[9] = DFFE(QD1_haddr[9]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L171 is daq:inst_daq|ahb_master:inst_ahb_master|i~9621
--operation mode is normal

QD1L171 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[9] # !SD1L1Q & QD1L711) # !DF1_SLAVEHREADYO & QD1_haddr[9];


--QD1_haddr[10] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[10]
--operation mode is normal

QD1_haddr[10]_lut_out = QD1L261 & (QD1L271 # QD1L461 & QD1_haddr[10]) # !QD1L261 & QD1L461 & QD1_haddr[10];
QD1_haddr[10] = DFFE(QD1_haddr[10]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L271 is daq:inst_daq|ahb_master:inst_ahb_master|i~9623
--operation mode is normal

QD1L271 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[10] # !SD1L1Q & QD1L911) # !DF1_SLAVEHREADYO & QD1_haddr[10];


--SD1_start_address[11] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[11]
--operation mode is normal

SD1_start_address[11]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L15 # SD1L013 & !SD1L473);
SD1_start_address[11] = DFFE(SD1_start_address[11]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L201 is daq:inst_daq|ahb_master:inst_ahb_master|i~56
--operation mode is normal

QD1L201 = !QD1L612Q & (!DF1_SLAVEHREADYO # !SD1L424Q);


--QD1L001 is daq:inst_daq|ahb_master:inst_ahb_master|i~0
--operation mode is normal

QD1L001 = DF1_SLAVEHRESP[1] # !DF1_SLAVEHRESP[0];


--QD1L371 is daq:inst_daq|ahb_master:inst_ahb_master|i~9625
--operation mode is normal

QD1L371 = SD1_start_address[11] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[11] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[11]
--operation mode is normal

QD1_haddr[11]_lut_out = QD1L371 # QD1L471 # QD1L461 & QD1_haddr[11];
QD1_haddr[11] = DFFE(QD1_haddr[11]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L33 is daq:inst_daq|ahb_master:inst_ahb_master|i134~19
--operation mode is normal

QD1L33 = DF1_SLAVEHREADYO & !SD1L1Q;

--QD1L43 is daq:inst_daq|ahb_master:inst_ahb_master|i134~21
--operation mode is normal

QD1L43 = DF1_SLAVEHREADYO & !SD1L1Q;


--QD1L471 is daq:inst_daq|ahb_master:inst_ahb_master|i~9626
--operation mode is normal

QD1L471 = QD1L261 & (QD1L33 & QD1L121 # !QD1L33 & QD1_haddr[11]);


--SD1_start_address[12] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[12]
--operation mode is normal

SD1_start_address[12]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L05 # SD1L213 & !SD1L473);
SD1_start_address[12] = DFFE(SD1_start_address[12]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L571 is daq:inst_daq|ahb_master:inst_ahb_master|i~9628
--operation mode is normal

QD1L571 = SD1_start_address[12] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[12] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[12]
--operation mode is normal

QD1_haddr[12]_lut_out = QD1L571 # QD1L671 # QD1L461 & QD1_haddr[12];
QD1_haddr[12] = DFFE(QD1_haddr[12]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L671 is daq:inst_daq|ahb_master:inst_ahb_master|i~9629
--operation mode is normal

QD1L671 = QD1L261 & (QD1L33 & QD1L321 # !QD1L33 & QD1_haddr[12]);


--SD1_start_address[13] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[13]
--operation mode is normal

SD1_start_address[13]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L94 # SD1L413 & !SD1L473);
SD1_start_address[13] = DFFE(SD1_start_address[13]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L771 is daq:inst_daq|ahb_master:inst_ahb_master|i~9631
--operation mode is normal

QD1L771 = SD1_start_address[13] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[13] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[13]
--operation mode is normal

QD1_haddr[13]_lut_out = QD1L771 # QD1L871 # QD1L461 & QD1_haddr[13];
QD1_haddr[13] = DFFE(QD1_haddr[13]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L871 is daq:inst_daq|ahb_master:inst_ahb_master|i~9632
--operation mode is normal

QD1L871 = QD1L261 & (QD1L33 & QD1L521 # !QD1L33 & QD1_haddr[13]);


--SD1_start_address[14] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[14]
--operation mode is normal

SD1_start_address[14]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L84 # SD1L613 & !SD1L473);
SD1_start_address[14] = DFFE(SD1_start_address[14]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L971 is daq:inst_daq|ahb_master:inst_ahb_master|i~9634
--operation mode is normal

QD1L971 = SD1_start_address[14] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[14] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[14]
--operation mode is normal

QD1_haddr[14]_lut_out = QD1L971 # QD1L081 # QD1L461 & QD1_haddr[14];
QD1_haddr[14] = DFFE(QD1_haddr[14]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L081 is daq:inst_daq|ahb_master:inst_ahb_master|i~9635
--operation mode is normal

QD1L081 = QD1L261 & (QD1L33 & QD1L721 # !QD1L33 & QD1_haddr[14]);


--SD1_start_address[15] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[15]
--operation mode is normal

SD1_start_address[15]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L74 # SD1L813 & !SD1L473);
SD1_start_address[15] = DFFE(SD1_start_address[15]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L181 is daq:inst_daq|ahb_master:inst_ahb_master|i~9637
--operation mode is normal

QD1L181 = SD1_start_address[15] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[15] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[15]
--operation mode is normal

QD1_haddr[15]_lut_out = QD1L181 # QD1L281 # QD1L461 & QD1_haddr[15];
QD1_haddr[15] = DFFE(QD1_haddr[15]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L281 is daq:inst_daq|ahb_master:inst_ahb_master|i~9638
--operation mode is normal

QD1L281 = QD1L261 & (QD1L33 & QD1L921 # !QD1L33 & QD1_haddr[15]);


--SD1_start_address[16] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[16]
--operation mode is normal

SD1_start_address[16]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L64 # SD1L023 & !SD1L473);
SD1_start_address[16] = DFFE(SD1_start_address[16]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L381 is daq:inst_daq|ahb_master:inst_ahb_master|i~9640
--operation mode is normal

QD1L381 = SD1_start_address[16] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[16] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[16]
--operation mode is normal

QD1_haddr[16]_lut_out = QD1L381 # QD1L481 # QD1L461 & QD1_haddr[16];
QD1_haddr[16] = DFFE(QD1_haddr[16]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L481 is daq:inst_daq|ahb_master:inst_ahb_master|i~9641
--operation mode is normal

QD1L481 = QD1L261 & (QD1L33 & QD1L131 # !QD1L33 & QD1_haddr[16]);


--SD1_start_address[17] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[17]
--operation mode is normal

SD1_start_address[17]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L54 # SD1L223 & !SD1L473);
SD1_start_address[17] = DFFE(SD1_start_address[17]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L581 is daq:inst_daq|ahb_master:inst_ahb_master|i~9643
--operation mode is normal

QD1L581 = SD1_start_address[17] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[17] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[17]
--operation mode is normal

QD1_haddr[17]_lut_out = QD1L581 # QD1L681 # QD1L461 & QD1_haddr[17];
QD1_haddr[17] = DFFE(QD1_haddr[17]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L681 is daq:inst_daq|ahb_master:inst_ahb_master|i~9644
--operation mode is normal

QD1L681 = QD1L261 & (QD1L33 & QD1L331 # !QD1L33 & QD1_haddr[17]);


--SD1_start_address[18] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[18]
--operation mode is normal

SD1_start_address[18]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L44 # SD1L423 & !SD1L473);
SD1_start_address[18] = DFFE(SD1_start_address[18]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L781 is daq:inst_daq|ahb_master:inst_ahb_master|i~9646
--operation mode is normal

QD1L781 = SD1_start_address[18] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[18] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[18]
--operation mode is normal

QD1_haddr[18]_lut_out = QD1L781 # QD1L881 # QD1L461 & QD1_haddr[18];
QD1_haddr[18] = DFFE(QD1_haddr[18]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L881 is daq:inst_daq|ahb_master:inst_ahb_master|i~9647
--operation mode is normal

QD1L881 = QD1L261 & (QD1L33 & QD1L531 # !QD1L33 & QD1_haddr[18]);


--SD1_start_address[19] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[19]
--operation mode is normal

SD1_start_address[19]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L34 # SD1L623 & !SD1L473);
SD1_start_address[19] = DFFE(SD1_start_address[19]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L981 is daq:inst_daq|ahb_master:inst_ahb_master|i~9649
--operation mode is normal

QD1L981 = SD1_start_address[19] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[19] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[19]
--operation mode is normal

QD1_haddr[19]_lut_out = QD1L981 # QD1L091 # QD1L461 & QD1_haddr[19];
QD1_haddr[19] = DFFE(QD1_haddr[19]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L091 is daq:inst_daq|ahb_master:inst_ahb_master|i~9650
--operation mode is normal

QD1L091 = QD1L261 & (QD1L33 & QD1L731 # !QD1L33 & QD1_haddr[19]);


--SD1_start_address[20] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[20]
--operation mode is normal

SD1_start_address[20]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L24 # SD1L823 & !SD1L473);
SD1_start_address[20] = DFFE(SD1_start_address[20]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L191 is daq:inst_daq|ahb_master:inst_ahb_master|i~9652
--operation mode is normal

QD1L191 = SD1_start_address[20] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[20] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[20]
--operation mode is normal

QD1_haddr[20]_lut_out = QD1L191 # QD1L291 # QD1L461 & QD1_haddr[20];
QD1_haddr[20] = DFFE(QD1_haddr[20]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L291 is daq:inst_daq|ahb_master:inst_ahb_master|i~9653
--operation mode is normal

QD1L291 = QD1L261 & (QD1L33 & QD1L931 # !QD1L33 & QD1_haddr[20]);


--SD1_start_address[21] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[21]
--operation mode is normal

SD1_start_address[21]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L14 # SD1L033 & !SD1L473);
SD1_start_address[21] = DFFE(SD1_start_address[21]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L391 is daq:inst_daq|ahb_master:inst_ahb_master|i~9655
--operation mode is normal

QD1L391 = SD1_start_address[21] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[21] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[21]
--operation mode is normal

QD1_haddr[21]_lut_out = QD1L391 # QD1L491 # QD1L461 & QD1_haddr[21];
QD1_haddr[21] = DFFE(QD1_haddr[21]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L491 is daq:inst_daq|ahb_master:inst_ahb_master|i~9656
--operation mode is normal

QD1L491 = QD1L261 & (QD1L33 & QD1L141 # !QD1L33 & QD1_haddr[21]);


--SD1_start_address[22] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[22]
--operation mode is normal

SD1_start_address[22]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L04 # SD1L233 & !SD1L473);
SD1_start_address[22] = DFFE(SD1_start_address[22]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L591 is daq:inst_daq|ahb_master:inst_ahb_master|i~9658
--operation mode is normal

QD1L591 = SD1_start_address[22] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[22] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[22]
--operation mode is normal

QD1_haddr[22]_lut_out = QD1L591 # QD1L691 # QD1L461 & QD1_haddr[22];
QD1_haddr[22] = DFFE(QD1_haddr[22]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L691 is daq:inst_daq|ahb_master:inst_ahb_master|i~9659
--operation mode is normal

QD1L691 = QD1L261 & (QD1L33 & QD1L341 # !QD1L33 & QD1_haddr[22]);


--SD1_start_address[23] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[23]
--operation mode is normal

SD1_start_address[23]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L93 # SD1L433 & !SD1L473);
SD1_start_address[23] = DFFE(SD1_start_address[23]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L791 is daq:inst_daq|ahb_master:inst_ahb_master|i~9661
--operation mode is normal

QD1L791 = SD1_start_address[23] & (QD1L201 # QD1L712Q & !QD1L001);


--QD1_haddr[23] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[23]
--operation mode is normal

QD1_haddr[23]_lut_out = QD1L791 # QD1L891 # QD1L461 & QD1_haddr[23];
QD1_haddr[23] = DFFE(QD1_haddr[23]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L891 is daq:inst_daq|ahb_master:inst_ahb_master|i~9662
--operation mode is normal

QD1L891 = QD1L261 & (QD1L33 & QD1L541 # !QD1L33 & QD1_haddr[23]);


--QD1_haddr[24] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[24]
--operation mode is normal

QD1_haddr[24]_lut_out = QD1L201 # QD1L002 # QD1L102 & QD1L712Q;
QD1_haddr[24] = DFFE(QD1_haddr[24]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L991 is daq:inst_daq|ahb_master:inst_ahb_master|i~9664
--operation mode is normal

QD1L991 = QD1L712Q & (SD1L1Q # !DF1_SLAVEHREADYO);


--QD1L002 is daq:inst_daq|ahb_master:inst_ahb_master|i~9665
--operation mode is normal

QD1L002 = QD1_haddr[24] & (QD1L991 # QD1L812Q # !QD1L612Q);


--QD1L102 is daq:inst_daq|ahb_master:inst_ahb_master|i~9666
--operation mode is normal

QD1L102 = QD1L741 & DF1_SLAVEHREADYO & !SD1L1Q # !QD1L001;


--QD1_haddr[25] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[25]
--operation mode is normal

QD1_haddr[25]_lut_out = QD1L261 & (QD1L202 # QD1L461 & QD1_haddr[25]) # !QD1L261 & QD1L461 & QD1_haddr[25];
QD1_haddr[25] = DFFE(QD1_haddr[25]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L202 is daq:inst_daq|ahb_master:inst_ahb_master|i~9668
--operation mode is normal

QD1L202 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[25] # !SD1L1Q & QD1L941) # !DF1_SLAVEHREADYO & QD1_haddr[25];


--QD1_haddr[26] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[26]
--operation mode is normal

QD1_haddr[26]_lut_out = QD1L261 & (QD1L302 # QD1L461 & QD1_haddr[26]) # !QD1L261 & QD1L461 & QD1_haddr[26];
QD1_haddr[26] = DFFE(QD1_haddr[26]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L302 is daq:inst_daq|ahb_master:inst_ahb_master|i~9670
--operation mode is normal

QD1L302 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[26] # !SD1L1Q & QD1L151) # !DF1_SLAVEHREADYO & QD1_haddr[26];


--QD1_haddr[27] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[27]
--operation mode is normal

QD1_haddr[27]_lut_out = QD1L261 & (QD1L402 # QD1L461 & QD1_haddr[27]) # !QD1L261 & QD1L461 & QD1_haddr[27];
QD1_haddr[27] = DFFE(QD1_haddr[27]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L402 is daq:inst_daq|ahb_master:inst_ahb_master|i~9672
--operation mode is normal

QD1L402 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[27] # !SD1L1Q & QD1L351) # !DF1_SLAVEHREADYO & QD1_haddr[27];


--QD1_haddr[28] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[28]
--operation mode is normal

QD1_haddr[28]_lut_out = QD1L261 & (QD1L502 # QD1L461 & QD1_haddr[28]) # !QD1L261 & QD1L461 & QD1_haddr[28];
QD1_haddr[28] = DFFE(QD1_haddr[28]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L502 is daq:inst_daq|ahb_master:inst_ahb_master|i~9674
--operation mode is normal

QD1L502 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[28] # !SD1L1Q & QD1L551) # !DF1_SLAVEHREADYO & QD1_haddr[28];


--QD1_haddr[29] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[29]
--operation mode is normal

QD1_haddr[29]_lut_out = QD1L261 & (QD1L602 # QD1L461 & QD1_haddr[29]) # !QD1L261 & QD1L461 & QD1_haddr[29];
QD1_haddr[29] = DFFE(QD1_haddr[29]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L602 is daq:inst_daq|ahb_master:inst_ahb_master|i~9676
--operation mode is normal

QD1L602 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[29] # !SD1L1Q & QD1L751) # !DF1_SLAVEHREADYO & QD1_haddr[29];


--QD1_haddr[30] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[30]
--operation mode is normal

QD1_haddr[30]_lut_out = QD1L261 & (QD1L702 # QD1L461 & QD1_haddr[30]) # !QD1L261 & QD1L461 & QD1_haddr[30];
QD1_haddr[30] = DFFE(QD1_haddr[30]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L702 is daq:inst_daq|ahb_master:inst_ahb_master|i~9678
--operation mode is normal

QD1L702 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[30] # !SD1L1Q & QD1L951) # !DF1_SLAVEHREADYO & QD1_haddr[30];


--QD1_haddr[31] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[31]
--operation mode is normal

QD1_haddr[31]_lut_out = QD1L261 & (QD1L802 # QD1L461 & QD1_haddr[31]) # !QD1L261 & QD1L461 & QD1_haddr[31];
QD1_haddr[31] = DFFE(QD1_haddr[31]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--QD1L802 is daq:inst_daq|ahb_master:inst_ahb_master|i~9680
--operation mode is normal

QD1L802 = DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[31] # !SD1L1Q & QD1L161) # !DF1_SLAVEHREADYO & QD1_haddr[31];


--QD1L902 is daq:inst_daq|ahb_master:inst_ahb_master|i~9682
--operation mode is normal

QD1L902 = QD1_haddr[5] # QD1_haddr[4] # QD1_haddr[3] # QD1_haddr[2];


--QD1L012 is daq:inst_daq|ahb_master:inst_ahb_master|i~9683
--operation mode is normal

QD1L012 = QD1_haddr[9] # QD1_haddr[8] # QD1_haddr[7] # QD1_haddr[6];


--QD1L53 is daq:inst_daq|ahb_master:inst_ahb_master|i247~233
--operation mode is normal

QD1L53 = !DF1_SLAVEHREADYO & (QD1L902 # QD1L012);


--SD1L524Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~23
--operation mode is normal

SD1L524Q_lut_out = SD1L434Q;
SD1L524Q = DFFE(SD1L524Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L624Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~24
--operation mode is normal

SD1L624Q_lut_out = SD1L534Q;
SD1L624Q = DFFE(SD1L624Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L003 is daq:inst_daq|mem_interface:inst_mem_interface|i1635~1356
--operation mode is normal

SD1L003 = !SD1L524Q & !SD1L624Q;


--XD1_header_1.trigger_word[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[0]
--operation mode is normal

XD1_header_1.trigger_word[0]_lut_out = YD1_HEADER_data.trigger_word[0]~reg0;
XD1_header_1.trigger_word[0] = DFFE(XD1_header_1.trigger_word[0]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.trigger_word[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[0]
--operation mode is normal

XD1_header_0.trigger_word[0]_lut_out = YD1_HEADER_data.trigger_word[0]~reg0;
XD1_header_0.trigger_word[0] = DFFE(XD1_header_0.trigger_word[0]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_rd_ptr[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[0]
--operation mode is normal

XD1_rd_ptr[0]_lut_out = !XD1_rd_ptr[0];
XD1_rd_ptr[0] = DFFE(XD1_rd_ptr[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , GE1L527);


--XD1L482 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1070~8
--operation mode is normal

XD1L482 = XD1_header_1.trigger_word[0] & (XD1_header_0.trigger_word[0] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[0] & XD1_header_0.trigger_word[0] & !XD1_rd_ptr[0];


--XD2_header_1.trigger_word[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[0]
--operation mode is normal

XD2_header_1.trigger_word[0]_lut_out = YD2_HEADER_data.trigger_word[0]~reg0;
XD2_header_1.trigger_word[0] = DFFE(XD2_header_1.trigger_word[0]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.trigger_word[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[0]
--operation mode is normal

XD2_header_0.trigger_word[0]_lut_out = YD2_HEADER_data.trigger_word[0]~reg0;
XD2_header_0.trigger_word[0] = DFFE(XD2_header_0.trigger_word[0]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_rd_ptr[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[0]
--operation mode is normal

XD2_rd_ptr[0]_lut_out = !XD2_rd_ptr[0];
XD2_rd_ptr[0] = DFFE(XD2_rd_ptr[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , GE2L827);


--XD2L382 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1070~8
--operation mode is normal

XD2L382 = XD2_header_1.trigger_word[0] & (XD2_header_0.trigger_word[0] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[0] & XD2_header_0.trigger_word[0] & !XD2_rd_ptr[0];


--SD1_AnB is daq:inst_daq|mem_interface:inst_mem_interface|AnB
--operation mode is normal

SD1_AnB_lut_out = SD1_AnB & (HE2_lbm_read_done # !HE2_bfr_dav_out) # !SD1_AnB & HE1_i1452;
SD1_AnB = DFFE(SD1_AnB_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , SD1L234Q);


--SD1L103 is daq:inst_daq|mem_interface:inst_mem_interface|i1635~1357
--operation mode is normal

SD1L103 = XD1L482 & (XD2L382 # SD1_AnB) # !XD1L482 & XD2L382 & !SD1_AnB;


--XD1_header_1.deadtime[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[0]
--operation mode is normal

XD1_header_1.deadtime[0]_lut_out = R52_sload_path[0];
XD1_header_1.deadtime[0] = DFFE(XD1_header_1.deadtime[0]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[0]
--operation mode is normal

XD1_header_0.deadtime[0]_lut_out = R52_sload_path[0];
XD1_header_0.deadtime[0] = DFFE(XD1_header_0.deadtime[0]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L242 is daq:inst_daq|mem_interface:inst_mem_interface|i1536~1028
--operation mode is normal

SD1L242 = XD1_header_1.deadtime[0] & (XD1_header_0.deadtime[0] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[0] & XD1_header_0.deadtime[0] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[0]
--operation mode is normal

XD2_header_1.deadtime[0]_lut_out = R13_sload_path[0];
XD2_header_1.deadtime[0] = DFFE(XD2_header_1.deadtime[0]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[0]
--operation mode is normal

XD2_header_0.deadtime[0]_lut_out = R13_sload_path[0];
XD2_header_0.deadtime[0] = DFFE(XD2_header_0.deadtime[0]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L342 is daq:inst_daq|mem_interface:inst_mem_interface|i1536~1029
--operation mode is normal

SD1L342 = XD2_header_1.deadtime[0] & (XD2_header_0.deadtime[0] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[0] & XD2_header_0.deadtime[0] & !XD2_rd_ptr[0];


--SD1L442 is daq:inst_daq|mem_interface:inst_mem_interface|i1536~1030
--operation mode is normal

SD1L442 = SD1L242 & (SD1L342 # SD1_AnB) # !SD1L242 & SD1L342 & !SD1_AnB;


--NC6_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[0]
NC6_q[0]_data_in = EE1L93;
NC6_q[0]_write_enable = XD1_i1250;
NC6_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[0]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[0]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[0] = MEMORY_SEGMENT(NC6_q[0]_data_in, NC6_q[0]_write_enable, NC6_q[0]_clock_0, , , , , , VCC, NC6_q[0]_write_address, NC6_q[0]_read_address);


--NC41_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[0]
NC41_q[0]_data_in = EE2L93;
NC41_q[0]_write_enable = XD2_i1250;
NC41_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[0]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[0]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[0] = MEMORY_SEGMENT(NC41_q[0]_data_in, NC41_q[0]_write_enable, NC41_q[0]_clock_0, , , , , , VCC, NC41_q[0]_write_address, NC41_q[0]_read_address);


--SD1L542 is daq:inst_daq|mem_interface:inst_mem_interface|i1536~1031
--operation mode is normal

SD1L542 = NC6_q[0] & (NC41_q[0] # SD1_AnB) # !NC6_q[0] & NC41_q[0] & !SD1_AnB;


--NC5_q[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[0]
NC5_q[0]_data_in = HE1_ram_data_in[0];
NC5_q[0]_write_enable = HE1_ram_we3;
NC5_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC5_q[0]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC5_q[0]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC5_q[0] = MEMORY_SEGMENT(NC5_q[0]_data_in, NC5_q[0]_write_enable, NC5_q[0]_clock_0, , , , , , VCC, NC5_q[0]_write_address, NC5_q[0]_read_address);


--NC31_q[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[0]
NC31_q[0]_data_in = HE2_ram_data_in[0];
NC31_q[0]_write_enable = HE2_ram_we3;
NC31_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC31_q[0]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC31_q[0]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC31_q[0] = MEMORY_SEGMENT(NC31_q[0]_data_in, NC31_q[0]_write_enable, NC31_q[0]_clock_0, , , , , , VCC, NC31_q[0]_write_address, NC31_q[0]_read_address);


--SD1L244Q is daq:inst_daq|mem_interface:inst_mem_interface|state~32
--operation mode is normal

SD1L244Q_lut_out = SD1L673 # SD1L244Q & (SD1L773 # !SD1L873);
SD1L244Q = DFFE(SD1L244Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L642 is daq:inst_daq|mem_interface:inst_mem_interface|i1536~1032
--operation mode is normal

SD1L642 = SD1_AnB & NC5_q[0] # !SD1_AnB & NC31_q[0] # !SD1L244Q;


--SD1L034Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~28
--operation mode is normal

SD1L034Q_lut_out = SD1L934Q;
SD1L034Q = DFFE(SD1L034Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L924Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~27
--operation mode is normal

SD1L924Q_lut_out = SD1L834Q;
SD1L924Q = DFFE(SD1L924Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L742 is daq:inst_daq|mem_interface:inst_mem_interface|i1536~1033
--operation mode is normal

SD1L742 = !SD1L924Q & (SD1L034Q & SD1L542 # !SD1L034Q & SD1L642);


--NC8_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[0]
NC8_q[0]_data_in = RD1L1Q;
NC8_q[0]_write_enable = XD1_i1271;
NC8_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[0]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[0]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[0] = MEMORY_SEGMENT(NC8_q[0]_data_in, NC8_q[0]_write_enable, NC8_q[0]_clock_0, , , , , , VCC, NC8_q[0]_write_address, NC8_q[0]_read_address);


--NC61_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[0]
NC61_q[0]_data_in = RD1L1Q;
NC61_q[0]_write_enable = XD2_i1271;
NC61_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[0]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[0]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[0] = MEMORY_SEGMENT(NC61_q[0]_data_in, NC61_q[0]_write_enable, NC61_q[0]_clock_0, , , , , , VCC, NC61_q[0]_write_address, NC61_q[0]_read_address);


--SD1L842 is daq:inst_daq|mem_interface:inst_mem_interface|i1536~1034
--operation mode is normal

SD1L842 = SD1L924Q & (SD1_AnB & NC8_q[0] # !SD1_AnB & NC61_q[0]);


--SD1L824Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~26
--operation mode is normal

SD1L824Q_lut_out = SD1L734Q;
SD1L824Q = DFFE(SD1L824Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L942 is daq:inst_daq|mem_interface:inst_mem_interface|i1536~1035
--operation mode is normal

SD1L942 = SD1L824Q & SD1L442 # !SD1L824Q & (SD1L742 # SD1L842);


--SD1L724Q is daq:inst_daq|mem_interface:inst_mem_interface|state_old~25
--operation mode is normal

SD1L724Q_lut_out = SD1L634Q;
SD1L724Q = DFFE(SD1L724Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L203 is daq:inst_daq|mem_interface:inst_mem_interface|i1635~1358
--operation mode is normal

SD1L203 = SD1L003 & (SD1L724Q & SD1L103 # !SD1L724Q & SD1L942);


--XD1_header_1.timestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[0]
--operation mode is normal

XD1_header_1.timestamp[0]_lut_out = YD1_HEADER_data.timestamp[0]~reg0;
XD1_header_1.timestamp[0] = DFFE(XD1_header_1.timestamp[0]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[0]
--operation mode is normal

XD1_header_0.timestamp[0]_lut_out = YD1_HEADER_data.timestamp[0]~reg0;
XD1_header_0.timestamp[0] = DFFE(XD1_header_0.timestamp[0]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L472 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1054~8
--operation mode is normal

XD1L472 = XD1_header_1.timestamp[0] & (XD1_header_0.timestamp[0] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[0] & XD1_header_0.timestamp[0] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[0]
--operation mode is normal

XD2_header_1.timestamp[0]_lut_out = YD2_HEADER_data.timestamp[0]~reg0;
XD2_header_1.timestamp[0] = DFFE(XD2_header_1.timestamp[0]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[0]
--operation mode is normal

XD2_header_0.timestamp[0]_lut_out = YD2_HEADER_data.timestamp[0]~reg0;
XD2_header_0.timestamp[0] = DFFE(XD2_header_0.timestamp[0]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L372 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1054~8
--operation mode is normal

XD2L372 = XD2_header_1.timestamp[0] & (XD2_header_0.timestamp[0] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[0] & XD2_header_0.timestamp[0] & !XD2_rd_ptr[0];


--SD1L303 is daq:inst_daq|mem_interface:inst_mem_interface|i1635~1359
--operation mode is normal

SD1L303 = XD1L472 & (XD2L372 # SD1_AnB) # !XD1L472 & XD2L372 & !SD1_AnB;


--XD1_header_1.timestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[16]
--operation mode is normal

XD1_header_1.timestamp[16]_lut_out = YD1_HEADER_data.timestamp[16]~reg0;
XD1_header_1.timestamp[16] = DFFE(XD1_header_1.timestamp[16]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[16]
--operation mode is normal

XD1_header_0.timestamp[16]_lut_out = YD1_HEADER_data.timestamp[16]~reg0;
XD1_header_0.timestamp[16] = DFFE(XD1_header_0.timestamp[16]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L852 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1038~8
--operation mode is normal

XD1L852 = XD1_header_1.timestamp[16] & (XD1_header_0.timestamp[16] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[16] & XD1_header_0.timestamp[16] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[16]
--operation mode is normal

XD2_header_1.timestamp[16]_lut_out = YD2_HEADER_data.timestamp[16]~reg0;
XD2_header_1.timestamp[16] = DFFE(XD2_header_1.timestamp[16]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[16]
--operation mode is normal

XD2_header_0.timestamp[16]_lut_out = YD2_HEADER_data.timestamp[16]~reg0;
XD2_header_0.timestamp[16] = DFFE(XD2_header_0.timestamp[16]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L752 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1038~8
--operation mode is normal

XD2L752 = XD2_header_1.timestamp[16] & (XD2_header_0.timestamp[16] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[16] & XD2_header_0.timestamp[16] & !XD2_rd_ptr[0];


--SD1L403 is daq:inst_daq|mem_interface:inst_mem_interface|i1635~1360
--operation mode is normal

SD1L403 = XD1L852 & (XD2L752 # SD1_AnB) # !XD1L852 & XD2L752 & !SD1_AnB;


--SD1L503 is daq:inst_daq|mem_interface:inst_mem_interface|i1635~1361
--operation mode is normal

SD1L503 = SD1L524Q & SD1L303 # !SD1L524Q & SD1L624Q & SD1L403;


--QD1L49 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1609
--operation mode is normal

QD1L49 = QD1L712Q & !DF1_SLAVEHREADYO & (DF1_SLAVEHRESP[1] # !DF1_SLAVEHRESP[0]);


--XD1_header_1.trigger_word[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[1]
--operation mode is normal

XD1_header_1.trigger_word[1]_lut_out = YD1_HEADER_data.trigger_word[1]~reg0;
XD1_header_1.trigger_word[1] = DFFE(XD1_header_1.trigger_word[1]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.trigger_word[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[1]
--operation mode is normal

XD1_header_0.trigger_word[1]_lut_out = YD1_HEADER_data.trigger_word[1]~reg0;
XD1_header_0.trigger_word[1] = DFFE(XD1_header_0.trigger_word[1]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L382 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1069~8
--operation mode is normal

XD1L382 = XD1_header_1.trigger_word[1] & (XD1_header_0.trigger_word[1] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[1] & XD1_header_0.trigger_word[1] & !XD1_rd_ptr[0];


--XD2_header_1.trigger_word[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[1]
--operation mode is normal

XD2_header_1.trigger_word[1]_lut_out = YD2_HEADER_data.trigger_word[1]~reg0;
XD2_header_1.trigger_word[1] = DFFE(XD2_header_1.trigger_word[1]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.trigger_word[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[1]
--operation mode is normal

XD2_header_0.trigger_word[1]_lut_out = YD2_HEADER_data.trigger_word[1]~reg0;
XD2_header_0.trigger_word[1] = DFFE(XD2_header_0.trigger_word[1]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L282 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1069~8
--operation mode is normal

XD2L282 = XD2_header_1.trigger_word[1] & (XD2_header_0.trigger_word[1] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[1] & XD2_header_0.trigger_word[1] & !XD2_rd_ptr[0];


--SD1L592 is daq:inst_daq|mem_interface:inst_mem_interface|i1634~1354
--operation mode is normal

SD1L592 = XD1L382 & (XD2L282 # SD1_AnB) # !XD1L382 & XD2L282 & !SD1_AnB;


--XD1_header_1.deadtime[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[1]
--operation mode is normal

XD1_header_1.deadtime[1]_lut_out = R52_sload_path[1];
XD1_header_1.deadtime[1] = DFFE(XD1_header_1.deadtime[1]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[1]
--operation mode is normal

XD1_header_0.deadtime[1]_lut_out = R52_sload_path[1];
XD1_header_0.deadtime[1] = DFFE(XD1_header_0.deadtime[1]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L432 is daq:inst_daq|mem_interface:inst_mem_interface|i1535~1028
--operation mode is normal

SD1L432 = XD1_header_1.deadtime[1] & (XD1_header_0.deadtime[1] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[1] & XD1_header_0.deadtime[1] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[1]
--operation mode is normal

XD2_header_1.deadtime[1]_lut_out = R13_sload_path[1];
XD2_header_1.deadtime[1] = DFFE(XD2_header_1.deadtime[1]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[1]
--operation mode is normal

XD2_header_0.deadtime[1]_lut_out = R13_sload_path[1];
XD2_header_0.deadtime[1] = DFFE(XD2_header_0.deadtime[1]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L532 is daq:inst_daq|mem_interface:inst_mem_interface|i1535~1029
--operation mode is normal

SD1L532 = XD2_header_1.deadtime[1] & (XD2_header_0.deadtime[1] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[1] & XD2_header_0.deadtime[1] & !XD2_rd_ptr[0];


--SD1L632 is daq:inst_daq|mem_interface:inst_mem_interface|i1535~1030
--operation mode is normal

SD1L632 = SD1L432 & (SD1L532 # SD1_AnB) # !SD1L432 & SD1L532 & !SD1_AnB;


--NC6_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[1]
NC6_q[1]_data_in = EE1L04;
NC6_q[1]_write_enable = XD1_i1250;
NC6_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[1]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[1]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[1] = MEMORY_SEGMENT(NC6_q[1]_data_in, NC6_q[1]_write_enable, NC6_q[1]_clock_0, , , , , , VCC, NC6_q[1]_write_address, NC6_q[1]_read_address);


--NC41_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[1]
NC41_q[1]_data_in = EE2L04;
NC41_q[1]_write_enable = XD2_i1250;
NC41_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[1]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[1]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[1] = MEMORY_SEGMENT(NC41_q[1]_data_in, NC41_q[1]_write_enable, NC41_q[1]_clock_0, , , , , , VCC, NC41_q[1]_write_address, NC41_q[1]_read_address);


--SD1L732 is daq:inst_daq|mem_interface:inst_mem_interface|i1535~1031
--operation mode is normal

SD1L732 = NC6_q[1] & (NC41_q[1] # SD1_AnB) # !NC6_q[1] & NC41_q[1] & !SD1_AnB;


--NC5_q[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[1]
NC5_q[1]_data_in = HE1_ram_data_in[1];
NC5_q[1]_write_enable = HE1_ram_we3;
NC5_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC5_q[1]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC5_q[1]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC5_q[1] = MEMORY_SEGMENT(NC5_q[1]_data_in, NC5_q[1]_write_enable, NC5_q[1]_clock_0, , , , , , VCC, NC5_q[1]_write_address, NC5_q[1]_read_address);


--NC31_q[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[1]
NC31_q[1]_data_in = HE2_ram_data_in[1];
NC31_q[1]_write_enable = HE2_ram_we3;
NC31_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC31_q[1]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC31_q[1]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC31_q[1] = MEMORY_SEGMENT(NC31_q[1]_data_in, NC31_q[1]_write_enable, NC31_q[1]_clock_0, , , , , , VCC, NC31_q[1]_write_address, NC31_q[1]_read_address);


--SD1L832 is daq:inst_daq|mem_interface:inst_mem_interface|i1535~1032
--operation mode is normal

SD1L832 = SD1_AnB & NC5_q[1] # !SD1_AnB & NC31_q[1] # !SD1L244Q;


--SD1L932 is daq:inst_daq|mem_interface:inst_mem_interface|i1535~1033
--operation mode is normal

SD1L932 = !SD1L924Q & (SD1L034Q & SD1L732 # !SD1L034Q & SD1L832);


--NC8_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[1]
NC8_q[1]_data_in = RD1L2Q;
NC8_q[1]_write_enable = XD1_i1271;
NC8_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[1]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[1]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[1] = MEMORY_SEGMENT(NC8_q[1]_data_in, NC8_q[1]_write_enable, NC8_q[1]_clock_0, , , , , , VCC, NC8_q[1]_write_address, NC8_q[1]_read_address);


--NC61_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[1]
NC61_q[1]_data_in = RD1L2Q;
NC61_q[1]_write_enable = XD2_i1271;
NC61_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[1]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[1]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[1] = MEMORY_SEGMENT(NC61_q[1]_data_in, NC61_q[1]_write_enable, NC61_q[1]_clock_0, , , , , , VCC, NC61_q[1]_write_address, NC61_q[1]_read_address);


--SD1L042 is daq:inst_daq|mem_interface:inst_mem_interface|i1535~1034
--operation mode is normal

SD1L042 = SD1L924Q & (SD1_AnB & NC8_q[1] # !SD1_AnB & NC61_q[1]);


--SD1L142 is daq:inst_daq|mem_interface:inst_mem_interface|i1535~1035
--operation mode is normal

SD1L142 = SD1L824Q & SD1L632 # !SD1L824Q & (SD1L932 # SD1L042);


--SD1L692 is daq:inst_daq|mem_interface:inst_mem_interface|i1634~1355
--operation mode is normal

SD1L692 = SD1L003 & (SD1L724Q & SD1L592 # !SD1L724Q & SD1L142);


--XD1_header_1.timestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[1]
--operation mode is normal

XD1_header_1.timestamp[1]_lut_out = YD1_HEADER_data.timestamp[1]~reg0;
XD1_header_1.timestamp[1] = DFFE(XD1_header_1.timestamp[1]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[1]
--operation mode is normal

XD1_header_0.timestamp[1]_lut_out = YD1_HEADER_data.timestamp[1]~reg0;
XD1_header_0.timestamp[1] = DFFE(XD1_header_0.timestamp[1]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L372 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1053~8
--operation mode is normal

XD1L372 = XD1_header_1.timestamp[1] & (XD1_header_0.timestamp[1] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[1] & XD1_header_0.timestamp[1] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[1]
--operation mode is normal

XD2_header_1.timestamp[1]_lut_out = YD2_HEADER_data.timestamp[1]~reg0;
XD2_header_1.timestamp[1] = DFFE(XD2_header_1.timestamp[1]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[1]
--operation mode is normal

XD2_header_0.timestamp[1]_lut_out = YD2_HEADER_data.timestamp[1]~reg0;
XD2_header_0.timestamp[1] = DFFE(XD2_header_0.timestamp[1]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L272 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1053~8
--operation mode is normal

XD2L272 = XD2_header_1.timestamp[1] & (XD2_header_0.timestamp[1] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[1] & XD2_header_0.timestamp[1] & !XD2_rd_ptr[0];


--SD1L792 is daq:inst_daq|mem_interface:inst_mem_interface|i1634~1356
--operation mode is normal

SD1L792 = XD1L372 & (XD2L272 # SD1_AnB) # !XD1L372 & XD2L272 & !SD1_AnB;


--XD1_header_1.timestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[17]
--operation mode is normal

XD1_header_1.timestamp[17]_lut_out = YD1_HEADER_data.timestamp[17]~reg0;
XD1_header_1.timestamp[17] = DFFE(XD1_header_1.timestamp[17]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[17]
--operation mode is normal

XD1_header_0.timestamp[17]_lut_out = YD1_HEADER_data.timestamp[17]~reg0;
XD1_header_0.timestamp[17] = DFFE(XD1_header_0.timestamp[17]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L752 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1037~8
--operation mode is normal

XD1L752 = XD1_header_1.timestamp[17] & (XD1_header_0.timestamp[17] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[17] & XD1_header_0.timestamp[17] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[17]
--operation mode is normal

XD2_header_1.timestamp[17]_lut_out = YD2_HEADER_data.timestamp[17]~reg0;
XD2_header_1.timestamp[17] = DFFE(XD2_header_1.timestamp[17]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[17]
--operation mode is normal

XD2_header_0.timestamp[17]_lut_out = YD2_HEADER_data.timestamp[17]~reg0;
XD2_header_0.timestamp[17] = DFFE(XD2_header_0.timestamp[17]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L652 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1037~8
--operation mode is normal

XD2L652 = XD2_header_1.timestamp[17] & (XD2_header_0.timestamp[17] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[17] & XD2_header_0.timestamp[17] & !XD2_rd_ptr[0];


--SD1L892 is daq:inst_daq|mem_interface:inst_mem_interface|i1634~1357
--operation mode is normal

SD1L892 = XD1L752 & (XD2L652 # SD1_AnB) # !XD1L752 & XD2L652 & !SD1_AnB;


--SD1L992 is daq:inst_daq|mem_interface:inst_mem_interface|i1634~1358
--operation mode is normal

SD1L992 = SD1L524Q & SD1L792 # !SD1L524Q & SD1L624Q & SD1L892;


--XD1_header_1.trigger_word[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[2]
--operation mode is normal

XD1_header_1.trigger_word[2]_lut_out = YD1_HEADER_data.trigger_word[2]~reg0;
XD1_header_1.trigger_word[2] = DFFE(XD1_header_1.trigger_word[2]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.trigger_word[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[2]
--operation mode is normal

XD1_header_0.trigger_word[2]_lut_out = YD1_HEADER_data.trigger_word[2]~reg0;
XD1_header_0.trigger_word[2] = DFFE(XD1_header_0.trigger_word[2]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L282 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1068~8
--operation mode is normal

XD1L282 = XD1_header_1.trigger_word[2] & (XD1_header_0.trigger_word[2] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[2] & XD1_header_0.trigger_word[2] & !XD1_rd_ptr[0];


--XD2_header_1.trigger_word[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[2]
--operation mode is normal

XD2_header_1.trigger_word[2]_lut_out = YD2_HEADER_data.trigger_word[2]~reg0;
XD2_header_1.trigger_word[2] = DFFE(XD2_header_1.trigger_word[2]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.trigger_word[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[2]
--operation mode is normal

XD2_header_0.trigger_word[2]_lut_out = YD2_HEADER_data.trigger_word[2]~reg0;
XD2_header_0.trigger_word[2] = DFFE(XD2_header_0.trigger_word[2]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L182 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1068~8
--operation mode is normal

XD2L182 = XD2_header_1.trigger_word[2] & (XD2_header_0.trigger_word[2] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[2] & XD2_header_0.trigger_word[2] & !XD2_rd_ptr[0];


--SD1L092 is daq:inst_daq|mem_interface:inst_mem_interface|i1633~1354
--operation mode is normal

SD1L092 = XD1L282 & (XD2L182 # SD1_AnB) # !XD1L282 & XD2L182 & !SD1_AnB;


--XD1_header_1.deadtime[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[2]
--operation mode is normal

XD1_header_1.deadtime[2]_lut_out = R52_sload_path[2];
XD1_header_1.deadtime[2] = DFFE(XD1_header_1.deadtime[2]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[2]
--operation mode is normal

XD1_header_0.deadtime[2]_lut_out = R52_sload_path[2];
XD1_header_0.deadtime[2] = DFFE(XD1_header_0.deadtime[2]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L622 is daq:inst_daq|mem_interface:inst_mem_interface|i1534~1028
--operation mode is normal

SD1L622 = XD1_header_1.deadtime[2] & (XD1_header_0.deadtime[2] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[2] & XD1_header_0.deadtime[2] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[2]
--operation mode is normal

XD2_header_1.deadtime[2]_lut_out = R13_sload_path[2];
XD2_header_1.deadtime[2] = DFFE(XD2_header_1.deadtime[2]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[2]
--operation mode is normal

XD2_header_0.deadtime[2]_lut_out = R13_sload_path[2];
XD2_header_0.deadtime[2] = DFFE(XD2_header_0.deadtime[2]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L722 is daq:inst_daq|mem_interface:inst_mem_interface|i1534~1029
--operation mode is normal

SD1L722 = XD2_header_1.deadtime[2] & (XD2_header_0.deadtime[2] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[2] & XD2_header_0.deadtime[2] & !XD2_rd_ptr[0];


--SD1L822 is daq:inst_daq|mem_interface:inst_mem_interface|i1534~1030
--operation mode is normal

SD1L822 = SD1L622 & (SD1L722 # SD1_AnB) # !SD1L622 & SD1L722 & !SD1_AnB;


--NC6_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[2]
NC6_q[2]_data_in = EE1L14;
NC6_q[2]_write_enable = XD1_i1250;
NC6_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[2]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[2]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[2] = MEMORY_SEGMENT(NC6_q[2]_data_in, NC6_q[2]_write_enable, NC6_q[2]_clock_0, , , , , , VCC, NC6_q[2]_write_address, NC6_q[2]_read_address);


--NC41_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[2]
NC41_q[2]_data_in = EE2L14;
NC41_q[2]_write_enable = XD2_i1250;
NC41_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[2]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[2]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[2] = MEMORY_SEGMENT(NC41_q[2]_data_in, NC41_q[2]_write_enable, NC41_q[2]_clock_0, , , , , , VCC, NC41_q[2]_write_address, NC41_q[2]_read_address);


--SD1L922 is daq:inst_daq|mem_interface:inst_mem_interface|i1534~1031
--operation mode is normal

SD1L922 = NC6_q[2] & (NC41_q[2] # SD1_AnB) # !NC6_q[2] & NC41_q[2] & !SD1_AnB;


--NC5_q[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[2]
NC5_q[2]_data_in = HE1_ram_data_in[2];
NC5_q[2]_write_enable = HE1_ram_we3;
NC5_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC5_q[2]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC5_q[2]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC5_q[2] = MEMORY_SEGMENT(NC5_q[2]_data_in, NC5_q[2]_write_enable, NC5_q[2]_clock_0, , , , , , VCC, NC5_q[2]_write_address, NC5_q[2]_read_address);


--NC31_q[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[2]
NC31_q[2]_data_in = HE2_ram_data_in[2];
NC31_q[2]_write_enable = HE2_ram_we3;
NC31_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC31_q[2]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC31_q[2]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC31_q[2] = MEMORY_SEGMENT(NC31_q[2]_data_in, NC31_q[2]_write_enable, NC31_q[2]_clock_0, , , , , , VCC, NC31_q[2]_write_address, NC31_q[2]_read_address);


--SD1L032 is daq:inst_daq|mem_interface:inst_mem_interface|i1534~1032
--operation mode is normal

SD1L032 = SD1_AnB & NC5_q[2] # !SD1_AnB & NC31_q[2] # !SD1L244Q;


--SD1L132 is daq:inst_daq|mem_interface:inst_mem_interface|i1534~1033
--operation mode is normal

SD1L132 = !SD1L924Q & (SD1L034Q & SD1L922 # !SD1L034Q & SD1L032);


--NC8_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[2]
NC8_q[2]_data_in = RD1L3Q;
NC8_q[2]_write_enable = XD1_i1271;
NC8_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[2]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[2]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[2] = MEMORY_SEGMENT(NC8_q[2]_data_in, NC8_q[2]_write_enable, NC8_q[2]_clock_0, , , , , , VCC, NC8_q[2]_write_address, NC8_q[2]_read_address);


--NC61_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[2]
NC61_q[2]_data_in = RD1L3Q;
NC61_q[2]_write_enable = XD2_i1271;
NC61_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[2]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[2]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[2] = MEMORY_SEGMENT(NC61_q[2]_data_in, NC61_q[2]_write_enable, NC61_q[2]_clock_0, , , , , , VCC, NC61_q[2]_write_address, NC61_q[2]_read_address);


--SD1L232 is daq:inst_daq|mem_interface:inst_mem_interface|i1534~1034
--operation mode is normal

SD1L232 = SD1L924Q & (SD1_AnB & NC8_q[2] # !SD1_AnB & NC61_q[2]);


--SD1L332 is daq:inst_daq|mem_interface:inst_mem_interface|i1534~1035
--operation mode is normal

SD1L332 = SD1L824Q & SD1L822 # !SD1L824Q & (SD1L132 # SD1L232);


--SD1L192 is daq:inst_daq|mem_interface:inst_mem_interface|i1633~1355
--operation mode is normal

SD1L192 = SD1L003 & (SD1L724Q & SD1L092 # !SD1L724Q & SD1L332);


--XD1_header_1.timestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[2]
--operation mode is normal

XD1_header_1.timestamp[2]_lut_out = YD1_HEADER_data.timestamp[2]~reg0;
XD1_header_1.timestamp[2] = DFFE(XD1_header_1.timestamp[2]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[2]
--operation mode is normal

XD1_header_0.timestamp[2]_lut_out = YD1_HEADER_data.timestamp[2]~reg0;
XD1_header_0.timestamp[2] = DFFE(XD1_header_0.timestamp[2]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L272 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1052~8
--operation mode is normal

XD1L272 = XD1_header_1.timestamp[2] & (XD1_header_0.timestamp[2] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[2] & XD1_header_0.timestamp[2] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[2]
--operation mode is normal

XD2_header_1.timestamp[2]_lut_out = YD2_HEADER_data.timestamp[2]~reg0;
XD2_header_1.timestamp[2] = DFFE(XD2_header_1.timestamp[2]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[2]
--operation mode is normal

XD2_header_0.timestamp[2]_lut_out = YD2_HEADER_data.timestamp[2]~reg0;
XD2_header_0.timestamp[2] = DFFE(XD2_header_0.timestamp[2]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L172 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1052~8
--operation mode is normal

XD2L172 = XD2_header_1.timestamp[2] & (XD2_header_0.timestamp[2] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[2] & XD2_header_0.timestamp[2] & !XD2_rd_ptr[0];


--SD1L292 is daq:inst_daq|mem_interface:inst_mem_interface|i1633~1356
--operation mode is normal

SD1L292 = XD1L272 & (XD2L172 # SD1_AnB) # !XD1L272 & XD2L172 & !SD1_AnB;


--XD1_header_1.timestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[18]
--operation mode is normal

XD1_header_1.timestamp[18]_lut_out = YD1_HEADER_data.timestamp[18]~reg0;
XD1_header_1.timestamp[18] = DFFE(XD1_header_1.timestamp[18]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[18]
--operation mode is normal

XD1_header_0.timestamp[18]_lut_out = YD1_HEADER_data.timestamp[18]~reg0;
XD1_header_0.timestamp[18] = DFFE(XD1_header_0.timestamp[18]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L652 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1036~8
--operation mode is normal

XD1L652 = XD1_header_1.timestamp[18] & (XD1_header_0.timestamp[18] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[18] & XD1_header_0.timestamp[18] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[18]
--operation mode is normal

XD2_header_1.timestamp[18]_lut_out = YD2_HEADER_data.timestamp[18]~reg0;
XD2_header_1.timestamp[18] = DFFE(XD2_header_1.timestamp[18]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[18]
--operation mode is normal

XD2_header_0.timestamp[18]_lut_out = YD2_HEADER_data.timestamp[18]~reg0;
XD2_header_0.timestamp[18] = DFFE(XD2_header_0.timestamp[18]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L552 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1036~8
--operation mode is normal

XD2L552 = XD2_header_1.timestamp[18] & (XD2_header_0.timestamp[18] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[18] & XD2_header_0.timestamp[18] & !XD2_rd_ptr[0];


--SD1L392 is daq:inst_daq|mem_interface:inst_mem_interface|i1633~1357
--operation mode is normal

SD1L392 = XD1L652 & (XD2L552 # SD1_AnB) # !XD1L652 & XD2L552 & !SD1_AnB;


--SD1L492 is daq:inst_daq|mem_interface:inst_mem_interface|i1633~1358
--operation mode is normal

SD1L492 = SD1L524Q & SD1L292 # !SD1L524Q & SD1L624Q & SD1L392;


--XD1_header_1.trigger_word[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[3]
--operation mode is normal

XD1_header_1.trigger_word[3]_lut_out = YD1_HEADER_data.trigger_word[3]~reg0;
XD1_header_1.trigger_word[3] = DFFE(XD1_header_1.trigger_word[3]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.trigger_word[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[3]
--operation mode is normal

XD1_header_0.trigger_word[3]_lut_out = YD1_HEADER_data.trigger_word[3]~reg0;
XD1_header_0.trigger_word[3] = DFFE(XD1_header_0.trigger_word[3]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L182 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1067~8
--operation mode is normal

XD1L182 = XD1_header_1.trigger_word[3] & (XD1_header_0.trigger_word[3] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[3] & XD1_header_0.trigger_word[3] & !XD1_rd_ptr[0];


--XD2_header_1.trigger_word[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[3]
--operation mode is normal

XD2_header_1.trigger_word[3]_lut_out = YD2_HEADER_data.trigger_word[3]~reg0;
XD2_header_1.trigger_word[3] = DFFE(XD2_header_1.trigger_word[3]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.trigger_word[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[3]
--operation mode is normal

XD2_header_0.trigger_word[3]_lut_out = YD2_HEADER_data.trigger_word[3]~reg0;
XD2_header_0.trigger_word[3] = DFFE(XD2_header_0.trigger_word[3]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L082 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1067~8
--operation mode is normal

XD2L082 = XD2_header_1.trigger_word[3] & (XD2_header_0.trigger_word[3] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[3] & XD2_header_0.trigger_word[3] & !XD2_rd_ptr[0];


--SD1L582 is daq:inst_daq|mem_interface:inst_mem_interface|i1632~1354
--operation mode is normal

SD1L582 = XD1L182 & (XD2L082 # SD1_AnB) # !XD1L182 & XD2L082 & !SD1_AnB;


--XD1_header_1.deadtime[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[3]
--operation mode is normal

XD1_header_1.deadtime[3]_lut_out = R52_sload_path[3];
XD1_header_1.deadtime[3] = DFFE(XD1_header_1.deadtime[3]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[3]
--operation mode is normal

XD1_header_0.deadtime[3]_lut_out = R52_sload_path[3];
XD1_header_0.deadtime[3] = DFFE(XD1_header_0.deadtime[3]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L812 is daq:inst_daq|mem_interface:inst_mem_interface|i1533~1028
--operation mode is normal

SD1L812 = XD1_header_1.deadtime[3] & (XD1_header_0.deadtime[3] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[3] & XD1_header_0.deadtime[3] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[3]
--operation mode is normal

XD2_header_1.deadtime[3]_lut_out = R13_sload_path[3];
XD2_header_1.deadtime[3] = DFFE(XD2_header_1.deadtime[3]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[3]
--operation mode is normal

XD2_header_0.deadtime[3]_lut_out = R13_sload_path[3];
XD2_header_0.deadtime[3] = DFFE(XD2_header_0.deadtime[3]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L912 is daq:inst_daq|mem_interface:inst_mem_interface|i1533~1029
--operation mode is normal

SD1L912 = XD2_header_1.deadtime[3] & (XD2_header_0.deadtime[3] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[3] & XD2_header_0.deadtime[3] & !XD2_rd_ptr[0];


--SD1L022 is daq:inst_daq|mem_interface:inst_mem_interface|i1533~1030
--operation mode is normal

SD1L022 = SD1L812 & (SD1L912 # SD1_AnB) # !SD1L812 & SD1L912 & !SD1_AnB;


--NC6_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[3]
NC6_q[3]_data_in = EE1L24;
NC6_q[3]_write_enable = XD1_i1250;
NC6_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[3]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[3]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[3] = MEMORY_SEGMENT(NC6_q[3]_data_in, NC6_q[3]_write_enable, NC6_q[3]_clock_0, , , , , , VCC, NC6_q[3]_write_address, NC6_q[3]_read_address);


--NC41_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[3]
NC41_q[3]_data_in = EE2L24;
NC41_q[3]_write_enable = XD2_i1250;
NC41_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[3]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[3]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[3] = MEMORY_SEGMENT(NC41_q[3]_data_in, NC41_q[3]_write_enable, NC41_q[3]_clock_0, , , , , , VCC, NC41_q[3]_write_address, NC41_q[3]_read_address);


--SD1L122 is daq:inst_daq|mem_interface:inst_mem_interface|i1533~1031
--operation mode is normal

SD1L122 = NC6_q[3] & (NC41_q[3] # SD1_AnB) # !NC6_q[3] & NC41_q[3] & !SD1_AnB;


--NC5_q[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[3]
NC5_q[3]_data_in = HE1_ram_data_in[3];
NC5_q[3]_write_enable = HE1_ram_we3;
NC5_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC5_q[3]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC5_q[3]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC5_q[3] = MEMORY_SEGMENT(NC5_q[3]_data_in, NC5_q[3]_write_enable, NC5_q[3]_clock_0, , , , , , VCC, NC5_q[3]_write_address, NC5_q[3]_read_address);


--NC31_q[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[3]
NC31_q[3]_data_in = HE2_ram_data_in[3];
NC31_q[3]_write_enable = HE2_ram_we3;
NC31_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC31_q[3]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC31_q[3]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC31_q[3] = MEMORY_SEGMENT(NC31_q[3]_data_in, NC31_q[3]_write_enable, NC31_q[3]_clock_0, , , , , , VCC, NC31_q[3]_write_address, NC31_q[3]_read_address);


--SD1L222 is daq:inst_daq|mem_interface:inst_mem_interface|i1533~1032
--operation mode is normal

SD1L222 = SD1_AnB & NC5_q[3] # !SD1_AnB & NC31_q[3] # !SD1L244Q;


--SD1L322 is daq:inst_daq|mem_interface:inst_mem_interface|i1533~1033
--operation mode is normal

SD1L322 = !SD1L924Q & (SD1L034Q & SD1L122 # !SD1L034Q & SD1L222);


--NC8_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[3]
NC8_q[3]_data_in = RD1L4Q;
NC8_q[3]_write_enable = XD1_i1271;
NC8_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[3]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[3]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[3] = MEMORY_SEGMENT(NC8_q[3]_data_in, NC8_q[3]_write_enable, NC8_q[3]_clock_0, , , , , , VCC, NC8_q[3]_write_address, NC8_q[3]_read_address);


--NC61_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[3]
NC61_q[3]_data_in = RD1L4Q;
NC61_q[3]_write_enable = XD2_i1271;
NC61_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[3]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[3]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[3] = MEMORY_SEGMENT(NC61_q[3]_data_in, NC61_q[3]_write_enable, NC61_q[3]_clock_0, , , , , , VCC, NC61_q[3]_write_address, NC61_q[3]_read_address);


--SD1L422 is daq:inst_daq|mem_interface:inst_mem_interface|i1533~1034
--operation mode is normal

SD1L422 = SD1L924Q & (SD1_AnB & NC8_q[3] # !SD1_AnB & NC61_q[3]);


--SD1L522 is daq:inst_daq|mem_interface:inst_mem_interface|i1533~1035
--operation mode is normal

SD1L522 = SD1L824Q & SD1L022 # !SD1L824Q & (SD1L322 # SD1L422);


--SD1L682 is daq:inst_daq|mem_interface:inst_mem_interface|i1632~1355
--operation mode is normal

SD1L682 = SD1L003 & (SD1L724Q & SD1L582 # !SD1L724Q & SD1L522);


--XD1_header_1.timestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[3]
--operation mode is normal

XD1_header_1.timestamp[3]_lut_out = YD1_HEADER_data.timestamp[3]~reg0;
XD1_header_1.timestamp[3] = DFFE(XD1_header_1.timestamp[3]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[3]
--operation mode is normal

XD1_header_0.timestamp[3]_lut_out = YD1_HEADER_data.timestamp[3]~reg0;
XD1_header_0.timestamp[3] = DFFE(XD1_header_0.timestamp[3]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L172 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1051~8
--operation mode is normal

XD1L172 = XD1_header_1.timestamp[3] & (XD1_header_0.timestamp[3] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[3] & XD1_header_0.timestamp[3] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[3]
--operation mode is normal

XD2_header_1.timestamp[3]_lut_out = YD2_HEADER_data.timestamp[3]~reg0;
XD2_header_1.timestamp[3] = DFFE(XD2_header_1.timestamp[3]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[3]
--operation mode is normal

XD2_header_0.timestamp[3]_lut_out = YD2_HEADER_data.timestamp[3]~reg0;
XD2_header_0.timestamp[3] = DFFE(XD2_header_0.timestamp[3]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L072 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1051~8
--operation mode is normal

XD2L072 = XD2_header_1.timestamp[3] & (XD2_header_0.timestamp[3] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[3] & XD2_header_0.timestamp[3] & !XD2_rd_ptr[0];


--SD1L782 is daq:inst_daq|mem_interface:inst_mem_interface|i1632~1356
--operation mode is normal

SD1L782 = XD1L172 & (XD2L072 # SD1_AnB) # !XD1L172 & XD2L072 & !SD1_AnB;


--XD1_header_1.timestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[19]
--operation mode is normal

XD1_header_1.timestamp[19]_lut_out = YD1_HEADER_data.timestamp[19]~reg0;
XD1_header_1.timestamp[19] = DFFE(XD1_header_1.timestamp[19]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[19]
--operation mode is normal

XD1_header_0.timestamp[19]_lut_out = YD1_HEADER_data.timestamp[19]~reg0;
XD1_header_0.timestamp[19] = DFFE(XD1_header_0.timestamp[19]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L552 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1035~8
--operation mode is normal

XD1L552 = XD1_header_1.timestamp[19] & (XD1_header_0.timestamp[19] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[19] & XD1_header_0.timestamp[19] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[19]
--operation mode is normal

XD2_header_1.timestamp[19]_lut_out = YD2_HEADER_data.timestamp[19]~reg0;
XD2_header_1.timestamp[19] = DFFE(XD2_header_1.timestamp[19]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[19]
--operation mode is normal

XD2_header_0.timestamp[19]_lut_out = YD2_HEADER_data.timestamp[19]~reg0;
XD2_header_0.timestamp[19] = DFFE(XD2_header_0.timestamp[19]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L452 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1035~8
--operation mode is normal

XD2L452 = XD2_header_1.timestamp[19] & (XD2_header_0.timestamp[19] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[19] & XD2_header_0.timestamp[19] & !XD2_rd_ptr[0];


--SD1L882 is daq:inst_daq|mem_interface:inst_mem_interface|i1632~1357
--operation mode is normal

SD1L882 = XD1L552 & (XD2L452 # SD1_AnB) # !XD1L552 & XD2L452 & !SD1_AnB;


--SD1L982 is daq:inst_daq|mem_interface:inst_mem_interface|i1632~1358
--operation mode is normal

SD1L982 = SD1L524Q & SD1L782 # !SD1L524Q & SD1L624Q & SD1L882;


--XD1_header_1.trigger_word[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[4]
--operation mode is normal

XD1_header_1.trigger_word[4]_lut_out = YD1_HEADER_data.trigger_word[4]~reg0;
XD1_header_1.trigger_word[4] = DFFE(XD1_header_1.trigger_word[4]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.trigger_word[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[4]
--operation mode is normal

XD1_header_0.trigger_word[4]_lut_out = YD1_HEADER_data.trigger_word[4]~reg0;
XD1_header_0.trigger_word[4] = DFFE(XD1_header_0.trigger_word[4]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L082 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1066~8
--operation mode is normal

XD1L082 = XD1_header_1.trigger_word[4] & (XD1_header_0.trigger_word[4] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[4] & XD1_header_0.trigger_word[4] & !XD1_rd_ptr[0];


--XD2_header_1.trigger_word[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[4]
--operation mode is normal

XD2_header_1.trigger_word[4]_lut_out = YD2_HEADER_data.trigger_word[4]~reg0;
XD2_header_1.trigger_word[4] = DFFE(XD2_header_1.trigger_word[4]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.trigger_word[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[4]
--operation mode is normal

XD2_header_0.trigger_word[4]_lut_out = YD2_HEADER_data.trigger_word[4]~reg0;
XD2_header_0.trigger_word[4] = DFFE(XD2_header_0.trigger_word[4]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L972 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1066~8
--operation mode is normal

XD2L972 = XD2_header_1.trigger_word[4] & (XD2_header_0.trigger_word[4] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[4] & XD2_header_0.trigger_word[4] & !XD2_rd_ptr[0];


--SD1L082 is daq:inst_daq|mem_interface:inst_mem_interface|i1631~1354
--operation mode is normal

SD1L082 = XD1L082 & (XD2L972 # SD1_AnB) # !XD1L082 & XD2L972 & !SD1_AnB;


--XD1_header_1.deadtime[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[4]
--operation mode is normal

XD1_header_1.deadtime[4]_lut_out = R52_sload_path[4];
XD1_header_1.deadtime[4] = DFFE(XD1_header_1.deadtime[4]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[4]
--operation mode is normal

XD1_header_0.deadtime[4]_lut_out = R52_sload_path[4];
XD1_header_0.deadtime[4] = DFFE(XD1_header_0.deadtime[4]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L012 is daq:inst_daq|mem_interface:inst_mem_interface|i1532~1028
--operation mode is normal

SD1L012 = XD1_header_1.deadtime[4] & (XD1_header_0.deadtime[4] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[4] & XD1_header_0.deadtime[4] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[4]
--operation mode is normal

XD2_header_1.deadtime[4]_lut_out = R13_sload_path[4];
XD2_header_1.deadtime[4] = DFFE(XD2_header_1.deadtime[4]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[4]
--operation mode is normal

XD2_header_0.deadtime[4]_lut_out = R13_sload_path[4];
XD2_header_0.deadtime[4] = DFFE(XD2_header_0.deadtime[4]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L112 is daq:inst_daq|mem_interface:inst_mem_interface|i1532~1029
--operation mode is normal

SD1L112 = XD2_header_1.deadtime[4] & (XD2_header_0.deadtime[4] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[4] & XD2_header_0.deadtime[4] & !XD2_rd_ptr[0];


--SD1L212 is daq:inst_daq|mem_interface:inst_mem_interface|i1532~1030
--operation mode is normal

SD1L212 = SD1L012 & (SD1L112 # SD1_AnB) # !SD1L012 & SD1L112 & !SD1_AnB;


--NC6_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[4]
NC6_q[4]_data_in = EE1L34;
NC6_q[4]_write_enable = XD1_i1250;
NC6_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[4]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[4]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[4] = MEMORY_SEGMENT(NC6_q[4]_data_in, NC6_q[4]_write_enable, NC6_q[4]_clock_0, , , , , , VCC, NC6_q[4]_write_address, NC6_q[4]_read_address);


--NC41_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[4]
NC41_q[4]_data_in = EE2L34;
NC41_q[4]_write_enable = XD2_i1250;
NC41_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[4]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[4]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[4] = MEMORY_SEGMENT(NC41_q[4]_data_in, NC41_q[4]_write_enable, NC41_q[4]_clock_0, , , , , , VCC, NC41_q[4]_write_address, NC41_q[4]_read_address);


--SD1L312 is daq:inst_daq|mem_interface:inst_mem_interface|i1532~1031
--operation mode is normal

SD1L312 = NC6_q[4] & (NC41_q[4] # SD1_AnB) # !NC6_q[4] & NC41_q[4] & !SD1_AnB;


--NC5_q[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[4]
NC5_q[4]_data_in = HE1_ram_data_in[4];
NC5_q[4]_write_enable = HE1_ram_we3;
NC5_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC5_q[4]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC5_q[4]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC5_q[4] = MEMORY_SEGMENT(NC5_q[4]_data_in, NC5_q[4]_write_enable, NC5_q[4]_clock_0, , , , , , VCC, NC5_q[4]_write_address, NC5_q[4]_read_address);


--NC31_q[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[4]
NC31_q[4]_data_in = HE2_ram_data_in[4];
NC31_q[4]_write_enable = HE2_ram_we3;
NC31_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC31_q[4]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC31_q[4]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC31_q[4] = MEMORY_SEGMENT(NC31_q[4]_data_in, NC31_q[4]_write_enable, NC31_q[4]_clock_0, , , , , , VCC, NC31_q[4]_write_address, NC31_q[4]_read_address);


--SD1L412 is daq:inst_daq|mem_interface:inst_mem_interface|i1532~1032
--operation mode is normal

SD1L412 = SD1_AnB & NC5_q[4] # !SD1_AnB & NC31_q[4] # !SD1L244Q;


--SD1L512 is daq:inst_daq|mem_interface:inst_mem_interface|i1532~1033
--operation mode is normal

SD1L512 = !SD1L924Q & (SD1L034Q & SD1L312 # !SD1L034Q & SD1L412);


--NC8_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[4]
NC8_q[4]_data_in = RD1L5Q;
NC8_q[4]_write_enable = XD1_i1271;
NC8_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[4]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[4]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[4] = MEMORY_SEGMENT(NC8_q[4]_data_in, NC8_q[4]_write_enable, NC8_q[4]_clock_0, , , , , , VCC, NC8_q[4]_write_address, NC8_q[4]_read_address);


--NC61_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[4]
NC61_q[4]_data_in = RD1L5Q;
NC61_q[4]_write_enable = XD2_i1271;
NC61_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[4]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[4]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[4] = MEMORY_SEGMENT(NC61_q[4]_data_in, NC61_q[4]_write_enable, NC61_q[4]_clock_0, , , , , , VCC, NC61_q[4]_write_address, NC61_q[4]_read_address);


--SD1L612 is daq:inst_daq|mem_interface:inst_mem_interface|i1532~1034
--operation mode is normal

SD1L612 = SD1L924Q & (SD1_AnB & NC8_q[4] # !SD1_AnB & NC61_q[4]);


--SD1L712 is daq:inst_daq|mem_interface:inst_mem_interface|i1532~1035
--operation mode is normal

SD1L712 = SD1L824Q & SD1L212 # !SD1L824Q & (SD1L512 # SD1L612);


--SD1L182 is daq:inst_daq|mem_interface:inst_mem_interface|i1631~1355
--operation mode is normal

SD1L182 = SD1L003 & (SD1L724Q & SD1L082 # !SD1L724Q & SD1L712);


--XD1_header_1.timestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[4]
--operation mode is normal

XD1_header_1.timestamp[4]_lut_out = YD1_HEADER_data.timestamp[4]~reg0;
XD1_header_1.timestamp[4] = DFFE(XD1_header_1.timestamp[4]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[4]
--operation mode is normal

XD1_header_0.timestamp[4]_lut_out = YD1_HEADER_data.timestamp[4]~reg0;
XD1_header_0.timestamp[4] = DFFE(XD1_header_0.timestamp[4]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L072 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1050~8
--operation mode is normal

XD1L072 = XD1_header_1.timestamp[4] & (XD1_header_0.timestamp[4] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[4] & XD1_header_0.timestamp[4] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[4]
--operation mode is normal

XD2_header_1.timestamp[4]_lut_out = YD2_HEADER_data.timestamp[4]~reg0;
XD2_header_1.timestamp[4] = DFFE(XD2_header_1.timestamp[4]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[4]
--operation mode is normal

XD2_header_0.timestamp[4]_lut_out = YD2_HEADER_data.timestamp[4]~reg0;
XD2_header_0.timestamp[4] = DFFE(XD2_header_0.timestamp[4]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L962 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1050~8
--operation mode is normal

XD2L962 = XD2_header_1.timestamp[4] & (XD2_header_0.timestamp[4] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[4] & XD2_header_0.timestamp[4] & !XD2_rd_ptr[0];


--SD1L282 is daq:inst_daq|mem_interface:inst_mem_interface|i1631~1356
--operation mode is normal

SD1L282 = XD1L072 & (XD2L962 # SD1_AnB) # !XD1L072 & XD2L962 & !SD1_AnB;


--XD1_header_1.timestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[20]
--operation mode is normal

XD1_header_1.timestamp[20]_lut_out = YD1_HEADER_data.timestamp[20]~reg0;
XD1_header_1.timestamp[20] = DFFE(XD1_header_1.timestamp[20]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[20]
--operation mode is normal

XD1_header_0.timestamp[20]_lut_out = YD1_HEADER_data.timestamp[20]~reg0;
XD1_header_0.timestamp[20] = DFFE(XD1_header_0.timestamp[20]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L452 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1034~8
--operation mode is normal

XD1L452 = XD1_header_1.timestamp[20] & (XD1_header_0.timestamp[20] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[20] & XD1_header_0.timestamp[20] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[20]
--operation mode is normal

XD2_header_1.timestamp[20]_lut_out = YD2_HEADER_data.timestamp[20]~reg0;
XD2_header_1.timestamp[20] = DFFE(XD2_header_1.timestamp[20]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[20]
--operation mode is normal

XD2_header_0.timestamp[20]_lut_out = YD2_HEADER_data.timestamp[20]~reg0;
XD2_header_0.timestamp[20] = DFFE(XD2_header_0.timestamp[20]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L352 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1034~8
--operation mode is normal

XD2L352 = XD2_header_1.timestamp[20] & (XD2_header_0.timestamp[20] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[20] & XD2_header_0.timestamp[20] & !XD2_rd_ptr[0];


--SD1L382 is daq:inst_daq|mem_interface:inst_mem_interface|i1631~1357
--operation mode is normal

SD1L382 = XD1L452 & (XD2L352 # SD1_AnB) # !XD1L452 & XD2L352 & !SD1_AnB;


--SD1L482 is daq:inst_daq|mem_interface:inst_mem_interface|i1631~1358
--operation mode is normal

SD1L482 = SD1L524Q & SD1L282 # !SD1L524Q & SD1L624Q & SD1L382;


--XD1_header_1.trigger_word[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[5]
--operation mode is normal

XD1_header_1.trigger_word[5]_lut_out = YD1_HEADER_data.trigger_word[5]~reg0;
XD1_header_1.trigger_word[5] = DFFE(XD1_header_1.trigger_word[5]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.trigger_word[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[5]
--operation mode is normal

XD1_header_0.trigger_word[5]_lut_out = YD1_HEADER_data.trigger_word[5]~reg0;
XD1_header_0.trigger_word[5] = DFFE(XD1_header_0.trigger_word[5]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L972 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1065~8
--operation mode is normal

XD1L972 = XD1_header_1.trigger_word[5] & (XD1_header_0.trigger_word[5] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[5] & XD1_header_0.trigger_word[5] & !XD1_rd_ptr[0];


--XD2_header_1.trigger_word[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[5]
--operation mode is normal

XD2_header_1.trigger_word[5]_lut_out = YD2_HEADER_data.trigger_word[5]~reg0;
XD2_header_1.trigger_word[5] = DFFE(XD2_header_1.trigger_word[5]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.trigger_word[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[5]
--operation mode is normal

XD2_header_0.trigger_word[5]_lut_out = YD2_HEADER_data.trigger_word[5]~reg0;
XD2_header_0.trigger_word[5] = DFFE(XD2_header_0.trigger_word[5]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L872 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1065~8
--operation mode is normal

XD2L872 = XD2_header_1.trigger_word[5] & (XD2_header_0.trigger_word[5] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[5] & XD2_header_0.trigger_word[5] & !XD2_rd_ptr[0];


--SD1L572 is daq:inst_daq|mem_interface:inst_mem_interface|i1630~1354
--operation mode is normal

SD1L572 = XD1L972 & (XD2L872 # SD1_AnB) # !XD1L972 & XD2L872 & !SD1_AnB;


--XD1_header_1.deadtime[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[5]
--operation mode is normal

XD1_header_1.deadtime[5]_lut_out = R52_sload_path[5];
XD1_header_1.deadtime[5] = DFFE(XD1_header_1.deadtime[5]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[5]
--operation mode is normal

XD1_header_0.deadtime[5]_lut_out = R52_sload_path[5];
XD1_header_0.deadtime[5] = DFFE(XD1_header_0.deadtime[5]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L202 is daq:inst_daq|mem_interface:inst_mem_interface|i1531~1028
--operation mode is normal

SD1L202 = XD1_header_1.deadtime[5] & (XD1_header_0.deadtime[5] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[5] & XD1_header_0.deadtime[5] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[5]
--operation mode is normal

XD2_header_1.deadtime[5]_lut_out = R13_sload_path[5];
XD2_header_1.deadtime[5] = DFFE(XD2_header_1.deadtime[5]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[5]
--operation mode is normal

XD2_header_0.deadtime[5]_lut_out = R13_sload_path[5];
XD2_header_0.deadtime[5] = DFFE(XD2_header_0.deadtime[5]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L302 is daq:inst_daq|mem_interface:inst_mem_interface|i1531~1029
--operation mode is normal

SD1L302 = XD2_header_1.deadtime[5] & (XD2_header_0.deadtime[5] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[5] & XD2_header_0.deadtime[5] & !XD2_rd_ptr[0];


--SD1L402 is daq:inst_daq|mem_interface:inst_mem_interface|i1531~1030
--operation mode is normal

SD1L402 = SD1L202 & (SD1L302 # SD1_AnB) # !SD1L202 & SD1L302 & !SD1_AnB;


--NC6_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[5]
NC6_q[5]_data_in = EE1L44;
NC6_q[5]_write_enable = XD1_i1250;
NC6_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[5]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[5]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[5] = MEMORY_SEGMENT(NC6_q[5]_data_in, NC6_q[5]_write_enable, NC6_q[5]_clock_0, , , , , , VCC, NC6_q[5]_write_address, NC6_q[5]_read_address);


--NC41_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[5]
NC41_q[5]_data_in = EE2L44;
NC41_q[5]_write_enable = XD2_i1250;
NC41_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[5]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[5]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[5] = MEMORY_SEGMENT(NC41_q[5]_data_in, NC41_q[5]_write_enable, NC41_q[5]_clock_0, , , , , , VCC, NC41_q[5]_write_address, NC41_q[5]_read_address);


--SD1L502 is daq:inst_daq|mem_interface:inst_mem_interface|i1531~1031
--operation mode is normal

SD1L502 = NC6_q[5] & (NC41_q[5] # SD1_AnB) # !NC6_q[5] & NC41_q[5] & !SD1_AnB;


--NC5_q[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[5]
NC5_q[5]_data_in = HE1_ram_data_in[5];
NC5_q[5]_write_enable = HE1_ram_we3;
NC5_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC5_q[5]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC5_q[5]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC5_q[5] = MEMORY_SEGMENT(NC5_q[5]_data_in, NC5_q[5]_write_enable, NC5_q[5]_clock_0, , , , , , VCC, NC5_q[5]_write_address, NC5_q[5]_read_address);


--NC31_q[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[5]
NC31_q[5]_data_in = HE2_ram_data_in[5];
NC31_q[5]_write_enable = HE2_ram_we3;
NC31_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC31_q[5]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC31_q[5]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC31_q[5] = MEMORY_SEGMENT(NC31_q[5]_data_in, NC31_q[5]_write_enable, NC31_q[5]_clock_0, , , , , , VCC, NC31_q[5]_write_address, NC31_q[5]_read_address);


--SD1L602 is daq:inst_daq|mem_interface:inst_mem_interface|i1531~1032
--operation mode is normal

SD1L602 = SD1_AnB & NC5_q[5] # !SD1_AnB & NC31_q[5] # !SD1L244Q;


--SD1L702 is daq:inst_daq|mem_interface:inst_mem_interface|i1531~1033
--operation mode is normal

SD1L702 = !SD1L924Q & (SD1L034Q & SD1L502 # !SD1L034Q & SD1L602);


--NC8_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[5]
NC8_q[5]_data_in = RD1L6Q;
NC8_q[5]_write_enable = XD1_i1271;
NC8_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[5]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[5]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[5] = MEMORY_SEGMENT(NC8_q[5]_data_in, NC8_q[5]_write_enable, NC8_q[5]_clock_0, , , , , , VCC, NC8_q[5]_write_address, NC8_q[5]_read_address);


--NC61_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[5]
NC61_q[5]_data_in = RD1L6Q;
NC61_q[5]_write_enable = XD2_i1271;
NC61_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[5]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[5]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[5] = MEMORY_SEGMENT(NC61_q[5]_data_in, NC61_q[5]_write_enable, NC61_q[5]_clock_0, , , , , , VCC, NC61_q[5]_write_address, NC61_q[5]_read_address);


--SD1L802 is daq:inst_daq|mem_interface:inst_mem_interface|i1531~1034
--operation mode is normal

SD1L802 = SD1L924Q & (SD1_AnB & NC8_q[5] # !SD1_AnB & NC61_q[5]);


--SD1L902 is daq:inst_daq|mem_interface:inst_mem_interface|i1531~1035
--operation mode is normal

SD1L902 = SD1L824Q & SD1L402 # !SD1L824Q & (SD1L702 # SD1L802);


--SD1L672 is daq:inst_daq|mem_interface:inst_mem_interface|i1630~1355
--operation mode is normal

SD1L672 = SD1L003 & (SD1L724Q & SD1L572 # !SD1L724Q & SD1L902);


--XD1_header_1.timestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[5]
--operation mode is normal

XD1_header_1.timestamp[5]_lut_out = YD1_HEADER_data.timestamp[5]~reg0;
XD1_header_1.timestamp[5] = DFFE(XD1_header_1.timestamp[5]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[5]
--operation mode is normal

XD1_header_0.timestamp[5]_lut_out = YD1_HEADER_data.timestamp[5]~reg0;
XD1_header_0.timestamp[5] = DFFE(XD1_header_0.timestamp[5]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L962 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1049~8
--operation mode is normal

XD1L962 = XD1_header_1.timestamp[5] & (XD1_header_0.timestamp[5] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[5] & XD1_header_0.timestamp[5] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[5]
--operation mode is normal

XD2_header_1.timestamp[5]_lut_out = YD2_HEADER_data.timestamp[5]~reg0;
XD2_header_1.timestamp[5] = DFFE(XD2_header_1.timestamp[5]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[5]
--operation mode is normal

XD2_header_0.timestamp[5]_lut_out = YD2_HEADER_data.timestamp[5]~reg0;
XD2_header_0.timestamp[5] = DFFE(XD2_header_0.timestamp[5]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L862 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1049~8
--operation mode is normal

XD2L862 = XD2_header_1.timestamp[5] & (XD2_header_0.timestamp[5] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[5] & XD2_header_0.timestamp[5] & !XD2_rd_ptr[0];


--SD1L772 is daq:inst_daq|mem_interface:inst_mem_interface|i1630~1356
--operation mode is normal

SD1L772 = XD1L962 & (XD2L862 # SD1_AnB) # !XD1L962 & XD2L862 & !SD1_AnB;


--XD1_header_1.timestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[21]
--operation mode is normal

XD1_header_1.timestamp[21]_lut_out = YD1_HEADER_data.timestamp[21]~reg0;
XD1_header_1.timestamp[21] = DFFE(XD1_header_1.timestamp[21]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[21]
--operation mode is normal

XD1_header_0.timestamp[21]_lut_out = YD1_HEADER_data.timestamp[21]~reg0;
XD1_header_0.timestamp[21] = DFFE(XD1_header_0.timestamp[21]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L352 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1033~8
--operation mode is normal

XD1L352 = XD1_header_1.timestamp[21] & (XD1_header_0.timestamp[21] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[21] & XD1_header_0.timestamp[21] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[21]
--operation mode is normal

XD2_header_1.timestamp[21]_lut_out = YD2_HEADER_data.timestamp[21]~reg0;
XD2_header_1.timestamp[21] = DFFE(XD2_header_1.timestamp[21]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[21]
--operation mode is normal

XD2_header_0.timestamp[21]_lut_out = YD2_HEADER_data.timestamp[21]~reg0;
XD2_header_0.timestamp[21] = DFFE(XD2_header_0.timestamp[21]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L252 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1033~8
--operation mode is normal

XD2L252 = XD2_header_1.timestamp[21] & (XD2_header_0.timestamp[21] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[21] & XD2_header_0.timestamp[21] & !XD2_rd_ptr[0];


--SD1L872 is daq:inst_daq|mem_interface:inst_mem_interface|i1630~1357
--operation mode is normal

SD1L872 = XD1L352 & (XD2L252 # SD1_AnB) # !XD1L352 & XD2L252 & !SD1_AnB;


--SD1L972 is daq:inst_daq|mem_interface:inst_mem_interface|i1630~1358
--operation mode is normal

SD1L972 = SD1L524Q & SD1L772 # !SD1L524Q & SD1L624Q & SD1L872;


--XD1_header_1.trigger_word[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[6]
--operation mode is normal

XD1_header_1.trigger_word[6]_lut_out = YD1_HEADER_data.trigger_word[6]~reg0;
XD1_header_1.trigger_word[6] = DFFE(XD1_header_1.trigger_word[6]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.trigger_word[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[6]
--operation mode is normal

XD1_header_0.trigger_word[6]_lut_out = YD1_HEADER_data.trigger_word[6]~reg0;
XD1_header_0.trigger_word[6] = DFFE(XD1_header_0.trigger_word[6]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L872 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1064~8
--operation mode is normal

XD1L872 = XD1_header_1.trigger_word[6] & (XD1_header_0.trigger_word[6] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[6] & XD1_header_0.trigger_word[6] & !XD1_rd_ptr[0];


--XD2_header_1.trigger_word[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[6]
--operation mode is normal

XD2_header_1.trigger_word[6]_lut_out = YD2_HEADER_data.trigger_word[6]~reg0;
XD2_header_1.trigger_word[6] = DFFE(XD2_header_1.trigger_word[6]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.trigger_word[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[6]
--operation mode is normal

XD2_header_0.trigger_word[6]_lut_out = YD2_HEADER_data.trigger_word[6]~reg0;
XD2_header_0.trigger_word[6] = DFFE(XD2_header_0.trigger_word[6]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L772 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1064~8
--operation mode is normal

XD2L772 = XD2_header_1.trigger_word[6] & (XD2_header_0.trigger_word[6] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[6] & XD2_header_0.trigger_word[6] & !XD2_rd_ptr[0];


--SD1L072 is daq:inst_daq|mem_interface:inst_mem_interface|i1629~1354
--operation mode is normal

SD1L072 = XD1L872 & (XD2L772 # SD1_AnB) # !XD1L872 & XD2L772 & !SD1_AnB;


--XD1_header_1.deadtime[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[6]
--operation mode is normal

XD1_header_1.deadtime[6]_lut_out = R52_sload_path[6];
XD1_header_1.deadtime[6] = DFFE(XD1_header_1.deadtime[6]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[6]
--operation mode is normal

XD1_header_0.deadtime[6]_lut_out = R52_sload_path[6];
XD1_header_0.deadtime[6] = DFFE(XD1_header_0.deadtime[6]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L491 is daq:inst_daq|mem_interface:inst_mem_interface|i1530~1028
--operation mode is normal

SD1L491 = XD1_header_1.deadtime[6] & (XD1_header_0.deadtime[6] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[6] & XD1_header_0.deadtime[6] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[6]
--operation mode is normal

XD2_header_1.deadtime[6]_lut_out = R13_sload_path[6];
XD2_header_1.deadtime[6] = DFFE(XD2_header_1.deadtime[6]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[6]
--operation mode is normal

XD2_header_0.deadtime[6]_lut_out = R13_sload_path[6];
XD2_header_0.deadtime[6] = DFFE(XD2_header_0.deadtime[6]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L591 is daq:inst_daq|mem_interface:inst_mem_interface|i1530~1029
--operation mode is normal

SD1L591 = XD2_header_1.deadtime[6] & (XD2_header_0.deadtime[6] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[6] & XD2_header_0.deadtime[6] & !XD2_rd_ptr[0];


--SD1L691 is daq:inst_daq|mem_interface:inst_mem_interface|i1530~1030
--operation mode is normal

SD1L691 = SD1L491 & (SD1L591 # SD1_AnB) # !SD1L491 & SD1L591 & !SD1_AnB;


--NC6_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[6]
NC6_q[6]_data_in = EE1L54;
NC6_q[6]_write_enable = XD1_i1250;
NC6_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[6]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[6]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[6] = MEMORY_SEGMENT(NC6_q[6]_data_in, NC6_q[6]_write_enable, NC6_q[6]_clock_0, , , , , , VCC, NC6_q[6]_write_address, NC6_q[6]_read_address);


--NC41_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[6]
NC41_q[6]_data_in = EE2L54;
NC41_q[6]_write_enable = XD2_i1250;
NC41_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[6]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[6]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[6] = MEMORY_SEGMENT(NC41_q[6]_data_in, NC41_q[6]_write_enable, NC41_q[6]_clock_0, , , , , , VCC, NC41_q[6]_write_address, NC41_q[6]_read_address);


--SD1L791 is daq:inst_daq|mem_interface:inst_mem_interface|i1530~1031
--operation mode is normal

SD1L791 = NC6_q[6] & (NC41_q[6] # SD1_AnB) # !NC6_q[6] & NC41_q[6] & !SD1_AnB;


--NC5_q[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[6]
NC5_q[6]_data_in = HE1_ram_data_in[6];
NC5_q[6]_write_enable = HE1_ram_we3;
NC5_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC5_q[6]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC5_q[6]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC5_q[6] = MEMORY_SEGMENT(NC5_q[6]_data_in, NC5_q[6]_write_enable, NC5_q[6]_clock_0, , , , , , VCC, NC5_q[6]_write_address, NC5_q[6]_read_address);


--NC31_q[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[6]
NC31_q[6]_data_in = HE2_ram_data_in[6];
NC31_q[6]_write_enable = HE2_ram_we3;
NC31_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC31_q[6]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC31_q[6]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC31_q[6] = MEMORY_SEGMENT(NC31_q[6]_data_in, NC31_q[6]_write_enable, NC31_q[6]_clock_0, , , , , , VCC, NC31_q[6]_write_address, NC31_q[6]_read_address);


--SD1L891 is daq:inst_daq|mem_interface:inst_mem_interface|i1530~1032
--operation mode is normal

SD1L891 = SD1_AnB & NC5_q[6] # !SD1_AnB & NC31_q[6] # !SD1L244Q;


--SD1L991 is daq:inst_daq|mem_interface:inst_mem_interface|i1530~1033
--operation mode is normal

SD1L991 = !SD1L924Q & (SD1L034Q & SD1L791 # !SD1L034Q & SD1L891);


--NC8_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[6]
NC8_q[6]_data_in = RD1L7Q;
NC8_q[6]_write_enable = XD1_i1271;
NC8_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[6]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[6]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[6] = MEMORY_SEGMENT(NC8_q[6]_data_in, NC8_q[6]_write_enable, NC8_q[6]_clock_0, , , , , , VCC, NC8_q[6]_write_address, NC8_q[6]_read_address);


--NC61_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[6]
NC61_q[6]_data_in = RD1L7Q;
NC61_q[6]_write_enable = XD2_i1271;
NC61_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[6]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[6]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[6] = MEMORY_SEGMENT(NC61_q[6]_data_in, NC61_q[6]_write_enable, NC61_q[6]_clock_0, , , , , , VCC, NC61_q[6]_write_address, NC61_q[6]_read_address);


--SD1L002 is daq:inst_daq|mem_interface:inst_mem_interface|i1530~1034
--operation mode is normal

SD1L002 = SD1L924Q & (SD1_AnB & NC8_q[6] # !SD1_AnB & NC61_q[6]);


--SD1L102 is daq:inst_daq|mem_interface:inst_mem_interface|i1530~1035
--operation mode is normal

SD1L102 = SD1L824Q & SD1L691 # !SD1L824Q & (SD1L991 # SD1L002);


--SD1L172 is daq:inst_daq|mem_interface:inst_mem_interface|i1629~1355
--operation mode is normal

SD1L172 = SD1L003 & (SD1L724Q & SD1L072 # !SD1L724Q & SD1L102);


--XD1_header_1.timestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[6]
--operation mode is normal

XD1_header_1.timestamp[6]_lut_out = YD1_HEADER_data.timestamp[6]~reg0;
XD1_header_1.timestamp[6] = DFFE(XD1_header_1.timestamp[6]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[6]
--operation mode is normal

XD1_header_0.timestamp[6]_lut_out = YD1_HEADER_data.timestamp[6]~reg0;
XD1_header_0.timestamp[6] = DFFE(XD1_header_0.timestamp[6]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L862 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1048~8
--operation mode is normal

XD1L862 = XD1_header_1.timestamp[6] & (XD1_header_0.timestamp[6] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[6] & XD1_header_0.timestamp[6] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[6]
--operation mode is normal

XD2_header_1.timestamp[6]_lut_out = YD2_HEADER_data.timestamp[6]~reg0;
XD2_header_1.timestamp[6] = DFFE(XD2_header_1.timestamp[6]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[6]
--operation mode is normal

XD2_header_0.timestamp[6]_lut_out = YD2_HEADER_data.timestamp[6]~reg0;
XD2_header_0.timestamp[6] = DFFE(XD2_header_0.timestamp[6]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L762 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1048~8
--operation mode is normal

XD2L762 = XD2_header_1.timestamp[6] & (XD2_header_0.timestamp[6] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[6] & XD2_header_0.timestamp[6] & !XD2_rd_ptr[0];


--SD1L272 is daq:inst_daq|mem_interface:inst_mem_interface|i1629~1356
--operation mode is normal

SD1L272 = XD1L862 & (XD2L762 # SD1_AnB) # !XD1L862 & XD2L762 & !SD1_AnB;


--XD1_header_1.timestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[22]
--operation mode is normal

XD1_header_1.timestamp[22]_lut_out = YD1_HEADER_data.timestamp[22]~reg0;
XD1_header_1.timestamp[22] = DFFE(XD1_header_1.timestamp[22]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[22]
--operation mode is normal

XD1_header_0.timestamp[22]_lut_out = YD1_HEADER_data.timestamp[22]~reg0;
XD1_header_0.timestamp[22] = DFFE(XD1_header_0.timestamp[22]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L252 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1032~8
--operation mode is normal

XD1L252 = XD1_header_1.timestamp[22] & (XD1_header_0.timestamp[22] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[22] & XD1_header_0.timestamp[22] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[22]
--operation mode is normal

XD2_header_1.timestamp[22]_lut_out = YD2_HEADER_data.timestamp[22]~reg0;
XD2_header_1.timestamp[22] = DFFE(XD2_header_1.timestamp[22]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[22]
--operation mode is normal

XD2_header_0.timestamp[22]_lut_out = YD2_HEADER_data.timestamp[22]~reg0;
XD2_header_0.timestamp[22] = DFFE(XD2_header_0.timestamp[22]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L152 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1032~8
--operation mode is normal

XD2L152 = XD2_header_1.timestamp[22] & (XD2_header_0.timestamp[22] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[22] & XD2_header_0.timestamp[22] & !XD2_rd_ptr[0];


--SD1L372 is daq:inst_daq|mem_interface:inst_mem_interface|i1629~1357
--operation mode is normal

SD1L372 = XD1L252 & (XD2L152 # SD1_AnB) # !XD1L252 & XD2L152 & !SD1_AnB;


--SD1L472 is daq:inst_daq|mem_interface:inst_mem_interface|i1629~1358
--operation mode is normal

SD1L472 = SD1L524Q & SD1L272 # !SD1L524Q & SD1L624Q & SD1L372;


--XD1_header_1.trigger_word[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[7]
--operation mode is normal

XD1_header_1.trigger_word[7]_lut_out = YD1_HEADER_data.trigger_word[7]~reg0;
XD1_header_1.trigger_word[7] = DFFE(XD1_header_1.trigger_word[7]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.trigger_word[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[7]
--operation mode is normal

XD1_header_0.trigger_word[7]_lut_out = YD1_HEADER_data.trigger_word[7]~reg0;
XD1_header_0.trigger_word[7] = DFFE(XD1_header_0.trigger_word[7]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L772 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1063~8
--operation mode is normal

XD1L772 = XD1_header_1.trigger_word[7] & (XD1_header_0.trigger_word[7] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[7] & XD1_header_0.trigger_word[7] & !XD1_rd_ptr[0];


--XD2_header_1.trigger_word[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[7]
--operation mode is normal

XD2_header_1.trigger_word[7]_lut_out = YD2_HEADER_data.trigger_word[7]~reg0;
XD2_header_1.trigger_word[7] = DFFE(XD2_header_1.trigger_word[7]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.trigger_word[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[7]
--operation mode is normal

XD2_header_0.trigger_word[7]_lut_out = YD2_HEADER_data.trigger_word[7]~reg0;
XD2_header_0.trigger_word[7] = DFFE(XD2_header_0.trigger_word[7]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L672 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1063~8
--operation mode is normal

XD2L672 = XD2_header_1.trigger_word[7] & (XD2_header_0.trigger_word[7] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[7] & XD2_header_0.trigger_word[7] & !XD2_rd_ptr[0];


--SD1L562 is daq:inst_daq|mem_interface:inst_mem_interface|i1628~1354
--operation mode is normal

SD1L562 = XD1L772 & (XD2L672 # SD1_AnB) # !XD1L772 & XD2L672 & !SD1_AnB;


--XD1_header_1.deadtime[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[7]
--operation mode is normal

XD1_header_1.deadtime[7]_lut_out = R52_sload_path[7];
XD1_header_1.deadtime[7] = DFFE(XD1_header_1.deadtime[7]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[7]
--operation mode is normal

XD1_header_0.deadtime[7]_lut_out = R52_sload_path[7];
XD1_header_0.deadtime[7] = DFFE(XD1_header_0.deadtime[7]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L681 is daq:inst_daq|mem_interface:inst_mem_interface|i1529~1028
--operation mode is normal

SD1L681 = XD1_header_1.deadtime[7] & (XD1_header_0.deadtime[7] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[7] & XD1_header_0.deadtime[7] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[7]
--operation mode is normal

XD2_header_1.deadtime[7]_lut_out = R13_sload_path[7];
XD2_header_1.deadtime[7] = DFFE(XD2_header_1.deadtime[7]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[7]
--operation mode is normal

XD2_header_0.deadtime[7]_lut_out = R13_sload_path[7];
XD2_header_0.deadtime[7] = DFFE(XD2_header_0.deadtime[7]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L781 is daq:inst_daq|mem_interface:inst_mem_interface|i1529~1029
--operation mode is normal

SD1L781 = XD2_header_1.deadtime[7] & (XD2_header_0.deadtime[7] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[7] & XD2_header_0.deadtime[7] & !XD2_rd_ptr[0];


--SD1L881 is daq:inst_daq|mem_interface:inst_mem_interface|i1529~1030
--operation mode is normal

SD1L881 = SD1L681 & (SD1L781 # SD1_AnB) # !SD1L681 & SD1L781 & !SD1_AnB;


--NC6_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[7]
NC6_q[7]_data_in = EE1L64;
NC6_q[7]_write_enable = XD1_i1250;
NC6_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[7]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[7]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[7] = MEMORY_SEGMENT(NC6_q[7]_data_in, NC6_q[7]_write_enable, NC6_q[7]_clock_0, , , , , , VCC, NC6_q[7]_write_address, NC6_q[7]_read_address);


--NC41_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[7]
NC41_q[7]_data_in = EE2L64;
NC41_q[7]_write_enable = XD2_i1250;
NC41_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[7]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[7]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[7] = MEMORY_SEGMENT(NC41_q[7]_data_in, NC41_q[7]_write_enable, NC41_q[7]_clock_0, , , , , , VCC, NC41_q[7]_write_address, NC41_q[7]_read_address);


--SD1L981 is daq:inst_daq|mem_interface:inst_mem_interface|i1529~1031
--operation mode is normal

SD1L981 = NC6_q[7] & (NC41_q[7] # SD1_AnB) # !NC6_q[7] & NC41_q[7] & !SD1_AnB;


--NC5_q[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[7]
NC5_q[7]_data_in = HE1_ram_data_in[7];
NC5_q[7]_write_enable = HE1_ram_we3;
NC5_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC5_q[7]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC5_q[7]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC5_q[7] = MEMORY_SEGMENT(NC5_q[7]_data_in, NC5_q[7]_write_enable, NC5_q[7]_clock_0, , , , , , VCC, NC5_q[7]_write_address, NC5_q[7]_read_address);


--NC31_q[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram3|altdpram:altdpram_component|q[7]
NC31_q[7]_data_in = HE2_ram_data_in[7];
NC31_q[7]_write_enable = HE2_ram_we3;
NC31_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC31_q[7]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC31_q[7]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC31_q[7] = MEMORY_SEGMENT(NC31_q[7]_data_in, NC31_q[7]_write_enable, NC31_q[7]_clock_0, , , , , , VCC, NC31_q[7]_write_address, NC31_q[7]_read_address);


--SD1L091 is daq:inst_daq|mem_interface:inst_mem_interface|i1529~1032
--operation mode is normal

SD1L091 = SD1_AnB & NC5_q[7] # !SD1_AnB & NC31_q[7] # !SD1L244Q;


--SD1L191 is daq:inst_daq|mem_interface:inst_mem_interface|i1529~1033
--operation mode is normal

SD1L191 = !SD1L924Q & (SD1L034Q & SD1L981 # !SD1L034Q & SD1L091);


--NC8_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[7]
NC8_q[7]_data_in = RD1L8Q;
NC8_q[7]_write_enable = XD1_i1271;
NC8_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[7]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[7]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[7] = MEMORY_SEGMENT(NC8_q[7]_data_in, NC8_q[7]_write_enable, NC8_q[7]_clock_0, , , , , , VCC, NC8_q[7]_write_address, NC8_q[7]_read_address);


--NC61_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[7]
NC61_q[7]_data_in = RD1L8Q;
NC61_q[7]_write_enable = XD2_i1271;
NC61_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[7]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[7]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[7] = MEMORY_SEGMENT(NC61_q[7]_data_in, NC61_q[7]_write_enable, NC61_q[7]_clock_0, , , , , , VCC, NC61_q[7]_write_address, NC61_q[7]_read_address);


--SD1L291 is daq:inst_daq|mem_interface:inst_mem_interface|i1529~1034
--operation mode is normal

SD1L291 = SD1L924Q & (SD1_AnB & NC8_q[7] # !SD1_AnB & NC61_q[7]);


--SD1L391 is daq:inst_daq|mem_interface:inst_mem_interface|i1529~1035
--operation mode is normal

SD1L391 = SD1L824Q & SD1L881 # !SD1L824Q & (SD1L191 # SD1L291);


--SD1L662 is daq:inst_daq|mem_interface:inst_mem_interface|i1628~1355
--operation mode is normal

SD1L662 = SD1L003 & (SD1L724Q & SD1L562 # !SD1L724Q & SD1L391);


--XD1_header_1.timestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[7]
--operation mode is normal

XD1_header_1.timestamp[7]_lut_out = YD1_HEADER_data.timestamp[7]~reg0;
XD1_header_1.timestamp[7] = DFFE(XD1_header_1.timestamp[7]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[7]
--operation mode is normal

XD1_header_0.timestamp[7]_lut_out = YD1_HEADER_data.timestamp[7]~reg0;
XD1_header_0.timestamp[7] = DFFE(XD1_header_0.timestamp[7]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L762 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1047~8
--operation mode is normal

XD1L762 = XD1_header_1.timestamp[7] & (XD1_header_0.timestamp[7] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[7] & XD1_header_0.timestamp[7] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[7]
--operation mode is normal

XD2_header_1.timestamp[7]_lut_out = YD2_HEADER_data.timestamp[7]~reg0;
XD2_header_1.timestamp[7] = DFFE(XD2_header_1.timestamp[7]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[7]
--operation mode is normal

XD2_header_0.timestamp[7]_lut_out = YD2_HEADER_data.timestamp[7]~reg0;
XD2_header_0.timestamp[7] = DFFE(XD2_header_0.timestamp[7]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L662 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1047~8
--operation mode is normal

XD2L662 = XD2_header_1.timestamp[7] & (XD2_header_0.timestamp[7] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[7] & XD2_header_0.timestamp[7] & !XD2_rd_ptr[0];


--SD1L762 is daq:inst_daq|mem_interface:inst_mem_interface|i1628~1356
--operation mode is normal

SD1L762 = XD1L762 & (XD2L662 # SD1_AnB) # !XD1L762 & XD2L662 & !SD1_AnB;


--XD1_header_1.timestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[23]
--operation mode is normal

XD1_header_1.timestamp[23]_lut_out = YD1_HEADER_data.timestamp[23]~reg0;
XD1_header_1.timestamp[23] = DFFE(XD1_header_1.timestamp[23]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[23]
--operation mode is normal

XD1_header_0.timestamp[23]_lut_out = YD1_HEADER_data.timestamp[23]~reg0;
XD1_header_0.timestamp[23] = DFFE(XD1_header_0.timestamp[23]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L152 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1031~8
--operation mode is normal

XD1L152 = XD1_header_1.timestamp[23] & (XD1_header_0.timestamp[23] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[23] & XD1_header_0.timestamp[23] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[23]
--operation mode is normal

XD2_header_1.timestamp[23]_lut_out = YD2_HEADER_data.timestamp[23]~reg0;
XD2_header_1.timestamp[23] = DFFE(XD2_header_1.timestamp[23]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[23]
--operation mode is normal

XD2_header_0.timestamp[23]_lut_out = YD2_HEADER_data.timestamp[23]~reg0;
XD2_header_0.timestamp[23] = DFFE(XD2_header_0.timestamp[23]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L052 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1031~8
--operation mode is normal

XD2L052 = XD2_header_1.timestamp[23] & (XD2_header_0.timestamp[23] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[23] & XD2_header_0.timestamp[23] & !XD2_rd_ptr[0];


--SD1L862 is daq:inst_daq|mem_interface:inst_mem_interface|i1628~1357
--operation mode is normal

SD1L862 = XD1L152 & (XD2L052 # SD1_AnB) # !XD1L152 & XD2L052 & !SD1_AnB;


--SD1L962 is daq:inst_daq|mem_interface:inst_mem_interface|i1628~1358
--operation mode is normal

SD1L962 = SD1L524Q & SD1L762 # !SD1L524Q & SD1L624Q & SD1L862;


--XD1_header_1.trigger_word[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[8]
--operation mode is normal

XD1_header_1.trigger_word[8]_lut_out = YD1_HEADER_data.trigger_word[8]~reg0;
XD1_header_1.trigger_word[8] = DFFE(XD1_header_1.trigger_word[8]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.trigger_word[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[8]
--operation mode is normal

XD1_header_0.trigger_word[8]_lut_out = YD1_HEADER_data.trigger_word[8]~reg0;
XD1_header_0.trigger_word[8] = DFFE(XD1_header_0.trigger_word[8]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L672 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1062~8
--operation mode is normal

XD1L672 = XD1_header_1.trigger_word[8] & (XD1_header_0.trigger_word[8] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[8] & XD1_header_0.trigger_word[8] & !XD1_rd_ptr[0];


--XD2_header_1.trigger_word[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[8]
--operation mode is normal

XD2_header_1.trigger_word[8]_lut_out = YD2_HEADER_data.trigger_word[8]~reg0;
XD2_header_1.trigger_word[8] = DFFE(XD2_header_1.trigger_word[8]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.trigger_word[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[8]
--operation mode is normal

XD2_header_0.trigger_word[8]_lut_out = YD2_HEADER_data.trigger_word[8]~reg0;
XD2_header_0.trigger_word[8] = DFFE(XD2_header_0.trigger_word[8]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L572 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1062~8
--operation mode is normal

XD2L572 = XD2_header_1.trigger_word[8] & (XD2_header_0.trigger_word[8] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[8] & XD2_header_0.trigger_word[8] & !XD2_rd_ptr[0];


--SD1L062 is daq:inst_daq|mem_interface:inst_mem_interface|i1627~1354
--operation mode is normal

SD1L062 = XD1L672 & (XD2L572 # SD1_AnB) # !XD1L672 & XD2L572 & !SD1_AnB;


--XD1_header_1.deadtime[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[8]
--operation mode is normal

XD1_header_1.deadtime[8]_lut_out = R52_sload_path[8];
XD1_header_1.deadtime[8] = DFFE(XD1_header_1.deadtime[8]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[8]
--operation mode is normal

XD1_header_0.deadtime[8]_lut_out = R52_sload_path[8];
XD1_header_0.deadtime[8] = DFFE(XD1_header_0.deadtime[8]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L871 is daq:inst_daq|mem_interface:inst_mem_interface|i1528~1028
--operation mode is normal

SD1L871 = XD1_header_1.deadtime[8] & (XD1_header_0.deadtime[8] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[8] & XD1_header_0.deadtime[8] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[8]
--operation mode is normal

XD2_header_1.deadtime[8]_lut_out = R13_sload_path[8];
XD2_header_1.deadtime[8] = DFFE(XD2_header_1.deadtime[8]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[8]
--operation mode is normal

XD2_header_0.deadtime[8]_lut_out = R13_sload_path[8];
XD2_header_0.deadtime[8] = DFFE(XD2_header_0.deadtime[8]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L971 is daq:inst_daq|mem_interface:inst_mem_interface|i1528~1029
--operation mode is normal

SD1L971 = XD2_header_1.deadtime[8] & (XD2_header_0.deadtime[8] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[8] & XD2_header_0.deadtime[8] & !XD2_rd_ptr[0];


--SD1L081 is daq:inst_daq|mem_interface:inst_mem_interface|i1528~1030
--operation mode is normal

SD1L081 = SD1L871 & (SD1L971 # SD1_AnB) # !SD1L871 & SD1L971 & !SD1_AnB;


--NC6_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[8]
NC6_q[8]_data_in = EE1L74;
NC6_q[8]_write_enable = XD1_i1250;
NC6_q[8]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[8]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[8]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[8] = MEMORY_SEGMENT(NC6_q[8]_data_in, NC6_q[8]_write_enable, NC6_q[8]_clock_0, , , , , , VCC, NC6_q[8]_write_address, NC6_q[8]_read_address);


--NC41_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[8]
NC41_q[8]_data_in = EE2L74;
NC41_q[8]_write_enable = XD2_i1250;
NC41_q[8]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[8]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[8]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[8] = MEMORY_SEGMENT(NC41_q[8]_data_in, NC41_q[8]_write_enable, NC41_q[8]_clock_0, , , , , , VCC, NC41_q[8]_write_address, NC41_q[8]_read_address);


--SD1L181 is daq:inst_daq|mem_interface:inst_mem_interface|i1528~1031
--operation mode is normal

SD1L181 = NC6_q[8] & (NC41_q[8] # SD1_AnB) # !NC6_q[8] & NC41_q[8] & !SD1_AnB;


--NC4_q[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[0]
NC4_q[0]_data_in = HE1_ram_data_in[0];
NC4_q[0]_write_enable = HE1_ram_we2;
NC4_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC4_q[0]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC4_q[0]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC4_q[0] = MEMORY_SEGMENT(NC4_q[0]_data_in, NC4_q[0]_write_enable, NC4_q[0]_clock_0, , , , , , VCC, NC4_q[0]_write_address, NC4_q[0]_read_address);


--NC21_q[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[0]
NC21_q[0]_data_in = HE2_ram_data_in[0];
NC21_q[0]_write_enable = HE2_ram_we2;
NC21_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC21_q[0]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC21_q[0]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC21_q[0] = MEMORY_SEGMENT(NC21_q[0]_data_in, NC21_q[0]_write_enable, NC21_q[0]_clock_0, , , , , , VCC, NC21_q[0]_write_address, NC21_q[0]_read_address);


--SD1L281 is daq:inst_daq|mem_interface:inst_mem_interface|i1528~1032
--operation mode is normal

SD1L281 = SD1_AnB & NC4_q[0] # !SD1_AnB & NC21_q[0] # !SD1L244Q;


--SD1L381 is daq:inst_daq|mem_interface:inst_mem_interface|i1528~1033
--operation mode is normal

SD1L381 = !SD1L924Q & (SD1L034Q & SD1L181 # !SD1L034Q & SD1L281);


--NC8_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[8]
NC8_q[8]_data_in = RD1L9Q;
NC8_q[8]_write_enable = XD1_i1271;
NC8_q[8]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[8]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[8]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[8] = MEMORY_SEGMENT(NC8_q[8]_data_in, NC8_q[8]_write_enable, NC8_q[8]_clock_0, , , , , , VCC, NC8_q[8]_write_address, NC8_q[8]_read_address);


--NC61_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[8]
NC61_q[8]_data_in = RD1L9Q;
NC61_q[8]_write_enable = XD2_i1271;
NC61_q[8]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[8]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[8]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[8] = MEMORY_SEGMENT(NC61_q[8]_data_in, NC61_q[8]_write_enable, NC61_q[8]_clock_0, , , , , , VCC, NC61_q[8]_write_address, NC61_q[8]_read_address);


--SD1L481 is daq:inst_daq|mem_interface:inst_mem_interface|i1528~1034
--operation mode is normal

SD1L481 = SD1L924Q & (SD1_AnB & NC8_q[8] # !SD1_AnB & NC61_q[8]);


--SD1L581 is daq:inst_daq|mem_interface:inst_mem_interface|i1528~1035
--operation mode is normal

SD1L581 = SD1L824Q & SD1L081 # !SD1L824Q & (SD1L381 # SD1L481);


--SD1L162 is daq:inst_daq|mem_interface:inst_mem_interface|i1627~1355
--operation mode is normal

SD1L162 = SD1L003 & (SD1L724Q & SD1L062 # !SD1L724Q & SD1L581);


--XD1_header_1.timestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[8]
--operation mode is normal

XD1_header_1.timestamp[8]_lut_out = YD1_HEADER_data.timestamp[8]~reg0;
XD1_header_1.timestamp[8] = DFFE(XD1_header_1.timestamp[8]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[8]
--operation mode is normal

XD1_header_0.timestamp[8]_lut_out = YD1_HEADER_data.timestamp[8]~reg0;
XD1_header_0.timestamp[8] = DFFE(XD1_header_0.timestamp[8]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L662 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1046~8
--operation mode is normal

XD1L662 = XD1_header_1.timestamp[8] & (XD1_header_0.timestamp[8] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[8] & XD1_header_0.timestamp[8] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[8]
--operation mode is normal

XD2_header_1.timestamp[8]_lut_out = YD2_HEADER_data.timestamp[8]~reg0;
XD2_header_1.timestamp[8] = DFFE(XD2_header_1.timestamp[8]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[8]
--operation mode is normal

XD2_header_0.timestamp[8]_lut_out = YD2_HEADER_data.timestamp[8]~reg0;
XD2_header_0.timestamp[8] = DFFE(XD2_header_0.timestamp[8]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L562 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1046~8
--operation mode is normal

XD2L562 = XD2_header_1.timestamp[8] & (XD2_header_0.timestamp[8] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[8] & XD2_header_0.timestamp[8] & !XD2_rd_ptr[0];


--SD1L262 is daq:inst_daq|mem_interface:inst_mem_interface|i1627~1356
--operation mode is normal

SD1L262 = XD1L662 & (XD2L562 # SD1_AnB) # !XD1L662 & XD2L562 & !SD1_AnB;


--XD1_header_1.timestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[24]
--operation mode is normal

XD1_header_1.timestamp[24]_lut_out = YD1_HEADER_data.timestamp[24]~reg0;
XD1_header_1.timestamp[24] = DFFE(XD1_header_1.timestamp[24]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[24]
--operation mode is normal

XD1_header_0.timestamp[24]_lut_out = YD1_HEADER_data.timestamp[24]~reg0;
XD1_header_0.timestamp[24] = DFFE(XD1_header_0.timestamp[24]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L052 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1030~8
--operation mode is normal

XD1L052 = XD1_header_1.timestamp[24] & (XD1_header_0.timestamp[24] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[24] & XD1_header_0.timestamp[24] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[24]
--operation mode is normal

XD2_header_1.timestamp[24]_lut_out = YD2_HEADER_data.timestamp[24]~reg0;
XD2_header_1.timestamp[24] = DFFE(XD2_header_1.timestamp[24]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[24]
--operation mode is normal

XD2_header_0.timestamp[24]_lut_out = YD2_HEADER_data.timestamp[24]~reg0;
XD2_header_0.timestamp[24] = DFFE(XD2_header_0.timestamp[24]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L942 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1030~8
--operation mode is normal

XD2L942 = XD2_header_1.timestamp[24] & (XD2_header_0.timestamp[24] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[24] & XD2_header_0.timestamp[24] & !XD2_rd_ptr[0];


--SD1L362 is daq:inst_daq|mem_interface:inst_mem_interface|i1627~1357
--operation mode is normal

SD1L362 = XD1L052 & (XD2L942 # SD1_AnB) # !XD1L052 & XD2L942 & !SD1_AnB;


--SD1L462 is daq:inst_daq|mem_interface:inst_mem_interface|i1627~1358
--operation mode is normal

SD1L462 = SD1L524Q & SD1L262 # !SD1L524Q & SD1L624Q & SD1L362;


--XD1_header_1.trigger_word[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[9]
--operation mode is normal

XD1_header_1.trigger_word[9]_lut_out = YD1_HEADER_data.trigger_word[9]~reg0;
XD1_header_1.trigger_word[9] = DFFE(XD1_header_1.trigger_word[9]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.trigger_word[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[9]
--operation mode is normal

XD1_header_0.trigger_word[9]_lut_out = YD1_HEADER_data.trigger_word[9]~reg0;
XD1_header_0.trigger_word[9] = DFFE(XD1_header_0.trigger_word[9]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L572 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1061~8
--operation mode is normal

XD1L572 = XD1_header_1.trigger_word[9] & (XD1_header_0.trigger_word[9] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[9] & XD1_header_0.trigger_word[9] & !XD1_rd_ptr[0];


--XD2_header_1.trigger_word[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[9]
--operation mode is normal

XD2_header_1.trigger_word[9]_lut_out = YD2_HEADER_data.trigger_word[9]~reg0;
XD2_header_1.trigger_word[9] = DFFE(XD2_header_1.trigger_word[9]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.trigger_word[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[9]
--operation mode is normal

XD2_header_0.trigger_word[9]_lut_out = YD2_HEADER_data.trigger_word[9]~reg0;
XD2_header_0.trigger_word[9] = DFFE(XD2_header_0.trigger_word[9]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L472 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1061~8
--operation mode is normal

XD2L472 = XD2_header_1.trigger_word[9] & (XD2_header_0.trigger_word[9] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[9] & XD2_header_0.trigger_word[9] & !XD2_rd_ptr[0];


--SD1L552 is daq:inst_daq|mem_interface:inst_mem_interface|i1626~1354
--operation mode is normal

SD1L552 = XD1L572 & (XD2L472 # SD1_AnB) # !XD1L572 & XD2L472 & !SD1_AnB;


--XD1_header_1.deadtime[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[9]
--operation mode is normal

XD1_header_1.deadtime[9]_lut_out = R52_sload_path[9];
XD1_header_1.deadtime[9] = DFFE(XD1_header_1.deadtime[9]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[9]
--operation mode is normal

XD1_header_0.deadtime[9]_lut_out = R52_sload_path[9];
XD1_header_0.deadtime[9] = DFFE(XD1_header_0.deadtime[9]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L071 is daq:inst_daq|mem_interface:inst_mem_interface|i1527~1028
--operation mode is normal

SD1L071 = XD1_header_1.deadtime[9] & (XD1_header_0.deadtime[9] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[9] & XD1_header_0.deadtime[9] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[9]
--operation mode is normal

XD2_header_1.deadtime[9]_lut_out = R13_sload_path[9];
XD2_header_1.deadtime[9] = DFFE(XD2_header_1.deadtime[9]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[9]
--operation mode is normal

XD2_header_0.deadtime[9]_lut_out = R13_sload_path[9];
XD2_header_0.deadtime[9] = DFFE(XD2_header_0.deadtime[9]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L171 is daq:inst_daq|mem_interface:inst_mem_interface|i1527~1029
--operation mode is normal

SD1L171 = XD2_header_1.deadtime[9] & (XD2_header_0.deadtime[9] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[9] & XD2_header_0.deadtime[9] & !XD2_rd_ptr[0];


--SD1L271 is daq:inst_daq|mem_interface:inst_mem_interface|i1527~1030
--operation mode is normal

SD1L271 = SD1L071 & (SD1L171 # SD1_AnB) # !SD1L071 & SD1L171 & !SD1_AnB;


--NC6_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[9]
NC6_q[9]_data_in = EE1L84;
NC6_q[9]_write_enable = XD1_i1250;
NC6_q[9]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[9]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[9]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[9] = MEMORY_SEGMENT(NC6_q[9]_data_in, NC6_q[9]_write_enable, NC6_q[9]_clock_0, , , , , , VCC, NC6_q[9]_write_address, NC6_q[9]_read_address);


--NC41_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[9]
NC41_q[9]_data_in = EE2L84;
NC41_q[9]_write_enable = XD2_i1250;
NC41_q[9]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[9]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[9]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[9] = MEMORY_SEGMENT(NC41_q[9]_data_in, NC41_q[9]_write_enable, NC41_q[9]_clock_0, , , , , , VCC, NC41_q[9]_write_address, NC41_q[9]_read_address);


--SD1L371 is daq:inst_daq|mem_interface:inst_mem_interface|i1527~1031
--operation mode is normal

SD1L371 = NC6_q[9] & (NC41_q[9] # SD1_AnB) # !NC6_q[9] & NC41_q[9] & !SD1_AnB;


--NC4_q[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[1]
NC4_q[1]_data_in = HE1_ram_data_in[1];
NC4_q[1]_write_enable = HE1_ram_we2;
NC4_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC4_q[1]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC4_q[1]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC4_q[1] = MEMORY_SEGMENT(NC4_q[1]_data_in, NC4_q[1]_write_enable, NC4_q[1]_clock_0, , , , , , VCC, NC4_q[1]_write_address, NC4_q[1]_read_address);


--NC21_q[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[1]
NC21_q[1]_data_in = HE2_ram_data_in[1];
NC21_q[1]_write_enable = HE2_ram_we2;
NC21_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC21_q[1]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC21_q[1]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC21_q[1] = MEMORY_SEGMENT(NC21_q[1]_data_in, NC21_q[1]_write_enable, NC21_q[1]_clock_0, , , , , , VCC, NC21_q[1]_write_address, NC21_q[1]_read_address);


--SD1L471 is daq:inst_daq|mem_interface:inst_mem_interface|i1527~1032
--operation mode is normal

SD1L471 = SD1_AnB & NC4_q[1] # !SD1_AnB & NC21_q[1] # !SD1L244Q;


--SD1L571 is daq:inst_daq|mem_interface:inst_mem_interface|i1527~1033
--operation mode is normal

SD1L571 = !SD1L924Q & (SD1L034Q & SD1L371 # !SD1L034Q & SD1L471);


--NC8_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[9]
NC8_q[9]_data_in = RD1L01Q;
NC8_q[9]_write_enable = XD1_i1271;
NC8_q[9]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[9]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[9]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[9] = MEMORY_SEGMENT(NC8_q[9]_data_in, NC8_q[9]_write_enable, NC8_q[9]_clock_0, , , , , , VCC, NC8_q[9]_write_address, NC8_q[9]_read_address);


--NC61_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[9]
NC61_q[9]_data_in = RD1L01Q;
NC61_q[9]_write_enable = XD2_i1271;
NC61_q[9]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[9]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[9]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[9] = MEMORY_SEGMENT(NC61_q[9]_data_in, NC61_q[9]_write_enable, NC61_q[9]_clock_0, , , , , , VCC, NC61_q[9]_write_address, NC61_q[9]_read_address);


--SD1L671 is daq:inst_daq|mem_interface:inst_mem_interface|i1527~1034
--operation mode is normal

SD1L671 = SD1L924Q & (SD1_AnB & NC8_q[9] # !SD1_AnB & NC61_q[9]);


--SD1L771 is daq:inst_daq|mem_interface:inst_mem_interface|i1527~1035
--operation mode is normal

SD1L771 = SD1L824Q & SD1L271 # !SD1L824Q & (SD1L571 # SD1L671);


--SD1L652 is daq:inst_daq|mem_interface:inst_mem_interface|i1626~1355
--operation mode is normal

SD1L652 = SD1L003 & (SD1L724Q & SD1L552 # !SD1L724Q & SD1L771);


--XD1_header_1.timestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[9]
--operation mode is normal

XD1_header_1.timestamp[9]_lut_out = YD1_HEADER_data.timestamp[9]~reg0;
XD1_header_1.timestamp[9] = DFFE(XD1_header_1.timestamp[9]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[9]
--operation mode is normal

XD1_header_0.timestamp[9]_lut_out = YD1_HEADER_data.timestamp[9]~reg0;
XD1_header_0.timestamp[9] = DFFE(XD1_header_0.timestamp[9]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L562 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1045~8
--operation mode is normal

XD1L562 = XD1_header_1.timestamp[9] & (XD1_header_0.timestamp[9] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[9] & XD1_header_0.timestamp[9] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[9]
--operation mode is normal

XD2_header_1.timestamp[9]_lut_out = YD2_HEADER_data.timestamp[9]~reg0;
XD2_header_1.timestamp[9] = DFFE(XD2_header_1.timestamp[9]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[9]
--operation mode is normal

XD2_header_0.timestamp[9]_lut_out = YD2_HEADER_data.timestamp[9]~reg0;
XD2_header_0.timestamp[9] = DFFE(XD2_header_0.timestamp[9]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L462 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1045~8
--operation mode is normal

XD2L462 = XD2_header_1.timestamp[9] & (XD2_header_0.timestamp[9] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[9] & XD2_header_0.timestamp[9] & !XD2_rd_ptr[0];


--SD1L752 is daq:inst_daq|mem_interface:inst_mem_interface|i1626~1356
--operation mode is normal

SD1L752 = XD1L562 & (XD2L462 # SD1_AnB) # !XD1L562 & XD2L462 & !SD1_AnB;


--XD1_header_1.timestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[25]
--operation mode is normal

XD1_header_1.timestamp[25]_lut_out = YD1_HEADER_data.timestamp[25]~reg0;
XD1_header_1.timestamp[25] = DFFE(XD1_header_1.timestamp[25]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[25]
--operation mode is normal

XD1_header_0.timestamp[25]_lut_out = YD1_HEADER_data.timestamp[25]~reg0;
XD1_header_0.timestamp[25] = DFFE(XD1_header_0.timestamp[25]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L942 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1029~8
--operation mode is normal

XD1L942 = XD1_header_1.timestamp[25] & (XD1_header_0.timestamp[25] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[25] & XD1_header_0.timestamp[25] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[25]
--operation mode is normal

XD2_header_1.timestamp[25]_lut_out = YD2_HEADER_data.timestamp[25]~reg0;
XD2_header_1.timestamp[25] = DFFE(XD2_header_1.timestamp[25]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[25]
--operation mode is normal

XD2_header_0.timestamp[25]_lut_out = YD2_HEADER_data.timestamp[25]~reg0;
XD2_header_0.timestamp[25] = DFFE(XD2_header_0.timestamp[25]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L842 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1029~8
--operation mode is normal

XD2L842 = XD2_header_1.timestamp[25] & (XD2_header_0.timestamp[25] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[25] & XD2_header_0.timestamp[25] & !XD2_rd_ptr[0];


--SD1L852 is daq:inst_daq|mem_interface:inst_mem_interface|i1626~1357
--operation mode is normal

SD1L852 = XD1L942 & (XD2L842 # SD1_AnB) # !XD1L942 & XD2L842 & !SD1_AnB;


--SD1L952 is daq:inst_daq|mem_interface:inst_mem_interface|i1626~1358
--operation mode is normal

SD1L952 = SD1L524Q & SD1L752 # !SD1L524Q & SD1L624Q & SD1L852;


--XD1_header_1.timestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[26]
--operation mode is normal

XD1_header_1.timestamp[26]_lut_out = YD1_HEADER_data.timestamp[26]~reg0;
XD1_header_1.timestamp[26] = DFFE(XD1_header_1.timestamp[26]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[26]
--operation mode is normal

XD1_header_0.timestamp[26]_lut_out = YD1_HEADER_data.timestamp[26]~reg0;
XD1_header_0.timestamp[26] = DFFE(XD1_header_0.timestamp[26]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L842 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1028~7
--operation mode is normal

XD1L842 = XD1_header_1.timestamp[26] & (XD1_header_0.timestamp[26] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[26] & XD1_header_0.timestamp[26] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[26]
--operation mode is normal

XD2_header_1.timestamp[26]_lut_out = YD2_HEADER_data.timestamp[26]~reg0;
XD2_header_1.timestamp[26] = DFFE(XD2_header_1.timestamp[26]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[26]
--operation mode is normal

XD2_header_0.timestamp[26]_lut_out = YD2_HEADER_data.timestamp[26]~reg0;
XD2_header_0.timestamp[26] = DFFE(XD2_header_0.timestamp[26]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L742 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1028~7
--operation mode is normal

XD2L742 = XD2_header_1.timestamp[26] & (XD2_header_0.timestamp[26] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[26] & XD2_header_0.timestamp[26] & !XD2_rd_ptr[0];


--QD1L59 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1610
--operation mode is normal

QD1L59 = SD1L624Q & (SD1_AnB & XD1L842 # !SD1_AnB & XD2L742);


--QD1L69 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1611
--operation mode is normal

QD1L69 = !SD1L624Q & !SD1L724Q;

--QD1L99 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1616
--operation mode is normal

QD1L99 = !SD1L624Q & !SD1L724Q;


--XD1_header_1.deadtime[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[10]
--operation mode is normal

XD1_header_1.deadtime[10]_lut_out = R52_sload_path[10];
XD1_header_1.deadtime[10] = DFFE(XD1_header_1.deadtime[10]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[10]
--operation mode is normal

XD1_header_0.deadtime[10]_lut_out = R52_sload_path[10];
XD1_header_0.deadtime[10] = DFFE(XD1_header_0.deadtime[10]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L261 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1011
--operation mode is normal

SD1L261 = XD1_header_1.deadtime[10] & (XD1_header_0.deadtime[10] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[10] & XD1_header_0.deadtime[10] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[10]
--operation mode is normal

XD2_header_1.deadtime[10]_lut_out = R13_sload_path[10];
XD2_header_1.deadtime[10] = DFFE(XD2_header_1.deadtime[10]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[10]
--operation mode is normal

XD2_header_0.deadtime[10]_lut_out = R13_sload_path[10];
XD2_header_0.deadtime[10] = DFFE(XD2_header_0.deadtime[10]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L361 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1012
--operation mode is normal

SD1L361 = XD2_header_1.deadtime[10] & (XD2_header_0.deadtime[10] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[10] & XD2_header_0.deadtime[10] & !XD2_rd_ptr[0];


--SD1L461 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1013
--operation mode is normal

SD1L461 = SD1L261 & (SD1L361 # SD1_AnB) # !SD1L261 & SD1L361 & !SD1_AnB;


--NC6_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[10]
NC6_q[10]_data_in = ~GND;
NC6_q[10]_write_enable = XD1_i1250;
NC6_q[10]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[10]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[10]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[10] = MEMORY_SEGMENT(NC6_q[10]_data_in, NC6_q[10]_write_enable, NC6_q[10]_clock_0, , , , , , VCC, NC6_q[10]_write_address, NC6_q[10]_read_address);


--NC41_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[10]
NC41_q[10]_data_in = ~GND;
NC41_q[10]_write_enable = XD2_i1250;
NC41_q[10]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[10]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[10]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[10] = MEMORY_SEGMENT(NC41_q[10]_data_in, NC41_q[10]_write_enable, NC41_q[10]_clock_0, , , , , , VCC, NC41_q[10]_write_address, NC41_q[10]_read_address);


--SD1L561 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1014
--operation mode is normal

SD1L561 = NC6_q[10] & (NC41_q[10] # SD1_AnB) # !NC6_q[10] & NC41_q[10] & !SD1_AnB;


--NC4_q[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[2]
NC4_q[2]_data_in = HE1_ram_data_in[2];
NC4_q[2]_write_enable = HE1_ram_we2;
NC4_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC4_q[2]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC4_q[2]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC4_q[2] = MEMORY_SEGMENT(NC4_q[2]_data_in, NC4_q[2]_write_enable, NC4_q[2]_clock_0, , , , , , VCC, NC4_q[2]_write_address, NC4_q[2]_read_address);


--NC21_q[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[2]
NC21_q[2]_data_in = HE2_ram_data_in[2];
NC21_q[2]_write_enable = HE2_ram_we2;
NC21_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC21_q[2]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC21_q[2]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC21_q[2] = MEMORY_SEGMENT(NC21_q[2]_data_in, NC21_q[2]_write_enable, NC21_q[2]_clock_0, , , , , , VCC, NC21_q[2]_write_address, NC21_q[2]_read_address);


--SD1L661 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1015
--operation mode is normal

SD1L661 = SD1_AnB & NC4_q[2] # !SD1_AnB & NC21_q[2] # !SD1L244Q;


--SD1L761 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1016
--operation mode is normal

SD1L761 = !SD1L924Q & (SD1L034Q & SD1L561 # !SD1L034Q & SD1L661);


--NC8_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[10]
NC8_q[10]_data_in = RD1L11Q;
NC8_q[10]_write_enable = XD1_i1271;
NC8_q[10]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[10]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[10]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[10] = MEMORY_SEGMENT(NC8_q[10]_data_in, NC8_q[10]_write_enable, NC8_q[10]_clock_0, , , , , , VCC, NC8_q[10]_write_address, NC8_q[10]_read_address);


--NC61_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[10]
NC61_q[10]_data_in = RD1L11Q;
NC61_q[10]_write_enable = XD2_i1271;
NC61_q[10]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[10]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[10]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[10] = MEMORY_SEGMENT(NC61_q[10]_data_in, NC61_q[10]_write_enable, NC61_q[10]_clock_0, , , , , , VCC, NC61_q[10]_write_address, NC61_q[10]_read_address);


--SD1L861 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1017
--operation mode is normal

SD1L861 = SD1L924Q & (SD1_AnB & NC8_q[10] # !SD1_AnB & NC61_q[10]);


--SD1L961 is daq:inst_daq|mem_interface:inst_mem_interface|i1526~1018
--operation mode is normal

SD1L961 = SD1L824Q & SD1L461 # !SD1L824Q & (SD1L761 # SD1L861);


--QD1L79 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1612
--operation mode is normal

QD1L79 = !SD1L524Q & (QD1L59 # QD1L69 & SD1L961);


--XD1_header_1.timestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[10]
--operation mode is normal

XD1_header_1.timestamp[10]_lut_out = YD1_HEADER_data.timestamp[10]~reg0;
XD1_header_1.timestamp[10] = DFFE(XD1_header_1.timestamp[10]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[10]
--operation mode is normal

XD1_header_0.timestamp[10]_lut_out = YD1_HEADER_data.timestamp[10]~reg0;
XD1_header_0.timestamp[10] = DFFE(XD1_header_0.timestamp[10]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L462 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1044~7
--operation mode is normal

XD1L462 = XD1_header_1.timestamp[10] & (XD1_header_0.timestamp[10] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[10] & XD1_header_0.timestamp[10] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[10]
--operation mode is normal

XD2_header_1.timestamp[10]_lut_out = YD2_HEADER_data.timestamp[10]~reg0;
XD2_header_1.timestamp[10] = DFFE(XD2_header_1.timestamp[10]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[10]
--operation mode is normal

XD2_header_0.timestamp[10]_lut_out = YD2_HEADER_data.timestamp[10]~reg0;
XD2_header_0.timestamp[10] = DFFE(XD2_header_0.timestamp[10]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L362 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1044~7
--operation mode is normal

XD2L362 = XD2_header_1.timestamp[10] & (XD2_header_0.timestamp[10] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[10] & XD2_header_0.timestamp[10] & !XD2_rd_ptr[0];


--QD1L89 is daq:inst_daq|ahb_master:inst_ahb_master|i325~1613
--operation mode is normal

QD1L89 = SD1L524Q & (SD1_AnB & XD1L462 # !SD1_AnB & XD2L362);


--XD1_header_1.timestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[27]
--operation mode is normal

XD1_header_1.timestamp[27]_lut_out = YD1_HEADER_data.timestamp[27]~reg0;
XD1_header_1.timestamp[27] = DFFE(XD1_header_1.timestamp[27]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[27]
--operation mode is normal

XD1_header_0.timestamp[27]_lut_out = YD1_HEADER_data.timestamp[27]~reg0;
XD1_header_0.timestamp[27] = DFFE(XD1_header_0.timestamp[27]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L742 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1027~7
--operation mode is normal

XD1L742 = XD1_header_1.timestamp[27] & (XD1_header_0.timestamp[27] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[27] & XD1_header_0.timestamp[27] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[27]
--operation mode is normal

XD2_header_1.timestamp[27]_lut_out = YD2_HEADER_data.timestamp[27]~reg0;
XD2_header_1.timestamp[27] = DFFE(XD2_header_1.timestamp[27]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[27]
--operation mode is normal

XD2_header_0.timestamp[27]_lut_out = YD2_HEADER_data.timestamp[27]~reg0;
XD2_header_0.timestamp[27] = DFFE(XD2_header_0.timestamp[27]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L642 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1027~7
--operation mode is normal

XD2L642 = XD2_header_1.timestamp[27] & (XD2_header_0.timestamp[27] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[27] & XD2_header_0.timestamp[27] & !XD2_rd_ptr[0];


--QD1L19 is daq:inst_daq|ahb_master:inst_ahb_master|i323~1606
--operation mode is normal

QD1L19 = SD1L624Q & (SD1_AnB & XD1L742 # !SD1_AnB & XD2L642);


--XD1_header_1.deadtime[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[11]
--operation mode is normal

XD1_header_1.deadtime[11]_lut_out = R52_sload_path[11];
XD1_header_1.deadtime[11] = DFFE(XD1_header_1.deadtime[11]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[11]
--operation mode is normal

XD1_header_0.deadtime[11]_lut_out = R52_sload_path[11];
XD1_header_0.deadtime[11] = DFFE(XD1_header_0.deadtime[11]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L451 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1011
--operation mode is normal

SD1L451 = XD1_header_1.deadtime[11] & (XD1_header_0.deadtime[11] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[11] & XD1_header_0.deadtime[11] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[11]
--operation mode is normal

XD2_header_1.deadtime[11]_lut_out = R13_sload_path[11];
XD2_header_1.deadtime[11] = DFFE(XD2_header_1.deadtime[11]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[11]
--operation mode is normal

XD2_header_0.deadtime[11]_lut_out = R13_sload_path[11];
XD2_header_0.deadtime[11] = DFFE(XD2_header_0.deadtime[11]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L551 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1012
--operation mode is normal

SD1L551 = XD2_header_1.deadtime[11] & (XD2_header_0.deadtime[11] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[11] & XD2_header_0.deadtime[11] & !XD2_rd_ptr[0];


--SD1L651 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1013
--operation mode is normal

SD1L651 = SD1L451 & (SD1L551 # SD1_AnB) # !SD1L451 & SD1L551 & !SD1_AnB;


--NC6_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[11]
NC6_q[11]_data_in = ~GND;
NC6_q[11]_write_enable = XD1_i1250;
NC6_q[11]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[11]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[11]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[11] = MEMORY_SEGMENT(NC6_q[11]_data_in, NC6_q[11]_write_enable, NC6_q[11]_clock_0, , , , , , VCC, NC6_q[11]_write_address, NC6_q[11]_read_address);


--NC41_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[11]
NC41_q[11]_data_in = ~GND;
NC41_q[11]_write_enable = XD2_i1250;
NC41_q[11]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[11]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[11]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[11] = MEMORY_SEGMENT(NC41_q[11]_data_in, NC41_q[11]_write_enable, NC41_q[11]_clock_0, , , , , , VCC, NC41_q[11]_write_address, NC41_q[11]_read_address);


--SD1L751 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1014
--operation mode is normal

SD1L751 = NC6_q[11] & (NC41_q[11] # SD1_AnB) # !NC6_q[11] & NC41_q[11] & !SD1_AnB;


--NC4_q[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[3]
NC4_q[3]_data_in = HE1_ram_data_in[3];
NC4_q[3]_write_enable = HE1_ram_we2;
NC4_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC4_q[3]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC4_q[3]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC4_q[3] = MEMORY_SEGMENT(NC4_q[3]_data_in, NC4_q[3]_write_enable, NC4_q[3]_clock_0, , , , , , VCC, NC4_q[3]_write_address, NC4_q[3]_read_address);


--NC21_q[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[3]
NC21_q[3]_data_in = HE2_ram_data_in[3];
NC21_q[3]_write_enable = HE2_ram_we2;
NC21_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC21_q[3]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC21_q[3]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC21_q[3] = MEMORY_SEGMENT(NC21_q[3]_data_in, NC21_q[3]_write_enable, NC21_q[3]_clock_0, , , , , , VCC, NC21_q[3]_write_address, NC21_q[3]_read_address);


--SD1L851 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1015
--operation mode is normal

SD1L851 = SD1_AnB & NC4_q[3] # !SD1_AnB & NC21_q[3] # !SD1L244Q;


--SD1L951 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1016
--operation mode is normal

SD1L951 = !SD1L924Q & (SD1L034Q & SD1L751 # !SD1L034Q & SD1L851);


--NC8_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[11]
NC8_q[11]_data_in = ~GND;
NC8_q[11]_write_enable = XD1_i1271;
NC8_q[11]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[11]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[11]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[11] = MEMORY_SEGMENT(NC8_q[11]_data_in, NC8_q[11]_write_enable, NC8_q[11]_clock_0, , , , , , VCC, NC8_q[11]_write_address, NC8_q[11]_read_address);


--NC61_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[11]
NC61_q[11]_data_in = ~GND;
NC61_q[11]_write_enable = XD2_i1271;
NC61_q[11]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[11]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[11]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[11] = MEMORY_SEGMENT(NC61_q[11]_data_in, NC61_q[11]_write_enable, NC61_q[11]_clock_0, , , , , , VCC, NC61_q[11]_write_address, NC61_q[11]_read_address);


--SD1L061 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1017
--operation mode is normal

SD1L061 = SD1L924Q & (SD1_AnB & NC8_q[11] # !SD1_AnB & NC61_q[11]);


--SD1L161 is daq:inst_daq|mem_interface:inst_mem_interface|i1525~1018
--operation mode is normal

SD1L161 = SD1L824Q & SD1L651 # !SD1L824Q & (SD1L951 # SD1L061);


--QD1L29 is daq:inst_daq|ahb_master:inst_ahb_master|i323~1607
--operation mode is normal

QD1L29 = !SD1L524Q & (QD1L19 # QD1L69 & SD1L161);


--XD1_header_1.timestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[11]
--operation mode is normal

XD1_header_1.timestamp[11]_lut_out = YD1_HEADER_data.timestamp[11]~reg0;
XD1_header_1.timestamp[11] = DFFE(XD1_header_1.timestamp[11]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[11]
--operation mode is normal

XD1_header_0.timestamp[11]_lut_out = YD1_HEADER_data.timestamp[11]~reg0;
XD1_header_0.timestamp[11] = DFFE(XD1_header_0.timestamp[11]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L362 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1043~7
--operation mode is normal

XD1L362 = XD1_header_1.timestamp[11] & (XD1_header_0.timestamp[11] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[11] & XD1_header_0.timestamp[11] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[11]
--operation mode is normal

XD2_header_1.timestamp[11]_lut_out = YD2_HEADER_data.timestamp[11]~reg0;
XD2_header_1.timestamp[11] = DFFE(XD2_header_1.timestamp[11]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[11]
--operation mode is normal

XD2_header_0.timestamp[11]_lut_out = YD2_HEADER_data.timestamp[11]~reg0;
XD2_header_0.timestamp[11] = DFFE(XD2_header_0.timestamp[11]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L262 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1043~7
--operation mode is normal

XD2L262 = XD2_header_1.timestamp[11] & (XD2_header_0.timestamp[11] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[11] & XD2_header_0.timestamp[11] & !XD2_rd_ptr[0];


--QD1L39 is daq:inst_daq|ahb_master:inst_ahb_master|i323~1608
--operation mode is normal

QD1L39 = SD1L524Q & (SD1_AnB & XD1L362 # !SD1_AnB & XD2L262);


--XD1_header_1.timestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[28]
--operation mode is normal

XD1_header_1.timestamp[28]_lut_out = YD1_HEADER_data.timestamp[28]~reg0;
XD1_header_1.timestamp[28] = DFFE(XD1_header_1.timestamp[28]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[28]
--operation mode is normal

XD1_header_0.timestamp[28]_lut_out = YD1_HEADER_data.timestamp[28]~reg0;
XD1_header_0.timestamp[28] = DFFE(XD1_header_0.timestamp[28]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L642 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1026~7
--operation mode is normal

XD1L642 = XD1_header_1.timestamp[28] & (XD1_header_0.timestamp[28] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[28] & XD1_header_0.timestamp[28] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[28]
--operation mode is normal

XD2_header_1.timestamp[28]_lut_out = YD2_HEADER_data.timestamp[28]~reg0;
XD2_header_1.timestamp[28] = DFFE(XD2_header_1.timestamp[28]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[28]
--operation mode is normal

XD2_header_0.timestamp[28]_lut_out = YD2_HEADER_data.timestamp[28]~reg0;
XD2_header_0.timestamp[28] = DFFE(XD2_header_0.timestamp[28]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L542 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1026~7
--operation mode is normal

XD2L542 = XD2_header_1.timestamp[28] & (XD2_header_0.timestamp[28] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[28] & XD2_header_0.timestamp[28] & !XD2_rd_ptr[0];


--QD1L88 is daq:inst_daq|ahb_master:inst_ahb_master|i321~1606
--operation mode is normal

QD1L88 = SD1L624Q & (SD1_AnB & XD1L642 # !SD1_AnB & XD2L542);


--XD1_header_1.deadtime[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[12]
--operation mode is normal

XD1_header_1.deadtime[12]_lut_out = R52_sload_path[12];
XD1_header_1.deadtime[12] = DFFE(XD1_header_1.deadtime[12]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[12]
--operation mode is normal

XD1_header_0.deadtime[12]_lut_out = R52_sload_path[12];
XD1_header_0.deadtime[12] = DFFE(XD1_header_0.deadtime[12]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L641 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1011
--operation mode is normal

SD1L641 = XD1_header_1.deadtime[12] & (XD1_header_0.deadtime[12] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[12] & XD1_header_0.deadtime[12] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[12]
--operation mode is normal

XD2_header_1.deadtime[12]_lut_out = R13_sload_path[12];
XD2_header_1.deadtime[12] = DFFE(XD2_header_1.deadtime[12]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[12]
--operation mode is normal

XD2_header_0.deadtime[12]_lut_out = R13_sload_path[12];
XD2_header_0.deadtime[12] = DFFE(XD2_header_0.deadtime[12]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L741 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1012
--operation mode is normal

SD1L741 = XD2_header_1.deadtime[12] & (XD2_header_0.deadtime[12] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[12] & XD2_header_0.deadtime[12] & !XD2_rd_ptr[0];


--SD1L841 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1013
--operation mode is normal

SD1L841 = SD1L641 & (SD1L741 # SD1_AnB) # !SD1L641 & SD1L741 & !SD1_AnB;


--NC6_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[12]
NC6_q[12]_data_in = ~GND;
NC6_q[12]_write_enable = XD1_i1250;
NC6_q[12]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[12]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[12]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[12] = MEMORY_SEGMENT(NC6_q[12]_data_in, NC6_q[12]_write_enable, NC6_q[12]_clock_0, , , , , , VCC, NC6_q[12]_write_address, NC6_q[12]_read_address);


--NC41_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[12]
NC41_q[12]_data_in = ~GND;
NC41_q[12]_write_enable = XD2_i1250;
NC41_q[12]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[12]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[12]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[12] = MEMORY_SEGMENT(NC41_q[12]_data_in, NC41_q[12]_write_enable, NC41_q[12]_clock_0, , , , , , VCC, NC41_q[12]_write_address, NC41_q[12]_read_address);


--SD1L941 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1014
--operation mode is normal

SD1L941 = NC6_q[12] & (NC41_q[12] # SD1_AnB) # !NC6_q[12] & NC41_q[12] & !SD1_AnB;


--NC4_q[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[4]
NC4_q[4]_data_in = HE1_ram_data_in[4];
NC4_q[4]_write_enable = HE1_ram_we2;
NC4_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC4_q[4]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC4_q[4]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC4_q[4] = MEMORY_SEGMENT(NC4_q[4]_data_in, NC4_q[4]_write_enable, NC4_q[4]_clock_0, , , , , , VCC, NC4_q[4]_write_address, NC4_q[4]_read_address);


--NC21_q[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[4]
NC21_q[4]_data_in = HE2_ram_data_in[4];
NC21_q[4]_write_enable = HE2_ram_we2;
NC21_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC21_q[4]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC21_q[4]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC21_q[4] = MEMORY_SEGMENT(NC21_q[4]_data_in, NC21_q[4]_write_enable, NC21_q[4]_clock_0, , , , , , VCC, NC21_q[4]_write_address, NC21_q[4]_read_address);


--SD1L051 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1015
--operation mode is normal

SD1L051 = SD1_AnB & NC4_q[4] # !SD1_AnB & NC21_q[4] # !SD1L244Q;


--SD1L151 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1016
--operation mode is normal

SD1L151 = !SD1L924Q & (SD1L034Q & SD1L941 # !SD1L034Q & SD1L051);


--NC8_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[12]
NC8_q[12]_data_in = ~GND;
NC8_q[12]_write_enable = XD1_i1271;
NC8_q[12]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[12]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[12]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[12] = MEMORY_SEGMENT(NC8_q[12]_data_in, NC8_q[12]_write_enable, NC8_q[12]_clock_0, , , , , , VCC, NC8_q[12]_write_address, NC8_q[12]_read_address);


--NC61_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[12]
NC61_q[12]_data_in = ~GND;
NC61_q[12]_write_enable = XD2_i1271;
NC61_q[12]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[12]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[12]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[12] = MEMORY_SEGMENT(NC61_q[12]_data_in, NC61_q[12]_write_enable, NC61_q[12]_clock_0, , , , , , VCC, NC61_q[12]_write_address, NC61_q[12]_read_address);


--SD1L251 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1017
--operation mode is normal

SD1L251 = SD1L924Q & (SD1_AnB & NC8_q[12] # !SD1_AnB & NC61_q[12]);


--SD1L351 is daq:inst_daq|mem_interface:inst_mem_interface|i1524~1018
--operation mode is normal

SD1L351 = SD1L824Q & SD1L841 # !SD1L824Q & (SD1L151 # SD1L251);


--QD1L98 is daq:inst_daq|ahb_master:inst_ahb_master|i321~1607
--operation mode is normal

QD1L98 = !SD1L524Q & (QD1L88 # QD1L69 & SD1L351);


--XD1_header_1.timestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[12]
--operation mode is normal

XD1_header_1.timestamp[12]_lut_out = YD1_HEADER_data.timestamp[12]~reg0;
XD1_header_1.timestamp[12] = DFFE(XD1_header_1.timestamp[12]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[12]
--operation mode is normal

XD1_header_0.timestamp[12]_lut_out = YD1_HEADER_data.timestamp[12]~reg0;
XD1_header_0.timestamp[12] = DFFE(XD1_header_0.timestamp[12]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L262 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1042~7
--operation mode is normal

XD1L262 = XD1_header_1.timestamp[12] & (XD1_header_0.timestamp[12] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[12] & XD1_header_0.timestamp[12] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[12]
--operation mode is normal

XD2_header_1.timestamp[12]_lut_out = YD2_HEADER_data.timestamp[12]~reg0;
XD2_header_1.timestamp[12] = DFFE(XD2_header_1.timestamp[12]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[12]
--operation mode is normal

XD2_header_0.timestamp[12]_lut_out = YD2_HEADER_data.timestamp[12]~reg0;
XD2_header_0.timestamp[12] = DFFE(XD2_header_0.timestamp[12]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L162 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1042~7
--operation mode is normal

XD2L162 = XD2_header_1.timestamp[12] & (XD2_header_0.timestamp[12] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[12] & XD2_header_0.timestamp[12] & !XD2_rd_ptr[0];


--QD1L09 is daq:inst_daq|ahb_master:inst_ahb_master|i321~1608
--operation mode is normal

QD1L09 = SD1L524Q & (SD1_AnB & XD1L262 # !SD1_AnB & XD2L162);


--XD1_header_1.timestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[29]
--operation mode is normal

XD1_header_1.timestamp[29]_lut_out = YD1_HEADER_data.timestamp[29]~reg0;
XD1_header_1.timestamp[29] = DFFE(XD1_header_1.timestamp[29]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[29]
--operation mode is normal

XD1_header_0.timestamp[29]_lut_out = YD1_HEADER_data.timestamp[29]~reg0;
XD1_header_0.timestamp[29] = DFFE(XD1_header_0.timestamp[29]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L542 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1025~7
--operation mode is normal

XD1L542 = XD1_header_1.timestamp[29] & (XD1_header_0.timestamp[29] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[29] & XD1_header_0.timestamp[29] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[29]
--operation mode is normal

XD2_header_1.timestamp[29]_lut_out = YD2_HEADER_data.timestamp[29]~reg0;
XD2_header_1.timestamp[29] = DFFE(XD2_header_1.timestamp[29]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[29]
--operation mode is normal

XD2_header_0.timestamp[29]_lut_out = YD2_HEADER_data.timestamp[29]~reg0;
XD2_header_0.timestamp[29] = DFFE(XD2_header_0.timestamp[29]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L442 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1025~7
--operation mode is normal

XD2L442 = XD2_header_1.timestamp[29] & (XD2_header_0.timestamp[29] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[29] & XD2_header_0.timestamp[29] & !XD2_rd_ptr[0];


--QD1L58 is daq:inst_daq|ahb_master:inst_ahb_master|i319~1606
--operation mode is normal

QD1L58 = SD1L624Q & (SD1_AnB & XD1L542 # !SD1_AnB & XD2L442);


--XD1_header_1.deadtime[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[13]
--operation mode is normal

XD1_header_1.deadtime[13]_lut_out = R52_sload_path[13];
XD1_header_1.deadtime[13] = DFFE(XD1_header_1.deadtime[13]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[13]
--operation mode is normal

XD1_header_0.deadtime[13]_lut_out = R52_sload_path[13];
XD1_header_0.deadtime[13] = DFFE(XD1_header_0.deadtime[13]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L831 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1011
--operation mode is normal

SD1L831 = XD1_header_1.deadtime[13] & (XD1_header_0.deadtime[13] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[13] & XD1_header_0.deadtime[13] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[13]
--operation mode is normal

XD2_header_1.deadtime[13]_lut_out = R13_sload_path[13];
XD2_header_1.deadtime[13] = DFFE(XD2_header_1.deadtime[13]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[13]
--operation mode is normal

XD2_header_0.deadtime[13]_lut_out = R13_sload_path[13];
XD2_header_0.deadtime[13] = DFFE(XD2_header_0.deadtime[13]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L931 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1012
--operation mode is normal

SD1L931 = XD2_header_1.deadtime[13] & (XD2_header_0.deadtime[13] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[13] & XD2_header_0.deadtime[13] & !XD2_rd_ptr[0];


--SD1L041 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1013
--operation mode is normal

SD1L041 = SD1L831 & (SD1L931 # SD1_AnB) # !SD1L831 & SD1L931 & !SD1_AnB;


--NC6_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[13]
NC6_q[13]_data_in = ~GND;
NC6_q[13]_write_enable = XD1_i1250;
NC6_q[13]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[13]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[13]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[13] = MEMORY_SEGMENT(NC6_q[13]_data_in, NC6_q[13]_write_enable, NC6_q[13]_clock_0, , , , , , VCC, NC6_q[13]_write_address, NC6_q[13]_read_address);


--NC41_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[13]
NC41_q[13]_data_in = ~GND;
NC41_q[13]_write_enable = XD2_i1250;
NC41_q[13]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[13]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[13]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[13] = MEMORY_SEGMENT(NC41_q[13]_data_in, NC41_q[13]_write_enable, NC41_q[13]_clock_0, , , , , , VCC, NC41_q[13]_write_address, NC41_q[13]_read_address);


--SD1L141 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1014
--operation mode is normal

SD1L141 = NC6_q[13] & (NC41_q[13] # SD1_AnB) # !NC6_q[13] & NC41_q[13] & !SD1_AnB;


--NC4_q[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[5]
NC4_q[5]_data_in = HE1_ram_data_in[5];
NC4_q[5]_write_enable = HE1_ram_we2;
NC4_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC4_q[5]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC4_q[5]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC4_q[5] = MEMORY_SEGMENT(NC4_q[5]_data_in, NC4_q[5]_write_enable, NC4_q[5]_clock_0, , , , , , VCC, NC4_q[5]_write_address, NC4_q[5]_read_address);


--NC21_q[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[5]
NC21_q[5]_data_in = HE2_ram_data_in[5];
NC21_q[5]_write_enable = HE2_ram_we2;
NC21_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC21_q[5]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC21_q[5]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC21_q[5] = MEMORY_SEGMENT(NC21_q[5]_data_in, NC21_q[5]_write_enable, NC21_q[5]_clock_0, , , , , , VCC, NC21_q[5]_write_address, NC21_q[5]_read_address);


--SD1L241 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1015
--operation mode is normal

SD1L241 = SD1_AnB & NC4_q[5] # !SD1_AnB & NC21_q[5] # !SD1L244Q;


--SD1L341 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1016
--operation mode is normal

SD1L341 = !SD1L924Q & (SD1L034Q & SD1L141 # !SD1L034Q & SD1L241);


--NC8_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[13]
NC8_q[13]_data_in = ~GND;
NC8_q[13]_write_enable = XD1_i1271;
NC8_q[13]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[13]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[13]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[13] = MEMORY_SEGMENT(NC8_q[13]_data_in, NC8_q[13]_write_enable, NC8_q[13]_clock_0, , , , , , VCC, NC8_q[13]_write_address, NC8_q[13]_read_address);


--NC61_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[13]
NC61_q[13]_data_in = ~GND;
NC61_q[13]_write_enable = XD2_i1271;
NC61_q[13]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[13]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[13]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[13] = MEMORY_SEGMENT(NC61_q[13]_data_in, NC61_q[13]_write_enable, NC61_q[13]_clock_0, , , , , , VCC, NC61_q[13]_write_address, NC61_q[13]_read_address);


--SD1L441 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1017
--operation mode is normal

SD1L441 = SD1L924Q & (SD1_AnB & NC8_q[13] # !SD1_AnB & NC61_q[13]);


--SD1L541 is daq:inst_daq|mem_interface:inst_mem_interface|i1523~1018
--operation mode is normal

SD1L541 = SD1L824Q & SD1L041 # !SD1L824Q & (SD1L341 # SD1L441);


--QD1L68 is daq:inst_daq|ahb_master:inst_ahb_master|i319~1607
--operation mode is normal

QD1L68 = !SD1L524Q & (QD1L58 # QD1L69 & SD1L541);


--XD1_header_1.timestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[13]
--operation mode is normal

XD1_header_1.timestamp[13]_lut_out = YD1_HEADER_data.timestamp[13]~reg0;
XD1_header_1.timestamp[13] = DFFE(XD1_header_1.timestamp[13]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[13]
--operation mode is normal

XD1_header_0.timestamp[13]_lut_out = YD1_HEADER_data.timestamp[13]~reg0;
XD1_header_0.timestamp[13] = DFFE(XD1_header_0.timestamp[13]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L162 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1041~7
--operation mode is normal

XD1L162 = XD1_header_1.timestamp[13] & (XD1_header_0.timestamp[13] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[13] & XD1_header_0.timestamp[13] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[13]
--operation mode is normal

XD2_header_1.timestamp[13]_lut_out = YD2_HEADER_data.timestamp[13]~reg0;
XD2_header_1.timestamp[13] = DFFE(XD2_header_1.timestamp[13]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[13]
--operation mode is normal

XD2_header_0.timestamp[13]_lut_out = YD2_HEADER_data.timestamp[13]~reg0;
XD2_header_0.timestamp[13] = DFFE(XD2_header_0.timestamp[13]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L062 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1041~7
--operation mode is normal

XD2L062 = XD2_header_1.timestamp[13] & (XD2_header_0.timestamp[13] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[13] & XD2_header_0.timestamp[13] & !XD2_rd_ptr[0];


--QD1L78 is daq:inst_daq|ahb_master:inst_ahb_master|i319~1608
--operation mode is normal

QD1L78 = SD1L524Q & (SD1_AnB & XD1L162 # !SD1_AnB & XD2L062);


--XD1_header_1.timestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[30]
--operation mode is normal

XD1_header_1.timestamp[30]_lut_out = YD1_HEADER_data.timestamp[30]~reg0;
XD1_header_1.timestamp[30] = DFFE(XD1_header_1.timestamp[30]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[30]
--operation mode is normal

XD1_header_0.timestamp[30]_lut_out = YD1_HEADER_data.timestamp[30]~reg0;
XD1_header_0.timestamp[30] = DFFE(XD1_header_0.timestamp[30]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L442 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1024~7
--operation mode is normal

XD1L442 = XD1_header_1.timestamp[30] & (XD1_header_0.timestamp[30] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[30] & XD1_header_0.timestamp[30] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[30]
--operation mode is normal

XD2_header_1.timestamp[30]_lut_out = YD2_HEADER_data.timestamp[30]~reg0;
XD2_header_1.timestamp[30] = DFFE(XD2_header_1.timestamp[30]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[30]
--operation mode is normal

XD2_header_0.timestamp[30]_lut_out = YD2_HEADER_data.timestamp[30]~reg0;
XD2_header_0.timestamp[30] = DFFE(XD2_header_0.timestamp[30]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L342 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1024~7
--operation mode is normal

XD2L342 = XD2_header_1.timestamp[30] & (XD2_header_0.timestamp[30] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[30] & XD2_header_0.timestamp[30] & !XD2_rd_ptr[0];


--QD1L28 is daq:inst_daq|ahb_master:inst_ahb_master|i317~1606
--operation mode is normal

QD1L28 = SD1L624Q & (SD1_AnB & XD1L442 # !SD1_AnB & XD2L342);


--XD1_header_1.deadtime[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[14]
--operation mode is normal

XD1_header_1.deadtime[14]_lut_out = R52_sload_path[14];
XD1_header_1.deadtime[14] = DFFE(XD1_header_1.deadtime[14]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[14]
--operation mode is normal

XD1_header_0.deadtime[14]_lut_out = R52_sload_path[14];
XD1_header_0.deadtime[14] = DFFE(XD1_header_0.deadtime[14]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L031 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1011
--operation mode is normal

SD1L031 = XD1_header_1.deadtime[14] & (XD1_header_0.deadtime[14] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[14] & XD1_header_0.deadtime[14] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[14]
--operation mode is normal

XD2_header_1.deadtime[14]_lut_out = R13_sload_path[14];
XD2_header_1.deadtime[14] = DFFE(XD2_header_1.deadtime[14]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[14]
--operation mode is normal

XD2_header_0.deadtime[14]_lut_out = R13_sload_path[14];
XD2_header_0.deadtime[14] = DFFE(XD2_header_0.deadtime[14]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L131 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1012
--operation mode is normal

SD1L131 = XD2_header_1.deadtime[14] & (XD2_header_0.deadtime[14] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[14] & XD2_header_0.deadtime[14] & !XD2_rd_ptr[0];


--SD1L231 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1013
--operation mode is normal

SD1L231 = SD1L031 & (SD1L131 # SD1_AnB) # !SD1L031 & SD1L131 & !SD1_AnB;


--NC6_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[14]
NC6_q[14]_data_in = ~GND;
NC6_q[14]_write_enable = XD1_i1250;
NC6_q[14]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[14]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[14]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[14] = MEMORY_SEGMENT(NC6_q[14]_data_in, NC6_q[14]_write_enable, NC6_q[14]_clock_0, , , , , , VCC, NC6_q[14]_write_address, NC6_q[14]_read_address);


--NC41_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[14]
NC41_q[14]_data_in = ~GND;
NC41_q[14]_write_enable = XD2_i1250;
NC41_q[14]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[14]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[14]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[14] = MEMORY_SEGMENT(NC41_q[14]_data_in, NC41_q[14]_write_enable, NC41_q[14]_clock_0, , , , , , VCC, NC41_q[14]_write_address, NC41_q[14]_read_address);


--SD1L331 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1014
--operation mode is normal

SD1L331 = NC6_q[14] & (NC41_q[14] # SD1_AnB) # !NC6_q[14] & NC41_q[14] & !SD1_AnB;


--NC4_q[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[6]
NC4_q[6]_data_in = HE1_ram_data_in[6];
NC4_q[6]_write_enable = HE1_ram_we2;
NC4_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC4_q[6]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC4_q[6]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC4_q[6] = MEMORY_SEGMENT(NC4_q[6]_data_in, NC4_q[6]_write_enable, NC4_q[6]_clock_0, , , , , , VCC, NC4_q[6]_write_address, NC4_q[6]_read_address);


--NC21_q[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[6]
NC21_q[6]_data_in = HE2_ram_data_in[6];
NC21_q[6]_write_enable = HE2_ram_we2;
NC21_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC21_q[6]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC21_q[6]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC21_q[6] = MEMORY_SEGMENT(NC21_q[6]_data_in, NC21_q[6]_write_enable, NC21_q[6]_clock_0, , , , , , VCC, NC21_q[6]_write_address, NC21_q[6]_read_address);


--SD1L431 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1015
--operation mode is normal

SD1L431 = SD1_AnB & NC4_q[6] # !SD1_AnB & NC21_q[6] # !SD1L244Q;


--SD1L531 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1016
--operation mode is normal

SD1L531 = !SD1L924Q & (SD1L034Q & SD1L331 # !SD1L034Q & SD1L431);


--NC8_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[14]
NC8_q[14]_data_in = ~GND;
NC8_q[14]_write_enable = XD1_i1271;
NC8_q[14]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[14]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[14]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[14] = MEMORY_SEGMENT(NC8_q[14]_data_in, NC8_q[14]_write_enable, NC8_q[14]_clock_0, , , , , , VCC, NC8_q[14]_write_address, NC8_q[14]_read_address);


--NC61_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[14]
NC61_q[14]_data_in = ~GND;
NC61_q[14]_write_enable = XD2_i1271;
NC61_q[14]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[14]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[14]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[14] = MEMORY_SEGMENT(NC61_q[14]_data_in, NC61_q[14]_write_enable, NC61_q[14]_clock_0, , , , , , VCC, NC61_q[14]_write_address, NC61_q[14]_read_address);


--SD1L631 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1017
--operation mode is normal

SD1L631 = SD1L924Q & (SD1_AnB & NC8_q[14] # !SD1_AnB & NC61_q[14]);


--SD1L731 is daq:inst_daq|mem_interface:inst_mem_interface|i1522~1018
--operation mode is normal

SD1L731 = SD1L824Q & SD1L231 # !SD1L824Q & (SD1L531 # SD1L631);


--QD1L38 is daq:inst_daq|ahb_master:inst_ahb_master|i317~1607
--operation mode is normal

QD1L38 = !SD1L524Q & (QD1L28 # QD1L69 & SD1L731);


--XD1_header_1.timestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[14]
--operation mode is normal

XD1_header_1.timestamp[14]_lut_out = YD1_HEADER_data.timestamp[14]~reg0;
XD1_header_1.timestamp[14] = DFFE(XD1_header_1.timestamp[14]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[14]
--operation mode is normal

XD1_header_0.timestamp[14]_lut_out = YD1_HEADER_data.timestamp[14]~reg0;
XD1_header_0.timestamp[14] = DFFE(XD1_header_0.timestamp[14]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L062 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1040~7
--operation mode is normal

XD1L062 = XD1_header_1.timestamp[14] & (XD1_header_0.timestamp[14] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[14] & XD1_header_0.timestamp[14] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[14]
--operation mode is normal

XD2_header_1.timestamp[14]_lut_out = YD2_HEADER_data.timestamp[14]~reg0;
XD2_header_1.timestamp[14] = DFFE(XD2_header_1.timestamp[14]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[14]
--operation mode is normal

XD2_header_0.timestamp[14]_lut_out = YD2_HEADER_data.timestamp[14]~reg0;
XD2_header_0.timestamp[14] = DFFE(XD2_header_0.timestamp[14]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L952 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1040~7
--operation mode is normal

XD2L952 = XD2_header_1.timestamp[14] & (XD2_header_0.timestamp[14] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[14] & XD2_header_0.timestamp[14] & !XD2_rd_ptr[0];


--QD1L48 is daq:inst_daq|ahb_master:inst_ahb_master|i317~1608
--operation mode is normal

QD1L48 = SD1L524Q & (SD1_AnB & XD1L062 # !SD1_AnB & XD2L952);


--XD1_header_1.timestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[15]
--operation mode is normal

XD1_header_1.timestamp[15]_lut_out = YD1_HEADER_data.timestamp[15]~reg0;
XD1_header_1.timestamp[15] = DFFE(XD1_header_1.timestamp[15]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[15]
--operation mode is normal

XD1_header_0.timestamp[15]_lut_out = YD1_HEADER_data.timestamp[15]~reg0;
XD1_header_0.timestamp[15] = DFFE(XD1_header_0.timestamp[15]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L952 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1039~7
--operation mode is normal

XD1L952 = XD1_header_1.timestamp[15] & (XD1_header_0.timestamp[15] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[15] & XD1_header_0.timestamp[15] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[15]
--operation mode is normal

XD2_header_1.timestamp[15]_lut_out = YD2_HEADER_data.timestamp[15]~reg0;
XD2_header_1.timestamp[15] = DFFE(XD2_header_1.timestamp[15]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[15]
--operation mode is normal

XD2_header_0.timestamp[15]_lut_out = YD2_HEADER_data.timestamp[15]~reg0;
XD2_header_0.timestamp[15] = DFFE(XD2_header_0.timestamp[15]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L852 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1039~7
--operation mode is normal

XD2L852 = XD2_header_1.timestamp[15] & (XD2_header_0.timestamp[15] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[15] & XD2_header_0.timestamp[15] & !XD2_rd_ptr[0];


--QD1L87 is daq:inst_daq|ahb_master:inst_ahb_master|i315~1607
--operation mode is normal

QD1L87 = XD1L952 & (XD2L852 # SD1_AnB) # !XD1L952 & XD2L852 & !SD1_AnB;


--XD1_header_1.timestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[31]
--operation mode is normal

XD1_header_1.timestamp[31]_lut_out = YD1_HEADER_data.timestamp[31]~reg0;
XD1_header_1.timestamp[31] = DFFE(XD1_header_1.timestamp[31]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[31]
--operation mode is normal

XD1_header_0.timestamp[31]_lut_out = YD1_HEADER_data.timestamp[31]~reg0;
XD1_header_0.timestamp[31] = DFFE(XD1_header_0.timestamp[31]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L342 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1023~7
--operation mode is normal

XD1L342 = XD1_header_1.timestamp[31] & (XD1_header_0.timestamp[31] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[31] & XD1_header_0.timestamp[31] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[31]
--operation mode is normal

XD2_header_1.timestamp[31]_lut_out = YD2_HEADER_data.timestamp[31]~reg0;
XD2_header_1.timestamp[31] = DFFE(XD2_header_1.timestamp[31]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[31]
--operation mode is normal

XD2_header_0.timestamp[31]_lut_out = YD2_HEADER_data.timestamp[31]~reg0;
XD2_header_0.timestamp[31] = DFFE(XD2_header_0.timestamp[31]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L242 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1023~7
--operation mode is normal

XD2L242 = XD2_header_1.timestamp[31] & (XD2_header_0.timestamp[31] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[31] & XD2_header_0.timestamp[31] & !XD2_rd_ptr[0];


--QD1L97 is daq:inst_daq|ahb_master:inst_ahb_master|i315~1608
--operation mode is normal

QD1L97 = SD1L624Q & (SD1_AnB & XD1L342 # !SD1_AnB & XD2L242);


--QD1L08 is daq:inst_daq|ahb_master:inst_ahb_master|i315~1609
--operation mode is normal

QD1L08 = SD1L524Q & QD1L87 # !SD1L524Q & (QD1L18 # QD1L97);


--QD1L27 is daq:inst_daq|ahb_master:inst_ahb_master|i313~893
--operation mode is normal

QD1L27 = SD1L724Q & !SD1L624Q;


--XD2_header_1.timestamp[32] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[32]
--operation mode is normal

XD2_header_1.timestamp[32]_lut_out = YD2_HEADER_data.timestamp[32]~reg0;
XD2_header_1.timestamp[32] = DFFE(XD2_header_1.timestamp[32]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[32] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[32]
--operation mode is normal

XD2_header_0.timestamp[32]_lut_out = YD2_HEADER_data.timestamp[32]~reg0;
XD2_header_0.timestamp[32] = DFFE(XD2_header_0.timestamp[32]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--QD1L37 is daq:inst_daq|ahb_master:inst_ahb_master|i313~894
--operation mode is normal

QD1L37 = SD1L624Q & (XD2_rd_ptr[0] & XD2_header_1.timestamp[32] # !XD2_rd_ptr[0] & XD2_header_0.timestamp[32]);


--QD1L47 is daq:inst_daq|ahb_master:inst_ahb_master|i313~895
--operation mode is normal

QD1L47 = SD1L524Q # !SD1_AnB & (QD1L27 # QD1L37);


--QD1L57 is daq:inst_daq|ahb_master:inst_ahb_master|i313~896
--operation mode is normal

QD1L57 = !SD1L624Q & !SD1L824Q & !SD1L724Q;


--NC9_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[0]
NC9_q[0]_data_in = RD1L1Q;
NC9_q[0]_write_enable = XD1L292;
NC9_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[0]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[0]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[0] = MEMORY_SEGMENT(NC9_q[0]_data_in, NC9_q[0]_write_enable, NC9_q[0]_clock_0, , , , , , VCC, NC9_q[0]_write_address, NC9_q[0]_read_address);


--NC71_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[0]
NC71_q[0]_data_in = RD1L1Q;
NC71_q[0]_write_enable = XD2L192;
NC71_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[0]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[0]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[0] = MEMORY_SEGMENT(NC71_q[0]_data_in, NC71_q[0]_write_enable, NC71_q[0]_clock_0, , , , , , VCC, NC71_q[0]_write_address, NC71_q[0]_read_address);


--SD1L911 is daq:inst_daq|mem_interface:inst_mem_interface|i1487~459
--operation mode is normal

SD1L911 = SD1L924Q & (SD1_AnB & NC9_q[0] # !SD1_AnB & NC71_q[0]);


--NC7_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[0]
NC7_q[0]_data_in = EE1L93;
NC7_q[0]_write_enable = XD1_i1252;
NC7_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[0]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[0]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[0] = MEMORY_SEGMENT(NC7_q[0]_data_in, NC7_q[0]_write_enable, NC7_q[0]_clock_0, , , , , , VCC, NC7_q[0]_write_address, NC7_q[0]_read_address);


--NC51_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[0]
NC51_q[0]_data_in = EE2L93;
NC51_q[0]_write_enable = XD2_i1252;
NC51_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[0]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[0]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[0] = MEMORY_SEGMENT(NC51_q[0]_data_in, NC51_q[0]_write_enable, NC51_q[0]_clock_0, , , , , , VCC, NC51_q[0]_write_address, NC51_q[0]_read_address);


--SD1L021 is daq:inst_daq|mem_interface:inst_mem_interface|i1487~460
--operation mode is normal

SD1L021 = NC7_q[0] & (NC51_q[0] # SD1_AnB) # !NC7_q[0] & NC51_q[0] & !SD1_AnB;


--NC3_q[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[0]
NC3_q[0]_data_in = HE1_ram_data_in[0];
NC3_q[0]_write_enable = HE1_ram_we1;
NC3_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC3_q[0]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC3_q[0]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC3_q[0] = MEMORY_SEGMENT(NC3_q[0]_data_in, NC3_q[0]_write_enable, NC3_q[0]_clock_0, , , , , , VCC, NC3_q[0]_write_address, NC3_q[0]_read_address);


--NC11_q[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[0]
NC11_q[0]_data_in = HE2_ram_data_in[0];
NC11_q[0]_write_enable = HE2_ram_we1;
NC11_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC11_q[0]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC11_q[0]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC11_q[0] = MEMORY_SEGMENT(NC11_q[0]_data_in, NC11_q[0]_write_enable, NC11_q[0]_clock_0, , , , , , VCC, NC11_q[0]_write_address, NC11_q[0]_read_address);


--SD1L121 is daq:inst_daq|mem_interface:inst_mem_interface|i1487~461
--operation mode is normal

SD1L121 = SD1_AnB & NC3_q[0] # !SD1_AnB & NC11_q[0] # !SD1L244Q;


--SD1L221 is daq:inst_daq|mem_interface:inst_mem_interface|i1487~462
--operation mode is normal

SD1L221 = !SD1L924Q & (SD1L034Q & SD1L021 # !SD1L034Q & SD1L121);


--QD1L67 is daq:inst_daq|ahb_master:inst_ahb_master|i313~897
--operation mode is normal

QD1L67 = QD1L47 # QD1L57 & (SD1L911 # SD1L221);


--XD1_header_1.timestamp[32] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[32]
--operation mode is normal

XD1_header_1.timestamp[32]_lut_out = YD1_HEADER_data.timestamp[32]~reg0;
XD1_header_1.timestamp[32] = DFFE(XD1_header_1.timestamp[32]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[32] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[32]
--operation mode is normal

XD1_header_0.timestamp[32]_lut_out = YD1_HEADER_data.timestamp[32]~reg0;
XD1_header_0.timestamp[32] = DFFE(XD1_header_0.timestamp[32]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L242 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1022~8
--operation mode is normal

XD1L242 = XD1_header_1.timestamp[32] & (XD1_header_0.timestamp[32] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[32] & XD1_header_0.timestamp[32] & !XD1_rd_ptr[0];


--QD1L77 is daq:inst_daq|ahb_master:inst_ahb_master|i313~898
--operation mode is normal

QD1L77 = XD1L242 & SD1L624Q & SD1_AnB;


--XD1_header_1.timestamp[33] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[33]
--operation mode is normal

XD1_header_1.timestamp[33]_lut_out = YD1_HEADER_data.timestamp[33]~reg0;
XD1_header_1.timestamp[33] = DFFE(XD1_header_1.timestamp[33]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[33] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[33]
--operation mode is normal

XD1_header_0.timestamp[33]_lut_out = YD1_HEADER_data.timestamp[33]~reg0;
XD1_header_0.timestamp[33] = DFFE(XD1_header_0.timestamp[33]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L142 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1021~7
--operation mode is normal

XD1L142 = XD1_header_1.timestamp[33] & (XD1_header_0.timestamp[33] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[33] & XD1_header_0.timestamp[33] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[33] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[33]
--operation mode is normal

XD2_header_1.timestamp[33]_lut_out = YD2_HEADER_data.timestamp[33]~reg0;
XD2_header_1.timestamp[33] = DFFE(XD2_header_1.timestamp[33]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[33] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[33]
--operation mode is normal

XD2_header_0.timestamp[33]_lut_out = YD2_HEADER_data.timestamp[33]~reg0;
XD2_header_0.timestamp[33] = DFFE(XD2_header_0.timestamp[33]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L142 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1021~7
--operation mode is normal

XD2L142 = XD2_header_1.timestamp[33] & (XD2_header_0.timestamp[33] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[33] & XD2_header_0.timestamp[33] & !XD2_rd_ptr[0];


--SD1L052 is daq:inst_daq|mem_interface:inst_mem_interface|i1585~1146
--operation mode is normal

SD1L052 = XD1L142 & (XD2L142 # SD1_AnB) # !XD1L142 & XD2L142 & !SD1_AnB;


--XD1_header_1.FADCavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.FADCavail
--operation mode is normal

XD1_header_1.FADCavail_lut_out = !YD1_eventtype[0] & !YD1_eventtype[1] & !L1_DAQ_ctrl_local.DAQ_mode[1];
XD1_header_1.FADCavail = DFFE(XD1_header_1.FADCavail_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.FADCavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.FADCavail
--operation mode is normal

XD1_header_0.FADCavail_lut_out = !YD1_eventtype[0] & !YD1_eventtype[1] & !L1_DAQ_ctrl_local.DAQ_mode[1];
XD1_header_0.FADCavail = DFFE(XD1_header_0.FADCavail_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L682 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1075~6
--operation mode is normal

XD1L682 = XD1_header_1.FADCavail & (XD1_header_0.FADCavail # XD1_rd_ptr[0]) # !XD1_header_1.FADCavail & XD1_header_0.FADCavail & !XD1_rd_ptr[0];


--XD2_header_1.FADCavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.FADCavail
--operation mode is normal

XD2_header_1.FADCavail_lut_out = !YD2_eventtype[0] & !YD2_eventtype[1] & !L1_DAQ_ctrl_local.DAQ_mode[1];
XD2_header_1.FADCavail = DFFE(XD2_header_1.FADCavail_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.FADCavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.FADCavail
--operation mode is normal

XD2_header_0.FADCavail_lut_out = !YD2_eventtype[0] & !YD2_eventtype[1] & !L1_DAQ_ctrl_local.DAQ_mode[1];
XD2_header_0.FADCavail = DFFE(XD2_header_0.FADCavail_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L582 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1075~6
--operation mode is normal

XD2L582 = XD2_header_1.FADCavail & (XD2_header_0.FADCavail # XD2_rd_ptr[0]) # !XD2_header_1.FADCavail & XD2_header_0.FADCavail & !XD2_rd_ptr[0];


--SD1L152 is daq:inst_daq|mem_interface:inst_mem_interface|i1585~1147
--operation mode is normal

SD1L152 = SD1L724Q & (SD1_AnB & XD1L682 # !SD1_AnB & XD2L582);


--SD1L252 is daq:inst_daq|mem_interface:inst_mem_interface|i1585~1148
--operation mode is normal

SD1L252 = !SD1L824Q & !SD1L724Q;


--NC9_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[1]
NC9_q[1]_data_in = RD1L2Q;
NC9_q[1]_write_enable = XD1L292;
NC9_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[1]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[1]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[1] = MEMORY_SEGMENT(NC9_q[1]_data_in, NC9_q[1]_write_enable, NC9_q[1]_clock_0, , , , , , VCC, NC9_q[1]_write_address, NC9_q[1]_read_address);


--NC71_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[1]
NC71_q[1]_data_in = RD1L2Q;
NC71_q[1]_write_enable = XD2L192;
NC71_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[1]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[1]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[1] = MEMORY_SEGMENT(NC71_q[1]_data_in, NC71_q[1]_write_enable, NC71_q[1]_clock_0, , , , , , VCC, NC71_q[1]_write_address, NC71_q[1]_read_address);


--SD1L511 is daq:inst_daq|mem_interface:inst_mem_interface|i1486~450
--operation mode is normal

SD1L511 = SD1L924Q & (SD1_AnB & NC9_q[1] # !SD1_AnB & NC71_q[1]);


--NC7_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[1]
NC7_q[1]_data_in = EE1L04;
NC7_q[1]_write_enable = XD1_i1252;
NC7_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[1]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[1]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[1] = MEMORY_SEGMENT(NC7_q[1]_data_in, NC7_q[1]_write_enable, NC7_q[1]_clock_0, , , , , , VCC, NC7_q[1]_write_address, NC7_q[1]_read_address);


--NC51_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[1]
NC51_q[1]_data_in = EE2L04;
NC51_q[1]_write_enable = XD2_i1252;
NC51_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[1]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[1]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[1] = MEMORY_SEGMENT(NC51_q[1]_data_in, NC51_q[1]_write_enable, NC51_q[1]_clock_0, , , , , , VCC, NC51_q[1]_write_address, NC51_q[1]_read_address);


--SD1L611 is daq:inst_daq|mem_interface:inst_mem_interface|i1486~451
--operation mode is normal

SD1L611 = NC7_q[1] & (NC51_q[1] # SD1_AnB) # !NC7_q[1] & NC51_q[1] & !SD1_AnB;


--NC3_q[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[1]
NC3_q[1]_data_in = HE1_ram_data_in[1];
NC3_q[1]_write_enable = HE1_ram_we1;
NC3_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC3_q[1]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC3_q[1]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC3_q[1] = MEMORY_SEGMENT(NC3_q[1]_data_in, NC3_q[1]_write_enable, NC3_q[1]_clock_0, , , , , , VCC, NC3_q[1]_write_address, NC3_q[1]_read_address);


--NC11_q[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[1]
NC11_q[1]_data_in = HE2_ram_data_in[1];
NC11_q[1]_write_enable = HE2_ram_we1;
NC11_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC11_q[1]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC11_q[1]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC11_q[1] = MEMORY_SEGMENT(NC11_q[1]_data_in, NC11_q[1]_write_enable, NC11_q[1]_clock_0, , , , , , VCC, NC11_q[1]_write_address, NC11_q[1]_read_address);


--SD1L711 is daq:inst_daq|mem_interface:inst_mem_interface|i1486~452
--operation mode is normal

SD1L711 = SD1_AnB & NC3_q[1] # !SD1_AnB & NC11_q[1] # !SD1L244Q;


--SD1L811 is daq:inst_daq|mem_interface:inst_mem_interface|i1486~453
--operation mode is normal

SD1L811 = !SD1L924Q & (SD1L034Q & SD1L611 # !SD1L034Q & SD1L711);


--SD1L352 is daq:inst_daq|mem_interface:inst_mem_interface|i1585~1149
--operation mode is normal

SD1L352 = SD1L152 # SD1L252 & (SD1L511 # SD1L811);


--SD1L452 is daq:inst_daq|mem_interface:inst_mem_interface|i1585~1150
--operation mode is normal

SD1L452 = SD1L052 & (SD1L352 # SD1L624Q) # !SD1L052 & SD1L352 & !SD1L624Q;


--XD1_header_1.timestamp[34] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[34]
--operation mode is normal

XD1_header_1.timestamp[34]_lut_out = YD1_HEADER_data.timestamp[34]~reg0;
XD1_header_1.timestamp[34] = DFFE(XD1_header_1.timestamp[34]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[34] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[34]
--operation mode is normal

XD1_header_0.timestamp[34]_lut_out = YD1_HEADER_data.timestamp[34]~reg0;
XD1_header_0.timestamp[34] = DFFE(XD1_header_0.timestamp[34]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L042 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1020~7
--operation mode is normal

XD1L042 = XD1_header_1.timestamp[34] & (XD1_header_0.timestamp[34] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[34] & XD1_header_0.timestamp[34] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[34] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[34]
--operation mode is normal

XD2_header_1.timestamp[34]_lut_out = YD2_HEADER_data.timestamp[34]~reg0;
XD2_header_1.timestamp[34] = DFFE(XD2_header_1.timestamp[34]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[34] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[34]
--operation mode is normal

XD2_header_0.timestamp[34]_lut_out = YD2_HEADER_data.timestamp[34]~reg0;
XD2_header_0.timestamp[34] = DFFE(XD2_header_0.timestamp[34]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L042 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1020~7
--operation mode is normal

XD2L042 = XD2_header_1.timestamp[34] & (XD2_header_0.timestamp[34] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[34] & XD2_header_0.timestamp[34] & !XD2_rd_ptr[0];


--QD1L76 is daq:inst_daq|ahb_master:inst_ahb_master|i309~1292
--operation mode is normal

QD1L76 = XD1L042 & (XD2L042 # SD1_AnB) # !XD1L042 & XD2L042 & !SD1_AnB;


--XD1_header_1.ATWDavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDavail
--operation mode is normal

XD1_header_1.ATWDavail_lut_out = YD1L66 & !YD1_eventtype[0] & !YD1_eventtype[1];
XD1_header_1.ATWDavail = DFFE(XD1_header_1.ATWDavail_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.ATWDavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDavail
--operation mode is normal

XD1_header_0.ATWDavail_lut_out = YD1L66 & !YD1_eventtype[0] & !YD1_eventtype[1];
XD1_header_0.ATWDavail = DFFE(XD1_header_0.ATWDavail_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L582 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1074~6
--operation mode is normal

XD1L582 = XD1_header_1.ATWDavail & (XD1_header_0.ATWDavail # XD1_rd_ptr[0]) # !XD1_header_1.ATWDavail & XD1_header_0.ATWDavail & !XD1_rd_ptr[0];


--XD2_header_1.ATWDavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDavail
--operation mode is normal

XD2_header_1.ATWDavail_lut_out = YD1L66 & !YD2_eventtype[0] & !YD2_eventtype[1];
XD2_header_1.ATWDavail = DFFE(XD2_header_1.ATWDavail_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.ATWDavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDavail
--operation mode is normal

XD2_header_0.ATWDavail_lut_out = YD1L66 & !YD2_eventtype[0] & !YD2_eventtype[1];
XD2_header_0.ATWDavail = DFFE(XD2_header_0.ATWDavail_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L482 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1074~6
--operation mode is normal

XD2L482 = XD2_header_1.ATWDavail & (XD2_header_0.ATWDavail # XD2_rd_ptr[0]) # !XD2_header_1.ATWDavail & XD2_header_0.ATWDavail & !XD2_rd_ptr[0];


--QD1L86 is daq:inst_daq|ahb_master:inst_ahb_master|i309~1293
--operation mode is normal

QD1L86 = SD1L724Q & (SD1_AnB & XD1L582 # !SD1_AnB & XD2L482);


--NC9_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[2]
NC9_q[2]_data_in = RD1L3Q;
NC9_q[2]_write_enable = XD1L292;
NC9_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[2]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[2]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[2] = MEMORY_SEGMENT(NC9_q[2]_data_in, NC9_q[2]_write_enable, NC9_q[2]_clock_0, , , , , , VCC, NC9_q[2]_write_address, NC9_q[2]_read_address);


--NC71_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[2]
NC71_q[2]_data_in = RD1L3Q;
NC71_q[2]_write_enable = XD2L192;
NC71_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[2]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[2]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[2] = MEMORY_SEGMENT(NC71_q[2]_data_in, NC71_q[2]_write_enable, NC71_q[2]_clock_0, , , , , , VCC, NC71_q[2]_write_address, NC71_q[2]_read_address);


--SD1L111 is daq:inst_daq|mem_interface:inst_mem_interface|i1485~450
--operation mode is normal

SD1L111 = SD1L924Q & (SD1_AnB & NC9_q[2] # !SD1_AnB & NC71_q[2]);


--NC7_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[2]
NC7_q[2]_data_in = EE1L14;
NC7_q[2]_write_enable = XD1_i1252;
NC7_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[2]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[2]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[2] = MEMORY_SEGMENT(NC7_q[2]_data_in, NC7_q[2]_write_enable, NC7_q[2]_clock_0, , , , , , VCC, NC7_q[2]_write_address, NC7_q[2]_read_address);


--NC51_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[2]
NC51_q[2]_data_in = EE2L14;
NC51_q[2]_write_enable = XD2_i1252;
NC51_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[2]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[2]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[2] = MEMORY_SEGMENT(NC51_q[2]_data_in, NC51_q[2]_write_enable, NC51_q[2]_clock_0, , , , , , VCC, NC51_q[2]_write_address, NC51_q[2]_read_address);


--SD1L211 is daq:inst_daq|mem_interface:inst_mem_interface|i1485~451
--operation mode is normal

SD1L211 = NC7_q[2] & (NC51_q[2] # SD1_AnB) # !NC7_q[2] & NC51_q[2] & !SD1_AnB;


--NC3_q[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[2]
NC3_q[2]_data_in = HE1_ram_data_in[2];
NC3_q[2]_write_enable = HE1_ram_we1;
NC3_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC3_q[2]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC3_q[2]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC3_q[2] = MEMORY_SEGMENT(NC3_q[2]_data_in, NC3_q[2]_write_enable, NC3_q[2]_clock_0, , , , , , VCC, NC3_q[2]_write_address, NC3_q[2]_read_address);


--NC11_q[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[2]
NC11_q[2]_data_in = HE2_ram_data_in[2];
NC11_q[2]_write_enable = HE2_ram_we1;
NC11_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC11_q[2]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC11_q[2]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC11_q[2] = MEMORY_SEGMENT(NC11_q[2]_data_in, NC11_q[2]_write_enable, NC11_q[2]_clock_0, , , , , , VCC, NC11_q[2]_write_address, NC11_q[2]_read_address);


--SD1L311 is daq:inst_daq|mem_interface:inst_mem_interface|i1485~452
--operation mode is normal

SD1L311 = SD1_AnB & NC3_q[2] # !SD1_AnB & NC11_q[2] # !SD1L244Q;


--SD1L411 is daq:inst_daq|mem_interface:inst_mem_interface|i1485~453
--operation mode is normal

SD1L411 = !SD1L924Q & (SD1L034Q & SD1L211 # !SD1L034Q & SD1L311);


--QD1L96 is daq:inst_daq|ahb_master:inst_ahb_master|i309~1294
--operation mode is normal

QD1L96 = QD1L86 # SD1L252 & (SD1L111 # SD1L411);


--QD1L07 is daq:inst_daq|ahb_master:inst_ahb_master|i309~1295
--operation mode is normal

QD1L07 = QD1L76 & (QD1L96 # SD1L624Q) # !QD1L76 & QD1L96 & !SD1L624Q;


--XD1_header_1.timestamp[35] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[35]
--operation mode is normal

XD1_header_1.timestamp[35]_lut_out = YD1_HEADER_data.timestamp[35]~reg0;
XD1_header_1.timestamp[35] = DFFE(XD1_header_1.timestamp[35]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[35] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[35]
--operation mode is normal

XD1_header_0.timestamp[35]_lut_out = YD1_HEADER_data.timestamp[35]~reg0;
XD1_header_0.timestamp[35] = DFFE(XD1_header_0.timestamp[35]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L932 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1019~7
--operation mode is normal

XD1L932 = XD1_header_1.timestamp[35] & (XD1_header_0.timestamp[35] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[35] & XD1_header_0.timestamp[35] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[35] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[35]
--operation mode is normal

XD2_header_1.timestamp[35]_lut_out = YD2_HEADER_data.timestamp[35]~reg0;
XD2_header_1.timestamp[35] = DFFE(XD2_header_1.timestamp[35]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[35] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[35]
--operation mode is normal

XD2_header_0.timestamp[35]_lut_out = YD2_HEADER_data.timestamp[35]~reg0;
XD2_header_0.timestamp[35] = DFFE(XD2_header_0.timestamp[35]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L932 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1019~7
--operation mode is normal

XD2L932 = XD2_header_1.timestamp[35] & (XD2_header_0.timestamp[35] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[35] & XD2_header_0.timestamp[35] & !XD2_rd_ptr[0];


--QD1L36 is daq:inst_daq|ahb_master:inst_ahb_master|i307~1288
--operation mode is normal

QD1L36 = XD1L932 & (XD2L932 # SD1_AnB) # !XD1L932 & XD2L932 & !SD1_AnB;


--XD1_header_1.ATWDsize[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDsize[0]
--operation mode is normal

XD1_header_1.ATWDsize[0]_lut_out = CE1L51Q;
XD1_header_1.ATWDsize[0] = DFFE(XD1_header_1.ATWDsize[0]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.ATWDsize[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDsize[0]
--operation mode is normal

XD1_header_0.ATWDsize[0]_lut_out = CE1L51Q;
XD1_header_0.ATWDsize[0] = DFFE(XD1_header_0.ATWDsize[0]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L882 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1077~6
--operation mode is normal

XD1L882 = XD1_header_1.ATWDsize[0] & (XD1_header_0.ATWDsize[0] # XD1_rd_ptr[0]) # !XD1_header_1.ATWDsize[0] & XD1_header_0.ATWDsize[0] & !XD1_rd_ptr[0];


--XD2_header_1.ATWDsize[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDsize[0]
--operation mode is normal

XD2_header_1.ATWDsize[0]_lut_out = CE2L51Q;
XD2_header_1.ATWDsize[0] = DFFE(XD2_header_1.ATWDsize[0]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.ATWDsize[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDsize[0]
--operation mode is normal

XD2_header_0.ATWDsize[0]_lut_out = CE2L51Q;
XD2_header_0.ATWDsize[0] = DFFE(XD2_header_0.ATWDsize[0]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L782 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1077~6
--operation mode is normal

XD2L782 = XD2_header_1.ATWDsize[0] & (XD2_header_0.ATWDsize[0] # XD2_rd_ptr[0]) # !XD2_header_1.ATWDsize[0] & XD2_header_0.ATWDsize[0] & !XD2_rd_ptr[0];


--QD1L46 is daq:inst_daq|ahb_master:inst_ahb_master|i307~1289
--operation mode is normal

QD1L46 = SD1L724Q & (SD1_AnB & XD1L882 # !SD1_AnB & XD2L782);


--NC9_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[3]
NC9_q[3]_data_in = RD1L4Q;
NC9_q[3]_write_enable = XD1L292;
NC9_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[3]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[3]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[3] = MEMORY_SEGMENT(NC9_q[3]_data_in, NC9_q[3]_write_enable, NC9_q[3]_clock_0, , , , , , VCC, NC9_q[3]_write_address, NC9_q[3]_read_address);


--NC71_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[3]
NC71_q[3]_data_in = RD1L4Q;
NC71_q[3]_write_enable = XD2L192;
NC71_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[3]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[3]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[3] = MEMORY_SEGMENT(NC71_q[3]_data_in, NC71_q[3]_write_enable, NC71_q[3]_clock_0, , , , , , VCC, NC71_q[3]_write_address, NC71_q[3]_read_address);


--SD1L701 is daq:inst_daq|mem_interface:inst_mem_interface|i1484~450
--operation mode is normal

SD1L701 = SD1L924Q & (SD1_AnB & NC9_q[3] # !SD1_AnB & NC71_q[3]);


--NC7_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[3]
NC7_q[3]_data_in = EE1L24;
NC7_q[3]_write_enable = XD1_i1252;
NC7_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[3]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[3]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[3] = MEMORY_SEGMENT(NC7_q[3]_data_in, NC7_q[3]_write_enable, NC7_q[3]_clock_0, , , , , , VCC, NC7_q[3]_write_address, NC7_q[3]_read_address);


--NC51_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[3]
NC51_q[3]_data_in = EE2L24;
NC51_q[3]_write_enable = XD2_i1252;
NC51_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[3]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[3]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[3] = MEMORY_SEGMENT(NC51_q[3]_data_in, NC51_q[3]_write_enable, NC51_q[3]_clock_0, , , , , , VCC, NC51_q[3]_write_address, NC51_q[3]_read_address);


--SD1L801 is daq:inst_daq|mem_interface:inst_mem_interface|i1484~451
--operation mode is normal

SD1L801 = NC7_q[3] & (NC51_q[3] # SD1_AnB) # !NC7_q[3] & NC51_q[3] & !SD1_AnB;


--NC3_q[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[3]
NC3_q[3]_data_in = HE1_ram_data_in[3];
NC3_q[3]_write_enable = HE1_ram_we1;
NC3_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC3_q[3]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC3_q[3]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC3_q[3] = MEMORY_SEGMENT(NC3_q[3]_data_in, NC3_q[3]_write_enable, NC3_q[3]_clock_0, , , , , , VCC, NC3_q[3]_write_address, NC3_q[3]_read_address);


--NC11_q[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[3]
NC11_q[3]_data_in = HE2_ram_data_in[3];
NC11_q[3]_write_enable = HE2_ram_we1;
NC11_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC11_q[3]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC11_q[3]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC11_q[3] = MEMORY_SEGMENT(NC11_q[3]_data_in, NC11_q[3]_write_enable, NC11_q[3]_clock_0, , , , , , VCC, NC11_q[3]_write_address, NC11_q[3]_read_address);


--SD1L901 is daq:inst_daq|mem_interface:inst_mem_interface|i1484~452
--operation mode is normal

SD1L901 = SD1_AnB & NC3_q[3] # !SD1_AnB & NC11_q[3] # !SD1L244Q;


--SD1L011 is daq:inst_daq|mem_interface:inst_mem_interface|i1484~453
--operation mode is normal

SD1L011 = !SD1L924Q & (SD1L034Q & SD1L801 # !SD1L034Q & SD1L901);


--QD1L56 is daq:inst_daq|ahb_master:inst_ahb_master|i307~1290
--operation mode is normal

QD1L56 = QD1L46 # SD1L252 & (SD1L701 # SD1L011);


--QD1L66 is daq:inst_daq|ahb_master:inst_ahb_master|i307~1291
--operation mode is normal

QD1L66 = QD1L36 & (QD1L56 # SD1L624Q) # !QD1L36 & QD1L56 & !SD1L624Q;


--XD1_header_1.timestamp[36] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[36]
--operation mode is normal

XD1_header_1.timestamp[36]_lut_out = YD1_HEADER_data.timestamp[36]~reg0;
XD1_header_1.timestamp[36] = DFFE(XD1_header_1.timestamp[36]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[36] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[36]
--operation mode is normal

XD1_header_0.timestamp[36]_lut_out = YD1_HEADER_data.timestamp[36]~reg0;
XD1_header_0.timestamp[36] = DFFE(XD1_header_0.timestamp[36]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L832 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1018~7
--operation mode is normal

XD1L832 = XD1_header_1.timestamp[36] & (XD1_header_0.timestamp[36] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[36] & XD1_header_0.timestamp[36] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[36] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[36]
--operation mode is normal

XD2_header_1.timestamp[36]_lut_out = YD2_HEADER_data.timestamp[36]~reg0;
XD2_header_1.timestamp[36] = DFFE(XD2_header_1.timestamp[36]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[36] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[36]
--operation mode is normal

XD2_header_0.timestamp[36]_lut_out = YD2_HEADER_data.timestamp[36]~reg0;
XD2_header_0.timestamp[36] = DFFE(XD2_header_0.timestamp[36]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L832 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1018~7
--operation mode is normal

XD2L832 = XD2_header_1.timestamp[36] & (XD2_header_0.timestamp[36] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[36] & XD2_header_0.timestamp[36] & !XD2_rd_ptr[0];


--QD1L95 is daq:inst_daq|ahb_master:inst_ahb_master|i305~1288
--operation mode is normal

QD1L95 = XD1L832 & (XD2L832 # SD1_AnB) # !XD1L832 & XD2L832 & !SD1_AnB;


--XD1_header_1.ATWDsize[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDsize[1]
--operation mode is normal

XD1_header_1.ATWDsize[1]_lut_out = CE1L61Q;
XD1_header_1.ATWDsize[1] = DFFE(XD1_header_1.ATWDsize[1]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.ATWDsize[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDsize[1]
--operation mode is normal

XD1_header_0.ATWDsize[1]_lut_out = CE1L61Q;
XD1_header_0.ATWDsize[1] = DFFE(XD1_header_0.ATWDsize[1]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L782 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1076~6
--operation mode is normal

XD1L782 = XD1_header_1.ATWDsize[1] & (XD1_header_0.ATWDsize[1] # XD1_rd_ptr[0]) # !XD1_header_1.ATWDsize[1] & XD1_header_0.ATWDsize[1] & !XD1_rd_ptr[0];


--XD2_header_1.ATWDsize[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDsize[1]
--operation mode is normal

XD2_header_1.ATWDsize[1]_lut_out = CE2L61Q;
XD2_header_1.ATWDsize[1] = DFFE(XD2_header_1.ATWDsize[1]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.ATWDsize[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDsize[1]
--operation mode is normal

XD2_header_0.ATWDsize[1]_lut_out = CE2L61Q;
XD2_header_0.ATWDsize[1] = DFFE(XD2_header_0.ATWDsize[1]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L682 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1076~6
--operation mode is normal

XD2L682 = XD2_header_1.ATWDsize[1] & (XD2_header_0.ATWDsize[1] # XD2_rd_ptr[0]) # !XD2_header_1.ATWDsize[1] & XD2_header_0.ATWDsize[1] & !XD2_rd_ptr[0];


--QD1L06 is daq:inst_daq|ahb_master:inst_ahb_master|i305~1289
--operation mode is normal

QD1L06 = SD1L724Q & (SD1_AnB & XD1L782 # !SD1_AnB & XD2L682);


--NC9_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[4]
NC9_q[4]_data_in = RD1L5Q;
NC9_q[4]_write_enable = XD1L292;
NC9_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[4]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[4]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[4] = MEMORY_SEGMENT(NC9_q[4]_data_in, NC9_q[4]_write_enable, NC9_q[4]_clock_0, , , , , , VCC, NC9_q[4]_write_address, NC9_q[4]_read_address);


--NC71_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[4]
NC71_q[4]_data_in = RD1L5Q;
NC71_q[4]_write_enable = XD2L192;
NC71_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[4]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[4]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[4] = MEMORY_SEGMENT(NC71_q[4]_data_in, NC71_q[4]_write_enable, NC71_q[4]_clock_0, , , , , , VCC, NC71_q[4]_write_address, NC71_q[4]_read_address);


--SD1L301 is daq:inst_daq|mem_interface:inst_mem_interface|i1483~450
--operation mode is normal

SD1L301 = SD1L924Q & (SD1_AnB & NC9_q[4] # !SD1_AnB & NC71_q[4]);


--NC7_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[4]
NC7_q[4]_data_in = EE1L34;
NC7_q[4]_write_enable = XD1_i1252;
NC7_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[4]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[4]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[4] = MEMORY_SEGMENT(NC7_q[4]_data_in, NC7_q[4]_write_enable, NC7_q[4]_clock_0, , , , , , VCC, NC7_q[4]_write_address, NC7_q[4]_read_address);


--NC51_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[4]
NC51_q[4]_data_in = EE2L34;
NC51_q[4]_write_enable = XD2_i1252;
NC51_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[4]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[4]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[4] = MEMORY_SEGMENT(NC51_q[4]_data_in, NC51_q[4]_write_enable, NC51_q[4]_clock_0, , , , , , VCC, NC51_q[4]_write_address, NC51_q[4]_read_address);


--SD1L401 is daq:inst_daq|mem_interface:inst_mem_interface|i1483~451
--operation mode is normal

SD1L401 = NC7_q[4] & (NC51_q[4] # SD1_AnB) # !NC7_q[4] & NC51_q[4] & !SD1_AnB;


--NC3_q[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[4]
NC3_q[4]_data_in = HE1_ram_data_in[4];
NC3_q[4]_write_enable = HE1_ram_we1;
NC3_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC3_q[4]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC3_q[4]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC3_q[4] = MEMORY_SEGMENT(NC3_q[4]_data_in, NC3_q[4]_write_enable, NC3_q[4]_clock_0, , , , , , VCC, NC3_q[4]_write_address, NC3_q[4]_read_address);


--NC11_q[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[4]
NC11_q[4]_data_in = HE2_ram_data_in[4];
NC11_q[4]_write_enable = HE2_ram_we1;
NC11_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC11_q[4]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC11_q[4]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC11_q[4] = MEMORY_SEGMENT(NC11_q[4]_data_in, NC11_q[4]_write_enable, NC11_q[4]_clock_0, , , , , , VCC, NC11_q[4]_write_address, NC11_q[4]_read_address);


--SD1L501 is daq:inst_daq|mem_interface:inst_mem_interface|i1483~452
--operation mode is normal

SD1L501 = SD1_AnB & NC3_q[4] # !SD1_AnB & NC11_q[4] # !SD1L244Q;


--SD1L601 is daq:inst_daq|mem_interface:inst_mem_interface|i1483~453
--operation mode is normal

SD1L601 = !SD1L924Q & (SD1L034Q & SD1L401 # !SD1L034Q & SD1L501);


--QD1L16 is daq:inst_daq|ahb_master:inst_ahb_master|i305~1290
--operation mode is normal

QD1L16 = QD1L06 # SD1L252 & (SD1L301 # SD1L601);


--QD1L26 is daq:inst_daq|ahb_master:inst_ahb_master|i305~1291
--operation mode is normal

QD1L26 = QD1L95 & (QD1L16 # SD1L624Q) # !QD1L95 & QD1L16 & !SD1L624Q;


--XD1_header_1.timestamp[37] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[37]
--operation mode is normal

XD1_header_1.timestamp[37]_lut_out = YD1_HEADER_data.timestamp[37]~reg0;
XD1_header_1.timestamp[37] = DFFE(XD1_header_1.timestamp[37]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[37] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[37]
--operation mode is normal

XD1_header_0.timestamp[37]_lut_out = YD1_HEADER_data.timestamp[37]~reg0;
XD1_header_0.timestamp[37] = DFFE(XD1_header_0.timestamp[37]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L732 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1017~7
--operation mode is normal

XD1L732 = XD1_header_1.timestamp[37] & (XD1_header_0.timestamp[37] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[37] & XD1_header_0.timestamp[37] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[37] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[37]
--operation mode is normal

XD2_header_1.timestamp[37]_lut_out = YD2_HEADER_data.timestamp[37]~reg0;
XD2_header_1.timestamp[37] = DFFE(XD2_header_1.timestamp[37]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[37] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[37]
--operation mode is normal

XD2_header_0.timestamp[37]_lut_out = YD2_HEADER_data.timestamp[37]~reg0;
XD2_header_0.timestamp[37] = DFFE(XD2_header_0.timestamp[37]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L732 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1017~7
--operation mode is normal

XD2L732 = XD2_header_1.timestamp[37] & (XD2_header_0.timestamp[37] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[37] & XD2_header_0.timestamp[37] & !XD2_rd_ptr[0];


--QD1L75 is daq:inst_daq|ahb_master:inst_ahb_master|i303~812
--operation mode is normal

QD1L75 = SD1L624Q & (SD1_AnB & XD1L732 # !SD1_AnB & XD2L732);


--NC9_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[5]
NC9_q[5]_data_in = RD1L6Q;
NC9_q[5]_write_enable = XD1L292;
NC9_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[5]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[5]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[5] = MEMORY_SEGMENT(NC9_q[5]_data_in, NC9_q[5]_write_enable, NC9_q[5]_clock_0, , , , , , VCC, NC9_q[5]_write_address, NC9_q[5]_read_address);


--NC71_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[5]
NC71_q[5]_data_in = RD1L6Q;
NC71_q[5]_write_enable = XD2L192;
NC71_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[5]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[5]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[5] = MEMORY_SEGMENT(NC71_q[5]_data_in, NC71_q[5]_write_enable, NC71_q[5]_clock_0, , , , , , VCC, NC71_q[5]_write_address, NC71_q[5]_read_address);


--SD1L99 is daq:inst_daq|mem_interface:inst_mem_interface|i1482~450
--operation mode is normal

SD1L99 = SD1L924Q & (SD1_AnB & NC9_q[5] # !SD1_AnB & NC71_q[5]);


--NC7_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[5]
NC7_q[5]_data_in = EE1L44;
NC7_q[5]_write_enable = XD1_i1252;
NC7_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[5]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[5]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[5] = MEMORY_SEGMENT(NC7_q[5]_data_in, NC7_q[5]_write_enable, NC7_q[5]_clock_0, , , , , , VCC, NC7_q[5]_write_address, NC7_q[5]_read_address);


--NC51_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[5]
NC51_q[5]_data_in = EE2L44;
NC51_q[5]_write_enable = XD2_i1252;
NC51_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[5]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[5]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[5] = MEMORY_SEGMENT(NC51_q[5]_data_in, NC51_q[5]_write_enable, NC51_q[5]_clock_0, , , , , , VCC, NC51_q[5]_write_address, NC51_q[5]_read_address);


--SD1L001 is daq:inst_daq|mem_interface:inst_mem_interface|i1482~451
--operation mode is normal

SD1L001 = NC7_q[5] & (NC51_q[5] # SD1_AnB) # !NC7_q[5] & NC51_q[5] & !SD1_AnB;


--NC3_q[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[5]
NC3_q[5]_data_in = HE1_ram_data_in[5];
NC3_q[5]_write_enable = HE1_ram_we1;
NC3_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC3_q[5]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC3_q[5]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC3_q[5] = MEMORY_SEGMENT(NC3_q[5]_data_in, NC3_q[5]_write_enable, NC3_q[5]_clock_0, , , , , , VCC, NC3_q[5]_write_address, NC3_q[5]_read_address);


--NC11_q[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[5]
NC11_q[5]_data_in = HE2_ram_data_in[5];
NC11_q[5]_write_enable = HE2_ram_we1;
NC11_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC11_q[5]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC11_q[5]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC11_q[5] = MEMORY_SEGMENT(NC11_q[5]_data_in, NC11_q[5]_write_enable, NC11_q[5]_clock_0, , , , , , VCC, NC11_q[5]_write_address, NC11_q[5]_read_address);


--SD1L101 is daq:inst_daq|mem_interface:inst_mem_interface|i1482~452
--operation mode is normal

SD1L101 = SD1_AnB & NC3_q[5] # !SD1_AnB & NC11_q[5] # !SD1L244Q;


--SD1L201 is daq:inst_daq|mem_interface:inst_mem_interface|i1482~453
--operation mode is normal

SD1L201 = !SD1L924Q & (SD1L034Q & SD1L001 # !SD1L034Q & SD1L101);


--QD1L85 is daq:inst_daq|ahb_master:inst_ahb_master|i303~813
--operation mode is normal

QD1L85 = QD1L75 # QD1L57 & (SD1L99 # SD1L201);


--XD1_header_1.timestamp[38] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[38]
--operation mode is normal

XD1_header_1.timestamp[38]_lut_out = YD1_HEADER_data.timestamp[38]~reg0;
XD1_header_1.timestamp[38] = DFFE(XD1_header_1.timestamp[38]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[38] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[38]
--operation mode is normal

XD1_header_0.timestamp[38]_lut_out = YD1_HEADER_data.timestamp[38]~reg0;
XD1_header_0.timestamp[38] = DFFE(XD1_header_0.timestamp[38]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L632 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1016~7
--operation mode is normal

XD1L632 = XD1_header_1.timestamp[38] & (XD1_header_0.timestamp[38] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[38] & XD1_header_0.timestamp[38] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[38] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[38]
--operation mode is normal

XD2_header_1.timestamp[38]_lut_out = YD2_HEADER_data.timestamp[38]~reg0;
XD2_header_1.timestamp[38] = DFFE(XD2_header_1.timestamp[38]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[38] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[38]
--operation mode is normal

XD2_header_0.timestamp[38]_lut_out = YD2_HEADER_data.timestamp[38]~reg0;
XD2_header_0.timestamp[38] = DFFE(XD2_header_0.timestamp[38]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L632 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1016~7
--operation mode is normal

XD2L632 = XD2_header_1.timestamp[38] & (XD2_header_0.timestamp[38] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[38] & XD2_header_0.timestamp[38] & !XD2_rd_ptr[0];


--QD1L55 is daq:inst_daq|ahb_master:inst_ahb_master|i301~811
--operation mode is normal

QD1L55 = SD1L624Q & (SD1_AnB & XD1L632 # !SD1_AnB & XD2L632);


--NC9_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[6]
NC9_q[6]_data_in = RD1L7Q;
NC9_q[6]_write_enable = XD1L292;
NC9_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[6]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[6]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[6] = MEMORY_SEGMENT(NC9_q[6]_data_in, NC9_q[6]_write_enable, NC9_q[6]_clock_0, , , , , , VCC, NC9_q[6]_write_address, NC9_q[6]_read_address);


--NC71_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[6]
NC71_q[6]_data_in = RD1L7Q;
NC71_q[6]_write_enable = XD2L192;
NC71_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[6]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[6]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[6] = MEMORY_SEGMENT(NC71_q[6]_data_in, NC71_q[6]_write_enable, NC71_q[6]_clock_0, , , , , , VCC, NC71_q[6]_write_address, NC71_q[6]_read_address);


--SD1L59 is daq:inst_daq|mem_interface:inst_mem_interface|i1481~450
--operation mode is normal

SD1L59 = SD1L924Q & (SD1_AnB & NC9_q[6] # !SD1_AnB & NC71_q[6]);


--NC7_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[6]
NC7_q[6]_data_in = EE1L54;
NC7_q[6]_write_enable = XD1_i1252;
NC7_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[6]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[6]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[6] = MEMORY_SEGMENT(NC7_q[6]_data_in, NC7_q[6]_write_enable, NC7_q[6]_clock_0, , , , , , VCC, NC7_q[6]_write_address, NC7_q[6]_read_address);


--NC51_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[6]
NC51_q[6]_data_in = EE2L54;
NC51_q[6]_write_enable = XD2_i1252;
NC51_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[6]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[6]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[6] = MEMORY_SEGMENT(NC51_q[6]_data_in, NC51_q[6]_write_enable, NC51_q[6]_clock_0, , , , , , VCC, NC51_q[6]_write_address, NC51_q[6]_read_address);


--SD1L69 is daq:inst_daq|mem_interface:inst_mem_interface|i1481~451
--operation mode is normal

SD1L69 = NC7_q[6] & (NC51_q[6] # SD1_AnB) # !NC7_q[6] & NC51_q[6] & !SD1_AnB;


--NC3_q[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[6]
NC3_q[6]_data_in = HE1_ram_data_in[6];
NC3_q[6]_write_enable = HE1_ram_we1;
NC3_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC3_q[6]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC3_q[6]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC3_q[6] = MEMORY_SEGMENT(NC3_q[6]_data_in, NC3_q[6]_write_enable, NC3_q[6]_clock_0, , , , , , VCC, NC3_q[6]_write_address, NC3_q[6]_read_address);


--NC11_q[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[6]
NC11_q[6]_data_in = HE2_ram_data_in[6];
NC11_q[6]_write_enable = HE2_ram_we1;
NC11_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC11_q[6]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC11_q[6]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC11_q[6] = MEMORY_SEGMENT(NC11_q[6]_data_in, NC11_q[6]_write_enable, NC11_q[6]_clock_0, , , , , , VCC, NC11_q[6]_write_address, NC11_q[6]_read_address);


--SD1L79 is daq:inst_daq|mem_interface:inst_mem_interface|i1481~452
--operation mode is normal

SD1L79 = SD1_AnB & NC3_q[6] # !SD1_AnB & NC11_q[6] # !SD1L244Q;


--SD1L89 is daq:inst_daq|mem_interface:inst_mem_interface|i1481~453
--operation mode is normal

SD1L89 = !SD1L924Q & (SD1L034Q & SD1L69 # !SD1L034Q & SD1L79);


--QD1L65 is daq:inst_daq|ahb_master:inst_ahb_master|i301~812
--operation mode is normal

QD1L65 = QD1L55 # QD1L57 & (SD1L59 # SD1L89);


--XD1_header_1.timestamp[39] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[39]
--operation mode is normal

XD1_header_1.timestamp[39]_lut_out = YD1_HEADER_data.timestamp[39]~reg0;
XD1_header_1.timestamp[39] = DFFE(XD1_header_1.timestamp[39]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[39] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[39]
--operation mode is normal

XD1_header_0.timestamp[39]_lut_out = YD1_HEADER_data.timestamp[39]~reg0;
XD1_header_0.timestamp[39] = DFFE(XD1_header_0.timestamp[39]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L532 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1015~7
--operation mode is normal

XD1L532 = XD1_header_1.timestamp[39] & (XD1_header_0.timestamp[39] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[39] & XD1_header_0.timestamp[39] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[39] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[39]
--operation mode is normal

XD2_header_1.timestamp[39]_lut_out = YD2_HEADER_data.timestamp[39]~reg0;
XD2_header_1.timestamp[39] = DFFE(XD2_header_1.timestamp[39]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[39] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[39]
--operation mode is normal

XD2_header_0.timestamp[39]_lut_out = YD2_HEADER_data.timestamp[39]~reg0;
XD2_header_0.timestamp[39] = DFFE(XD2_header_0.timestamp[39]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L532 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1015~7
--operation mode is normal

XD2L532 = XD2_header_1.timestamp[39] & (XD2_header_0.timestamp[39] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[39] & XD2_header_0.timestamp[39] & !XD2_rd_ptr[0];


--QD1L35 is daq:inst_daq|ahb_master:inst_ahb_master|i299~807
--operation mode is normal

QD1L35 = SD1L624Q & (SD1_AnB & XD1L532 # !SD1_AnB & XD2L532);


--NC9_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[7]
NC9_q[7]_data_in = RD1L8Q;
NC9_q[7]_write_enable = XD1L292;
NC9_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[7]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[7]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[7] = MEMORY_SEGMENT(NC9_q[7]_data_in, NC9_q[7]_write_enable, NC9_q[7]_clock_0, , , , , , VCC, NC9_q[7]_write_address, NC9_q[7]_read_address);


--NC71_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[7]
NC71_q[7]_data_in = RD1L8Q;
NC71_q[7]_write_enable = XD2L192;
NC71_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[7]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[7]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[7] = MEMORY_SEGMENT(NC71_q[7]_data_in, NC71_q[7]_write_enable, NC71_q[7]_clock_0, , , , , , VCC, NC71_q[7]_write_address, NC71_q[7]_read_address);


--SD1L19 is daq:inst_daq|mem_interface:inst_mem_interface|i1480~450
--operation mode is normal

SD1L19 = SD1L924Q & (SD1_AnB & NC9_q[7] # !SD1_AnB & NC71_q[7]);


--NC7_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[7]
NC7_q[7]_data_in = EE1L64;
NC7_q[7]_write_enable = XD1_i1252;
NC7_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[7]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[7]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[7] = MEMORY_SEGMENT(NC7_q[7]_data_in, NC7_q[7]_write_enable, NC7_q[7]_clock_0, , , , , , VCC, NC7_q[7]_write_address, NC7_q[7]_read_address);


--NC51_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[7]
NC51_q[7]_data_in = EE2L64;
NC51_q[7]_write_enable = XD2_i1252;
NC51_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[7]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[7]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[7] = MEMORY_SEGMENT(NC51_q[7]_data_in, NC51_q[7]_write_enable, NC51_q[7]_clock_0, , , , , , VCC, NC51_q[7]_write_address, NC51_q[7]_read_address);


--SD1L29 is daq:inst_daq|mem_interface:inst_mem_interface|i1480~451
--operation mode is normal

SD1L29 = NC7_q[7] & (NC51_q[7] # SD1_AnB) # !NC7_q[7] & NC51_q[7] & !SD1_AnB;


--NC3_q[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[7]
NC3_q[7]_data_in = HE1_ram_data_in[7];
NC3_q[7]_write_enable = HE1_ram_we1;
NC3_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC3_q[7]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC3_q[7]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC3_q[7] = MEMORY_SEGMENT(NC3_q[7]_data_in, NC3_q[7]_write_enable, NC3_q[7]_clock_0, , , , , , VCC, NC3_q[7]_write_address, NC3_q[7]_read_address);


--NC11_q[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram1|altdpram:altdpram_component|q[7]
NC11_q[7]_data_in = HE2_ram_data_in[7];
NC11_q[7]_write_enable = HE2_ram_we1;
NC11_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC11_q[7]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC11_q[7]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC11_q[7] = MEMORY_SEGMENT(NC11_q[7]_data_in, NC11_q[7]_write_enable, NC11_q[7]_clock_0, , , , , , VCC, NC11_q[7]_write_address, NC11_q[7]_read_address);


--SD1L39 is daq:inst_daq|mem_interface:inst_mem_interface|i1480~452
--operation mode is normal

SD1L39 = SD1_AnB & NC3_q[7] # !SD1_AnB & NC11_q[7] # !SD1L244Q;


--SD1L49 is daq:inst_daq|mem_interface:inst_mem_interface|i1480~453
--operation mode is normal

SD1L49 = !SD1L924Q & (SD1L034Q & SD1L29 # !SD1L034Q & SD1L39);


--QD1L45 is daq:inst_daq|ahb_master:inst_ahb_master|i299~808
--operation mode is normal

QD1L45 = QD1L35 # QD1L57 & (SD1L19 # SD1L49);


--XD1_header_1.timestamp[40] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[40]
--operation mode is normal

XD1_header_1.timestamp[40]_lut_out = YD1_HEADER_data.timestamp[40]~reg0;
XD1_header_1.timestamp[40] = DFFE(XD1_header_1.timestamp[40]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[40] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[40]
--operation mode is normal

XD1_header_0.timestamp[40]_lut_out = YD1_HEADER_data.timestamp[40]~reg0;
XD1_header_0.timestamp[40] = DFFE(XD1_header_0.timestamp[40]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L432 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1014~7
--operation mode is normal

XD1L432 = XD1_header_1.timestamp[40] & (XD1_header_0.timestamp[40] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[40] & XD1_header_0.timestamp[40] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[40] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[40]
--operation mode is normal

XD2_header_1.timestamp[40]_lut_out = YD2_HEADER_data.timestamp[40]~reg0;
XD2_header_1.timestamp[40] = DFFE(XD2_header_1.timestamp[40]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[40] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[40]
--operation mode is normal

XD2_header_0.timestamp[40]_lut_out = YD2_HEADER_data.timestamp[40]~reg0;
XD2_header_0.timestamp[40] = DFFE(XD2_header_0.timestamp[40]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L432 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1014~7
--operation mode is normal

XD2L432 = XD2_header_1.timestamp[40] & (XD2_header_0.timestamp[40] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[40] & XD2_header_0.timestamp[40] & !XD2_rd_ptr[0];


--QD1L15 is daq:inst_daq|ahb_master:inst_ahb_master|i297~807
--operation mode is normal

QD1L15 = SD1L624Q & (SD1_AnB & XD1L432 # !SD1_AnB & XD2L432);


--NC9_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[8]
NC9_q[8]_data_in = RD1L9Q;
NC9_q[8]_write_enable = XD1L292;
NC9_q[8]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[8]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[8]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[8] = MEMORY_SEGMENT(NC9_q[8]_data_in, NC9_q[8]_write_enable, NC9_q[8]_clock_0, , , , , , VCC, NC9_q[8]_write_address, NC9_q[8]_read_address);


--NC71_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[8]
NC71_q[8]_data_in = RD1L9Q;
NC71_q[8]_write_enable = XD2L192;
NC71_q[8]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[8]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[8]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[8] = MEMORY_SEGMENT(NC71_q[8]_data_in, NC71_q[8]_write_enable, NC71_q[8]_clock_0, , , , , , VCC, NC71_q[8]_write_address, NC71_q[8]_read_address);


--SD1L78 is daq:inst_daq|mem_interface:inst_mem_interface|i1479~450
--operation mode is normal

SD1L78 = SD1L924Q & (SD1_AnB & NC9_q[8] # !SD1_AnB & NC71_q[8]);


--NC7_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[8]
NC7_q[8]_data_in = EE1L74;
NC7_q[8]_write_enable = XD1_i1252;
NC7_q[8]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[8]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[8]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[8] = MEMORY_SEGMENT(NC7_q[8]_data_in, NC7_q[8]_write_enable, NC7_q[8]_clock_0, , , , , , VCC, NC7_q[8]_write_address, NC7_q[8]_read_address);


--NC51_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[8]
NC51_q[8]_data_in = EE2L74;
NC51_q[8]_write_enable = XD2_i1252;
NC51_q[8]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[8]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[8]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[8] = MEMORY_SEGMENT(NC51_q[8]_data_in, NC51_q[8]_write_enable, NC51_q[8]_clock_0, , , , , , VCC, NC51_q[8]_write_address, NC51_q[8]_read_address);


--SD1L88 is daq:inst_daq|mem_interface:inst_mem_interface|i1479~451
--operation mode is normal

SD1L88 = NC7_q[8] & (NC51_q[8] # SD1_AnB) # !NC7_q[8] & NC51_q[8] & !SD1_AnB;


--NC2_q[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[0]
NC2_q[0]_data_in = HE1_ram_data_in[0];
NC2_q[0]_write_enable = HE1_ram_we0;
NC2_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC2_q[0]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC2_q[0]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC2_q[0] = MEMORY_SEGMENT(NC2_q[0]_data_in, NC2_q[0]_write_enable, NC2_q[0]_clock_0, , , , , , VCC, NC2_q[0]_write_address, NC2_q[0]_read_address);


--NC01_q[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[0]
NC01_q[0]_data_in = HE2_ram_data_in[0];
NC01_q[0]_write_enable = HE2_ram_we0;
NC01_q[0]_clock_0 = GLOBAL(UE1_outclock1);
NC01_q[0]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC01_q[0]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC01_q[0] = MEMORY_SEGMENT(NC01_q[0]_data_in, NC01_q[0]_write_enable, NC01_q[0]_clock_0, , , , , , VCC, NC01_q[0]_write_address, NC01_q[0]_read_address);


--SD1L98 is daq:inst_daq|mem_interface:inst_mem_interface|i1479~452
--operation mode is normal

SD1L98 = SD1_AnB & NC2_q[0] # !SD1_AnB & NC01_q[0] # !SD1L244Q;


--SD1L09 is daq:inst_daq|mem_interface:inst_mem_interface|i1479~453
--operation mode is normal

SD1L09 = !SD1L924Q & (SD1L034Q & SD1L88 # !SD1L034Q & SD1L98);


--QD1L25 is daq:inst_daq|ahb_master:inst_ahb_master|i297~808
--operation mode is normal

QD1L25 = QD1L15 # QD1L57 & (SD1L78 # SD1L09);


--XD1_header_1.timestamp[41] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[41]
--operation mode is normal

XD1_header_1.timestamp[41]_lut_out = YD1_HEADER_data.timestamp[41]~reg0;
XD1_header_1.timestamp[41] = DFFE(XD1_header_1.timestamp[41]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[41] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[41]
--operation mode is normal

XD1_header_0.timestamp[41]_lut_out = YD1_HEADER_data.timestamp[41]~reg0;
XD1_header_0.timestamp[41] = DFFE(XD1_header_0.timestamp[41]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L332 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1013~7
--operation mode is normal

XD1L332 = XD1_header_1.timestamp[41] & (XD1_header_0.timestamp[41] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[41] & XD1_header_0.timestamp[41] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[41] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[41]
--operation mode is normal

XD2_header_1.timestamp[41]_lut_out = YD2_HEADER_data.timestamp[41]~reg0;
XD2_header_1.timestamp[41] = DFFE(XD2_header_1.timestamp[41]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[41] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[41]
--operation mode is normal

XD2_header_0.timestamp[41]_lut_out = YD2_HEADER_data.timestamp[41]~reg0;
XD2_header_0.timestamp[41] = DFFE(XD2_header_0.timestamp[41]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L332 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1013~7
--operation mode is normal

XD2L332 = XD2_header_1.timestamp[41] & (XD2_header_0.timestamp[41] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[41] & XD2_header_0.timestamp[41] & !XD2_rd_ptr[0];


--QD1L94 is daq:inst_daq|ahb_master:inst_ahb_master|i295~807
--operation mode is normal

QD1L94 = SD1L624Q & (SD1_AnB & XD1L332 # !SD1_AnB & XD2L332);


--NC9_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[9]
NC9_q[9]_data_in = RD1L01Q;
NC9_q[9]_write_enable = XD1L292;
NC9_q[9]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[9]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[9]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[9] = MEMORY_SEGMENT(NC9_q[9]_data_in, NC9_q[9]_write_enable, NC9_q[9]_clock_0, , , , , , VCC, NC9_q[9]_write_address, NC9_q[9]_read_address);


--NC71_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[9]
NC71_q[9]_data_in = RD1L01Q;
NC71_q[9]_write_enable = XD2L192;
NC71_q[9]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[9]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[9]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[9] = MEMORY_SEGMENT(NC71_q[9]_data_in, NC71_q[9]_write_enable, NC71_q[9]_clock_0, , , , , , VCC, NC71_q[9]_write_address, NC71_q[9]_read_address);


--SD1L38 is daq:inst_daq|mem_interface:inst_mem_interface|i1478~450
--operation mode is normal

SD1L38 = SD1L924Q & (SD1_AnB & NC9_q[9] # !SD1_AnB & NC71_q[9]);


--NC7_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[9]
NC7_q[9]_data_in = EE1L84;
NC7_q[9]_write_enable = XD1_i1252;
NC7_q[9]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[9]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[9]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[9] = MEMORY_SEGMENT(NC7_q[9]_data_in, NC7_q[9]_write_enable, NC7_q[9]_clock_0, , , , , , VCC, NC7_q[9]_write_address, NC7_q[9]_read_address);


--NC51_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[9]
NC51_q[9]_data_in = EE2L84;
NC51_q[9]_write_enable = XD2_i1252;
NC51_q[9]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[9]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[9]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[9] = MEMORY_SEGMENT(NC51_q[9]_data_in, NC51_q[9]_write_enable, NC51_q[9]_clock_0, , , , , , VCC, NC51_q[9]_write_address, NC51_q[9]_read_address);


--SD1L48 is daq:inst_daq|mem_interface:inst_mem_interface|i1478~451
--operation mode is normal

SD1L48 = NC7_q[9] & (NC51_q[9] # SD1_AnB) # !NC7_q[9] & NC51_q[9] & !SD1_AnB;


--NC2_q[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[1]
NC2_q[1]_data_in = HE1_ram_data_in[1];
NC2_q[1]_write_enable = HE1_ram_we0;
NC2_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC2_q[1]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC2_q[1]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC2_q[1] = MEMORY_SEGMENT(NC2_q[1]_data_in, NC2_q[1]_write_enable, NC2_q[1]_clock_0, , , , , , VCC, NC2_q[1]_write_address, NC2_q[1]_read_address);


--NC01_q[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[1]
NC01_q[1]_data_in = HE2_ram_data_in[1];
NC01_q[1]_write_enable = HE2_ram_we0;
NC01_q[1]_clock_0 = GLOBAL(UE1_outclock1);
NC01_q[1]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC01_q[1]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC01_q[1] = MEMORY_SEGMENT(NC01_q[1]_data_in, NC01_q[1]_write_enable, NC01_q[1]_clock_0, , , , , , VCC, NC01_q[1]_write_address, NC01_q[1]_read_address);


--SD1L58 is daq:inst_daq|mem_interface:inst_mem_interface|i1478~452
--operation mode is normal

SD1L58 = SD1_AnB & NC2_q[1] # !SD1_AnB & NC01_q[1] # !SD1L244Q;


--SD1L68 is daq:inst_daq|mem_interface:inst_mem_interface|i1478~453
--operation mode is normal

SD1L68 = !SD1L924Q & (SD1L034Q & SD1L48 # !SD1L034Q & SD1L58);


--QD1L05 is daq:inst_daq|ahb_master:inst_ahb_master|i295~808
--operation mode is normal

QD1L05 = QD1L94 # QD1L57 & (SD1L38 # SD1L68);


--XD1_header_1.timestamp[42] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[42]
--operation mode is normal

XD1_header_1.timestamp[42]_lut_out = YD1_HEADER_data.timestamp[42]~reg0;
XD1_header_1.timestamp[42] = DFFE(XD1_header_1.timestamp[42]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[42] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[42]
--operation mode is normal

XD1_header_0.timestamp[42]_lut_out = YD1_HEADER_data.timestamp[42]~reg0;
XD1_header_0.timestamp[42] = DFFE(XD1_header_0.timestamp[42]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L232 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1012~7
--operation mode is normal

XD1L232 = XD1_header_1.timestamp[42] & (XD1_header_0.timestamp[42] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[42] & XD1_header_0.timestamp[42] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[42] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[42]
--operation mode is normal

XD2_header_1.timestamp[42]_lut_out = YD2_HEADER_data.timestamp[42]~reg0;
XD2_header_1.timestamp[42] = DFFE(XD2_header_1.timestamp[42]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[42] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[42]
--operation mode is normal

XD2_header_0.timestamp[42]_lut_out = YD2_HEADER_data.timestamp[42]~reg0;
XD2_header_0.timestamp[42] = DFFE(XD2_header_0.timestamp[42]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L232 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1012~7
--operation mode is normal

XD2L232 = XD2_header_1.timestamp[42] & (XD2_header_0.timestamp[42] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[42] & XD2_header_0.timestamp[42] & !XD2_rd_ptr[0];


--QD1L74 is daq:inst_daq|ahb_master:inst_ahb_master|i293~807
--operation mode is normal

QD1L74 = SD1L624Q & (SD1_AnB & XD1L232 # !SD1_AnB & XD2L232);


--NC9_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[10]
NC9_q[10]_data_in = RD1L11Q;
NC9_q[10]_write_enable = XD1L292;
NC9_q[10]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[10]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[10]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[10] = MEMORY_SEGMENT(NC9_q[10]_data_in, NC9_q[10]_write_enable, NC9_q[10]_clock_0, , , , , , VCC, NC9_q[10]_write_address, NC9_q[10]_read_address);


--NC71_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[10]
NC71_q[10]_data_in = RD1L11Q;
NC71_q[10]_write_enable = XD2L192;
NC71_q[10]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[10]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[10]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[10] = MEMORY_SEGMENT(NC71_q[10]_data_in, NC71_q[10]_write_enable, NC71_q[10]_clock_0, , , , , , VCC, NC71_q[10]_write_address, NC71_q[10]_read_address);


--SD1L97 is daq:inst_daq|mem_interface:inst_mem_interface|i1477~450
--operation mode is normal

SD1L97 = SD1L924Q & (SD1_AnB & NC9_q[10] # !SD1_AnB & NC71_q[10]);


--NC7_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[10]
NC7_q[10]_data_in = ~GND;
NC7_q[10]_write_enable = XD1_i1252;
NC7_q[10]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[10]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[10]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[10] = MEMORY_SEGMENT(NC7_q[10]_data_in, NC7_q[10]_write_enable, NC7_q[10]_clock_0, , , , , , VCC, NC7_q[10]_write_address, NC7_q[10]_read_address);


--NC51_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[10]
NC51_q[10]_data_in = ~GND;
NC51_q[10]_write_enable = XD2_i1252;
NC51_q[10]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[10]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[10]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[10] = MEMORY_SEGMENT(NC51_q[10]_data_in, NC51_q[10]_write_enable, NC51_q[10]_clock_0, , , , , , VCC, NC51_q[10]_write_address, NC51_q[10]_read_address);


--SD1L08 is daq:inst_daq|mem_interface:inst_mem_interface|i1477~451
--operation mode is normal

SD1L08 = NC7_q[10] & (NC51_q[10] # SD1_AnB) # !NC7_q[10] & NC51_q[10] & !SD1_AnB;


--NC2_q[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[2]
NC2_q[2]_data_in = HE1_ram_data_in[2];
NC2_q[2]_write_enable = HE1_ram_we0;
NC2_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC2_q[2]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC2_q[2]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC2_q[2] = MEMORY_SEGMENT(NC2_q[2]_data_in, NC2_q[2]_write_enable, NC2_q[2]_clock_0, , , , , , VCC, NC2_q[2]_write_address, NC2_q[2]_read_address);


--NC01_q[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[2]
NC01_q[2]_data_in = HE2_ram_data_in[2];
NC01_q[2]_write_enable = HE2_ram_we0;
NC01_q[2]_clock_0 = GLOBAL(UE1_outclock1);
NC01_q[2]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC01_q[2]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC01_q[2] = MEMORY_SEGMENT(NC01_q[2]_data_in, NC01_q[2]_write_enable, NC01_q[2]_clock_0, , , , , , VCC, NC01_q[2]_write_address, NC01_q[2]_read_address);


--SD1L18 is daq:inst_daq|mem_interface:inst_mem_interface|i1477~452
--operation mode is normal

SD1L18 = SD1_AnB & NC2_q[2] # !SD1_AnB & NC01_q[2] # !SD1L244Q;


--SD1L28 is daq:inst_daq|mem_interface:inst_mem_interface|i1477~453
--operation mode is normal

SD1L28 = !SD1L924Q & (SD1L034Q & SD1L08 # !SD1L034Q & SD1L18);


--QD1L84 is daq:inst_daq|ahb_master:inst_ahb_master|i293~808
--operation mode is normal

QD1L84 = QD1L74 # QD1L57 & (SD1L97 # SD1L28);


--XD1_header_1.timestamp[43] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[43]
--operation mode is normal

XD1_header_1.timestamp[43]_lut_out = YD1_HEADER_data.timestamp[43]~reg0;
XD1_header_1.timestamp[43] = DFFE(XD1_header_1.timestamp[43]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[43] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[43]
--operation mode is normal

XD1_header_0.timestamp[43]_lut_out = YD1_HEADER_data.timestamp[43]~reg0;
XD1_header_0.timestamp[43] = DFFE(XD1_header_0.timestamp[43]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L132 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1011~7
--operation mode is normal

XD1L132 = XD1_header_1.timestamp[43] & (XD1_header_0.timestamp[43] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[43] & XD1_header_0.timestamp[43] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[43] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[43]
--operation mode is normal

XD2_header_1.timestamp[43]_lut_out = YD2_HEADER_data.timestamp[43]~reg0;
XD2_header_1.timestamp[43] = DFFE(XD2_header_1.timestamp[43]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[43] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[43]
--operation mode is normal

XD2_header_0.timestamp[43]_lut_out = YD2_HEADER_data.timestamp[43]~reg0;
XD2_header_0.timestamp[43] = DFFE(XD2_header_0.timestamp[43]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L132 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1011~7
--operation mode is normal

XD2L132 = XD2_header_1.timestamp[43] & (XD2_header_0.timestamp[43] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[43] & XD2_header_0.timestamp[43] & !XD2_rd_ptr[0];


--QD1L54 is daq:inst_daq|ahb_master:inst_ahb_master|i291~807
--operation mode is normal

QD1L54 = SD1L624Q & (SD1_AnB & XD1L132 # !SD1_AnB & XD2L132);


--NC9_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[11]
NC9_q[11]_data_in = ~GND;
NC9_q[11]_write_enable = XD1L292;
NC9_q[11]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[11]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[11]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[11] = MEMORY_SEGMENT(NC9_q[11]_data_in, NC9_q[11]_write_enable, NC9_q[11]_clock_0, , , , , , VCC, NC9_q[11]_write_address, NC9_q[11]_read_address);


--NC71_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[11]
NC71_q[11]_data_in = ~GND;
NC71_q[11]_write_enable = XD2L192;
NC71_q[11]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[11]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[11]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[11] = MEMORY_SEGMENT(NC71_q[11]_data_in, NC71_q[11]_write_enable, NC71_q[11]_clock_0, , , , , , VCC, NC71_q[11]_write_address, NC71_q[11]_read_address);


--SD1L57 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~450
--operation mode is normal

SD1L57 = SD1L924Q & (SD1_AnB & NC9_q[11] # !SD1_AnB & NC71_q[11]);


--NC7_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[11]
NC7_q[11]_data_in = ~GND;
NC7_q[11]_write_enable = XD1_i1252;
NC7_q[11]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[11]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[11]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[11] = MEMORY_SEGMENT(NC7_q[11]_data_in, NC7_q[11]_write_enable, NC7_q[11]_clock_0, , , , , , VCC, NC7_q[11]_write_address, NC7_q[11]_read_address);


--NC51_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[11]
NC51_q[11]_data_in = ~GND;
NC51_q[11]_write_enable = XD2_i1252;
NC51_q[11]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[11]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[11]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[11] = MEMORY_SEGMENT(NC51_q[11]_data_in, NC51_q[11]_write_enable, NC51_q[11]_clock_0, , , , , , VCC, NC51_q[11]_write_address, NC51_q[11]_read_address);


--SD1L67 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~451
--operation mode is normal

SD1L67 = NC7_q[11] & (NC51_q[11] # SD1_AnB) # !NC7_q[11] & NC51_q[11] & !SD1_AnB;


--NC2_q[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[3]
NC2_q[3]_data_in = HE1_ram_data_in[3];
NC2_q[3]_write_enable = HE1_ram_we0;
NC2_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC2_q[3]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC2_q[3]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC2_q[3] = MEMORY_SEGMENT(NC2_q[3]_data_in, NC2_q[3]_write_enable, NC2_q[3]_clock_0, , , , , , VCC, NC2_q[3]_write_address, NC2_q[3]_read_address);


--NC01_q[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[3]
NC01_q[3]_data_in = HE2_ram_data_in[3];
NC01_q[3]_write_enable = HE2_ram_we0;
NC01_q[3]_clock_0 = GLOBAL(UE1_outclock1);
NC01_q[3]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC01_q[3]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC01_q[3] = MEMORY_SEGMENT(NC01_q[3]_data_in, NC01_q[3]_write_enable, NC01_q[3]_clock_0, , , , , , VCC, NC01_q[3]_write_address, NC01_q[3]_read_address);


--SD1L77 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~452
--operation mode is normal

SD1L77 = SD1_AnB & NC2_q[3] # !SD1_AnB & NC01_q[3] # !SD1L244Q;


--SD1L87 is daq:inst_daq|mem_interface:inst_mem_interface|i1476~453
--operation mode is normal

SD1L87 = !SD1L924Q & (SD1L034Q & SD1L67 # !SD1L034Q & SD1L77);


--QD1L64 is daq:inst_daq|ahb_master:inst_ahb_master|i291~808
--operation mode is normal

QD1L64 = QD1L54 # QD1L57 & (SD1L57 # SD1L87);


--XD1_header_1.timestamp[44] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[44]
--operation mode is normal

XD1_header_1.timestamp[44]_lut_out = YD1_HEADER_data.timestamp[44]~reg0;
XD1_header_1.timestamp[44] = DFFE(XD1_header_1.timestamp[44]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[44] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[44]
--operation mode is normal

XD1_header_0.timestamp[44]_lut_out = YD1_HEADER_data.timestamp[44]~reg0;
XD1_header_0.timestamp[44] = DFFE(XD1_header_0.timestamp[44]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L032 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1010~7
--operation mode is normal

XD1L032 = XD1_header_1.timestamp[44] & (XD1_header_0.timestamp[44] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[44] & XD1_header_0.timestamp[44] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[44] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[44]
--operation mode is normal

XD2_header_1.timestamp[44]_lut_out = YD2_HEADER_data.timestamp[44]~reg0;
XD2_header_1.timestamp[44] = DFFE(XD2_header_1.timestamp[44]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[44] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[44]
--operation mode is normal

XD2_header_0.timestamp[44]_lut_out = YD2_HEADER_data.timestamp[44]~reg0;
XD2_header_0.timestamp[44] = DFFE(XD2_header_0.timestamp[44]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L032 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1010~7
--operation mode is normal

XD2L032 = XD2_header_1.timestamp[44] & (XD2_header_0.timestamp[44] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[44] & XD2_header_0.timestamp[44] & !XD2_rd_ptr[0];


--QD1L34 is daq:inst_daq|ahb_master:inst_ahb_master|i289~807
--operation mode is normal

QD1L34 = SD1L624Q & (SD1_AnB & XD1L032 # !SD1_AnB & XD2L032);


--NC9_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[12]
NC9_q[12]_data_in = ~GND;
NC9_q[12]_write_enable = XD1L292;
NC9_q[12]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[12]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[12]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[12] = MEMORY_SEGMENT(NC9_q[12]_data_in, NC9_q[12]_write_enable, NC9_q[12]_clock_0, , , , , , VCC, NC9_q[12]_write_address, NC9_q[12]_read_address);


--NC71_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[12]
NC71_q[12]_data_in = ~GND;
NC71_q[12]_write_enable = XD2L192;
NC71_q[12]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[12]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[12]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[12] = MEMORY_SEGMENT(NC71_q[12]_data_in, NC71_q[12]_write_enable, NC71_q[12]_clock_0, , , , , , VCC, NC71_q[12]_write_address, NC71_q[12]_read_address);


--SD1L17 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~450
--operation mode is normal

SD1L17 = SD1L924Q & (SD1_AnB & NC9_q[12] # !SD1_AnB & NC71_q[12]);


--NC7_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[12]
NC7_q[12]_data_in = ~GND;
NC7_q[12]_write_enable = XD1_i1252;
NC7_q[12]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[12]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[12]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[12] = MEMORY_SEGMENT(NC7_q[12]_data_in, NC7_q[12]_write_enable, NC7_q[12]_clock_0, , , , , , VCC, NC7_q[12]_write_address, NC7_q[12]_read_address);


--NC51_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[12]
NC51_q[12]_data_in = ~GND;
NC51_q[12]_write_enable = XD2_i1252;
NC51_q[12]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[12]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[12]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[12] = MEMORY_SEGMENT(NC51_q[12]_data_in, NC51_q[12]_write_enable, NC51_q[12]_clock_0, , , , , , VCC, NC51_q[12]_write_address, NC51_q[12]_read_address);


--SD1L27 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~451
--operation mode is normal

SD1L27 = NC7_q[12] & (NC51_q[12] # SD1_AnB) # !NC7_q[12] & NC51_q[12] & !SD1_AnB;


--NC2_q[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[4]
NC2_q[4]_data_in = HE1_ram_data_in[4];
NC2_q[4]_write_enable = HE1_ram_we0;
NC2_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC2_q[4]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC2_q[4]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC2_q[4] = MEMORY_SEGMENT(NC2_q[4]_data_in, NC2_q[4]_write_enable, NC2_q[4]_clock_0, , , , , , VCC, NC2_q[4]_write_address, NC2_q[4]_read_address);


--NC01_q[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[4]
NC01_q[4]_data_in = HE2_ram_data_in[4];
NC01_q[4]_write_enable = HE2_ram_we0;
NC01_q[4]_clock_0 = GLOBAL(UE1_outclock1);
NC01_q[4]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC01_q[4]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC01_q[4] = MEMORY_SEGMENT(NC01_q[4]_data_in, NC01_q[4]_write_enable, NC01_q[4]_clock_0, , , , , , VCC, NC01_q[4]_write_address, NC01_q[4]_read_address);


--SD1L37 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~452
--operation mode is normal

SD1L37 = SD1_AnB & NC2_q[4] # !SD1_AnB & NC01_q[4] # !SD1L244Q;


--SD1L47 is daq:inst_daq|mem_interface:inst_mem_interface|i1475~453
--operation mode is normal

SD1L47 = !SD1L924Q & (SD1L034Q & SD1L27 # !SD1L034Q & SD1L37);


--QD1L44 is daq:inst_daq|ahb_master:inst_ahb_master|i289~808
--operation mode is normal

QD1L44 = QD1L34 # QD1L57 & (SD1L17 # SD1L47);


--XD1_header_1.timestamp[45] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[45]
--operation mode is normal

XD1_header_1.timestamp[45]_lut_out = YD1_HEADER_data.timestamp[45]~reg0;
XD1_header_1.timestamp[45] = DFFE(XD1_header_1.timestamp[45]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[45] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[45]
--operation mode is normal

XD1_header_0.timestamp[45]_lut_out = YD1_HEADER_data.timestamp[45]~reg0;
XD1_header_0.timestamp[45] = DFFE(XD1_header_0.timestamp[45]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L922 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1009~7
--operation mode is normal

XD1L922 = XD1_header_1.timestamp[45] & (XD1_header_0.timestamp[45] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[45] & XD1_header_0.timestamp[45] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[45] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[45]
--operation mode is normal

XD2_header_1.timestamp[45]_lut_out = YD2_HEADER_data.timestamp[45]~reg0;
XD2_header_1.timestamp[45] = DFFE(XD2_header_1.timestamp[45]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[45] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[45]
--operation mode is normal

XD2_header_0.timestamp[45]_lut_out = YD2_HEADER_data.timestamp[45]~reg0;
XD2_header_0.timestamp[45] = DFFE(XD2_header_0.timestamp[45]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L922 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1009~7
--operation mode is normal

XD2L922 = XD2_header_1.timestamp[45] & (XD2_header_0.timestamp[45] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[45] & XD2_header_0.timestamp[45] & !XD2_rd_ptr[0];


--QD1L14 is daq:inst_daq|ahb_master:inst_ahb_master|i287~807
--operation mode is normal

QD1L14 = SD1L624Q & (SD1_AnB & XD1L922 # !SD1_AnB & XD2L922);


--NC9_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[13]
NC9_q[13]_data_in = ~GND;
NC9_q[13]_write_enable = XD1L292;
NC9_q[13]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[13]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[13]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[13] = MEMORY_SEGMENT(NC9_q[13]_data_in, NC9_q[13]_write_enable, NC9_q[13]_clock_0, , , , , , VCC, NC9_q[13]_write_address, NC9_q[13]_read_address);


--NC71_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[13]
NC71_q[13]_data_in = ~GND;
NC71_q[13]_write_enable = XD2L192;
NC71_q[13]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[13]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[13]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[13] = MEMORY_SEGMENT(NC71_q[13]_data_in, NC71_q[13]_write_enable, NC71_q[13]_clock_0, , , , , , VCC, NC71_q[13]_write_address, NC71_q[13]_read_address);


--SD1L76 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~450
--operation mode is normal

SD1L76 = SD1L924Q & (SD1_AnB & NC9_q[13] # !SD1_AnB & NC71_q[13]);


--NC7_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[13]
NC7_q[13]_data_in = ~GND;
NC7_q[13]_write_enable = XD1_i1252;
NC7_q[13]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[13]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[13]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[13] = MEMORY_SEGMENT(NC7_q[13]_data_in, NC7_q[13]_write_enable, NC7_q[13]_clock_0, , , , , , VCC, NC7_q[13]_write_address, NC7_q[13]_read_address);


--NC51_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[13]
NC51_q[13]_data_in = ~GND;
NC51_q[13]_write_enable = XD2_i1252;
NC51_q[13]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[13]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[13]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[13] = MEMORY_SEGMENT(NC51_q[13]_data_in, NC51_q[13]_write_enable, NC51_q[13]_clock_0, , , , , , VCC, NC51_q[13]_write_address, NC51_q[13]_read_address);


--SD1L86 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~451
--operation mode is normal

SD1L86 = NC7_q[13] & (NC51_q[13] # SD1_AnB) # !NC7_q[13] & NC51_q[13] & !SD1_AnB;


--NC2_q[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[5]
NC2_q[5]_data_in = HE1_ram_data_in[5];
NC2_q[5]_write_enable = HE1_ram_we0;
NC2_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC2_q[5]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC2_q[5]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC2_q[5] = MEMORY_SEGMENT(NC2_q[5]_data_in, NC2_q[5]_write_enable, NC2_q[5]_clock_0, , , , , , VCC, NC2_q[5]_write_address, NC2_q[5]_read_address);


--NC01_q[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[5]
NC01_q[5]_data_in = HE2_ram_data_in[5];
NC01_q[5]_write_enable = HE2_ram_we0;
NC01_q[5]_clock_0 = GLOBAL(UE1_outclock1);
NC01_q[5]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC01_q[5]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC01_q[5] = MEMORY_SEGMENT(NC01_q[5]_data_in, NC01_q[5]_write_enable, NC01_q[5]_clock_0, , , , , , VCC, NC01_q[5]_write_address, NC01_q[5]_read_address);


--SD1L96 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~452
--operation mode is normal

SD1L96 = SD1_AnB & NC2_q[5] # !SD1_AnB & NC01_q[5] # !SD1L244Q;


--SD1L07 is daq:inst_daq|mem_interface:inst_mem_interface|i1474~453
--operation mode is normal

SD1L07 = !SD1L924Q & (SD1L034Q & SD1L86 # !SD1L034Q & SD1L96);


--QD1L24 is daq:inst_daq|ahb_master:inst_ahb_master|i287~808
--operation mode is normal

QD1L24 = QD1L14 # QD1L57 & (SD1L76 # SD1L07);


--XD1_header_1.timestamp[46] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[46]
--operation mode is normal

XD1_header_1.timestamp[46]_lut_out = YD1_HEADER_data.timestamp[46]~reg0;
XD1_header_1.timestamp[46] = DFFE(XD1_header_1.timestamp[46]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[46] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[46]
--operation mode is normal

XD1_header_0.timestamp[46]_lut_out = YD1_HEADER_data.timestamp[46]~reg0;
XD1_header_0.timestamp[46] = DFFE(XD1_header_0.timestamp[46]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L822 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1008~7
--operation mode is normal

XD1L822 = XD1_header_1.timestamp[46] & (XD1_header_0.timestamp[46] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[46] & XD1_header_0.timestamp[46] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[46] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[46]
--operation mode is normal

XD2_header_1.timestamp[46]_lut_out = YD2_HEADER_data.timestamp[46]~reg0;
XD2_header_1.timestamp[46] = DFFE(XD2_header_1.timestamp[46]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[46] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[46]
--operation mode is normal

XD2_header_0.timestamp[46]_lut_out = YD2_HEADER_data.timestamp[46]~reg0;
XD2_header_0.timestamp[46] = DFFE(XD2_header_0.timestamp[46]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L822 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1008~7
--operation mode is normal

XD2L822 = XD2_header_1.timestamp[46] & (XD2_header_0.timestamp[46] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[46] & XD2_header_0.timestamp[46] & !XD2_rd_ptr[0];


--QD1L93 is daq:inst_daq|ahb_master:inst_ahb_master|i285~807
--operation mode is normal

QD1L93 = SD1L624Q & (SD1_AnB & XD1L822 # !SD1_AnB & XD2L822);


--NC9_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[14]
NC9_q[14]_data_in = ~GND;
NC9_q[14]_write_enable = XD1L292;
NC9_q[14]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[14]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[14]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[14] = MEMORY_SEGMENT(NC9_q[14]_data_in, NC9_q[14]_write_enable, NC9_q[14]_clock_0, , , , , , VCC, NC9_q[14]_write_address, NC9_q[14]_read_address);


--NC71_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[14]
NC71_q[14]_data_in = ~GND;
NC71_q[14]_write_enable = XD2L192;
NC71_q[14]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[14]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[14]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[14] = MEMORY_SEGMENT(NC71_q[14]_data_in, NC71_q[14]_write_enable, NC71_q[14]_clock_0, , , , , , VCC, NC71_q[14]_write_address, NC71_q[14]_read_address);


--SD1L36 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~450
--operation mode is normal

SD1L36 = SD1L924Q & (SD1_AnB & NC9_q[14] # !SD1_AnB & NC71_q[14]);


--NC7_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[14]
NC7_q[14]_data_in = ~GND;
NC7_q[14]_write_enable = XD1_i1252;
NC7_q[14]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[14]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[14]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[14] = MEMORY_SEGMENT(NC7_q[14]_data_in, NC7_q[14]_write_enable, NC7_q[14]_clock_0, , , , , , VCC, NC7_q[14]_write_address, NC7_q[14]_read_address);


--NC51_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[14]
NC51_q[14]_data_in = ~GND;
NC51_q[14]_write_enable = XD2_i1252;
NC51_q[14]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[14]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[14]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[14] = MEMORY_SEGMENT(NC51_q[14]_data_in, NC51_q[14]_write_enable, NC51_q[14]_clock_0, , , , , , VCC, NC51_q[14]_write_address, NC51_q[14]_read_address);


--SD1L46 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~451
--operation mode is normal

SD1L46 = NC7_q[14] & (NC51_q[14] # SD1_AnB) # !NC7_q[14] & NC51_q[14] & !SD1_AnB;


--NC2_q[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[6]
NC2_q[6]_data_in = HE1_ram_data_in[6];
NC2_q[6]_write_enable = HE1_ram_we0;
NC2_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC2_q[6]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC2_q[6]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC2_q[6] = MEMORY_SEGMENT(NC2_q[6]_data_in, NC2_q[6]_write_enable, NC2_q[6]_clock_0, , , , , , VCC, NC2_q[6]_write_address, NC2_q[6]_read_address);


--NC01_q[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[6]
NC01_q[6]_data_in = HE2_ram_data_in[6];
NC01_q[6]_write_enable = HE2_ram_we0;
NC01_q[6]_clock_0 = GLOBAL(UE1_outclock1);
NC01_q[6]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC01_q[6]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC01_q[6] = MEMORY_SEGMENT(NC01_q[6]_data_in, NC01_q[6]_write_enable, NC01_q[6]_clock_0, , , , , , VCC, NC01_q[6]_write_address, NC01_q[6]_read_address);


--SD1L56 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~452
--operation mode is normal

SD1L56 = SD1_AnB & NC2_q[6] # !SD1_AnB & NC01_q[6] # !SD1L244Q;


--SD1L66 is daq:inst_daq|mem_interface:inst_mem_interface|i1473~453
--operation mode is normal

SD1L66 = !SD1L924Q & (SD1L034Q & SD1L46 # !SD1L034Q & SD1L56);


--QD1L04 is daq:inst_daq|ahb_master:inst_ahb_master|i285~808
--operation mode is normal

QD1L04 = QD1L93 # QD1L57 & (SD1L36 # SD1L66);


--YD1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|busy~reg0
--operation mode is normal

YD1L1Q_lut_out = YD1L96 # YD1L1Q & (YD1L07 # YD1L17);
YD1L1Q = DFFE(YD1L1Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--L1L103 is slaveregister:inst_slaveregister|i426~29
--operation mode is normal

L1L103 = L1L492 & VE1L83Q & !VE1L63Q & !VE1L14Q;


--L1L7111 is slaveregister:inst_slaveregister|i5645~728
--operation mode is normal

L1L7111 = !VE1L63Q & !VE1L53Q;


--L1L892 is slaveregister:inst_slaveregister|i334~24
--operation mode is normal

L1L892 = L1L492 & L1L7111 & !VE1L83Q & !VE1L14Q;


--L1L403 is slaveregister:inst_slaveregister|i602~17
--operation mode is normal

L1L403 = VE1L73Q & !VE1L63Q & !VE1L53Q;


--L1_i602 is slaveregister:inst_slaveregister|i602
--operation mode is normal

L1_i602 = VE1L14Q # !VE1L83Q # !L1L403 # !L1L492;

--L1L503 is slaveregister:inst_slaveregister|i602~19
--operation mode is normal

L1L503 = VE1L14Q # !VE1L83Q # !L1L403 # !L1L492;


--L1L2721 is slaveregister:inst_slaveregister|i5668~108
--operation mode is normal

L1L2721 = !L1_i602 & (VE1L73Q & !L1L892 # !VE1L73Q & !L1L103);


--L1L3721 is slaveregister:inst_slaveregister|i5668~109
--operation mode is normal

L1L3721 = L1_i38 & L1_i150 & YD1L1Q & L1L2721;


--BF1_q[0] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0]
BF1_q[0]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[0]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[0] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[0]_write_address, BF1_q[0]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[0]_lut_out = DF1_MASTERHWDATA[0];
L1_DAQ_ctrl_local.trigger_enable[0] = DFFE(L1_DAQ_ctrl_local.trigger_enable[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L4721 is slaveregister:inst_slaveregister|i5668~110
--operation mode is normal

L1L4721 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[0] & !L1_i150 # !L1_i38 & BF1_q[0];


--L1_DAQ_ctrl_local.enable_DAQ is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ
--operation mode is normal

L1_DAQ_ctrl_local.enable_DAQ_lut_out = DF1_MASTERHWDATA[0];
L1_DAQ_ctrl_local.enable_DAQ = DFFE(L1_DAQ_ctrl_local.enable_DAQ_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--L1L5721 is slaveregister:inst_slaveregister|i5668~111
--operation mode is normal

L1L5721 = L1_i38 & L1L892 & L1_i150 & VE1L73Q;


--L1L6721 is slaveregister:inst_slaveregister|i5668~112
--operation mode is normal

L1L6721 = L1L3721 # L1L4721 # L1_DAQ_ctrl_local.enable_DAQ & L1L5721;


--L1L202 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~47
--operation mode is normal

L1L202 = L1_i150 & (VE1L34Q # VE1L24Q # !L1L192);


--L1L7721 is slaveregister:inst_slaveregister|i5668~113
--operation mode is normal

L1L7721 = L1_i602 & (VE1L73Q & !L1L892 # !VE1L73Q & !L1L103);


--L1L413 is slaveregister:inst_slaveregister|i1064~32
--operation mode is normal

L1L413 = VE1L73Q & !VE1L83Q;


--L1_i959 is slaveregister:inst_slaveregister|i959
--operation mode is normal

L1_i959 = VE1L63Q # VE1L14Q # !L1L413 # !L1L613;

--L1L113 is slaveregister:inst_slaveregister|i959~29
--operation mode is normal

L1L113 = VE1L63Q # VE1L14Q # !L1L413 # !L1L613;


--L1_i763 is slaveregister:inst_slaveregister|i763
--operation mode is normal

L1_i763 = VE1L63Q # VE1L14Q # !L1L623 # !L1L613;

--L1L703 is slaveregister:inst_slaveregister|i763~29
--operation mode is normal

L1L703 = VE1L63Q # VE1L14Q # !L1L623 # !L1L613;


--L1L488 is slaveregister:inst_slaveregister|i5464~485
--operation mode is normal

L1L488 = L1L613 & L1L813 & !VE1L63Q & !VE1L14Q;

--L1L298 is slaveregister:inst_slaveregister|i5464~494
--operation mode is normal

L1L298 = L1L613 & L1L813 & !VE1L63Q & !VE1L14Q;


--L1_CS_ctrl_local.CS_time[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]
--operation mode is normal

L1_CS_ctrl_local.CS_time[0]_lut_out = DF1_MASTERHWDATA[0];
L1_CS_ctrl_local.CS_time[0] = DFFE(L1_CS_ctrl_local.CS_time[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1_CS_ctrl_local.CS_enable[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[0]
--operation mode is normal

L1_CS_ctrl_local.CS_enable[0]_lut_out = DF1_MASTERHWDATA[0];
L1_CS_ctrl_local.CS_enable[0] = DFFE(L1_CS_ctrl_local.CS_enable[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1L359 is slaveregister:inst_slaveregister|i5476~363
--operation mode is normal

L1L359 = L1_CS_ctrl_local.CS_time[0] & (L1_CS_ctrl_local.CS_enable[0] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[0] & L1_CS_ctrl_local.CS_enable[0] & !VE1L53Q;


--L1L459 is slaveregister:inst_slaveregister|i5476~364
--operation mode is normal

L1L459 = L1_i959 & L1_i763 & L1L488 & L1L359;


--L1L559 is slaveregister:inst_slaveregister|i5476~365
--operation mode is normal

L1L559 = R34_sload_path[32] & (R34_sload_path[0] # VE1L53Q) # !R34_sload_path[32] & R34_sload_path[0] & !VE1L53Q;


--L1_LC_ctrl_local.lc_tx_enable[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_tx_enable[0]
--operation mode is normal

L1_LC_ctrl_local.lc_tx_enable[0]_lut_out = DF1_MASTERHWDATA[0];
L1_LC_ctrl_local.lc_tx_enable[0] = DFFE(L1_LC_ctrl_local.lc_tx_enable[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1_LC_ctrl_local.lc_cable_length_up[0][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][0]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[0][0]_lut_out = !DF1_MASTERHWDATA[0];
L1_LC_ctrl_local.lc_cable_length_up[0][0] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[0][0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1L659 is slaveregister:inst_slaveregister|i5476~366
--operation mode is normal

L1L659 = L1_LC_ctrl_local.lc_tx_enable[0] & (!L1_LC_ctrl_local.lc_cable_length_up[0][0] # !VE1L53Q) # !L1_LC_ctrl_local.lc_tx_enable[0] & VE1L53Q & !L1_LC_ctrl_local.lc_cable_length_up[0][0];


--L1L759 is slaveregister:inst_slaveregister|i5476~367
--operation mode is normal

L1L759 = L1_i763 & L1L659 & !L1_i959 # !L1_i763 & L1L559;


--L1L859 is slaveregister:inst_slaveregister|i5476~368
--operation mode is normal

L1L859 = L1_i959 & L1_i763 & L1L227 & !L1_i1064;


--L1_LC_ctrl_local.lc_cable_length_down[0][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][0]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[0][0]_lut_out = !DF1_MASTERHWDATA[0];
L1_LC_ctrl_local.lc_cable_length_down[0][0] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[0][0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L959 is slaveregister:inst_slaveregister|i5476~369
--operation mode is normal

L1L959 = L1L459 # L1L759 # L1L859 & !L1_LC_ctrl_local.lc_cable_length_down[0][0];


--L1L069 is slaveregister:inst_slaveregister|i5476~370
--operation mode is normal

L1L069 = L1_i959 & L1_i763 & (L1_i1064 # !L1L227);


--L1L169 is slaveregister:inst_slaveregister|i5476~371
--operation mode is normal

L1L169 = VE1L63Q & VE1L53Q;


--L1L449 is slaveregister:inst_slaveregister|i5475~357
--operation mode is normal

L1L449 = L1L169 # VE1L14Q # !L1L813 # !L1L613;

--L1L259 is slaveregister:inst_slaveregister|i5475~366
--operation mode is normal

L1L259 = L1L169 # VE1L14Q # !L1L813 # !L1L613;


--L1_i1499 is slaveregister:inst_slaveregister|i1499
--operation mode is normal

L1_i1499 = VE1L14Q # !L1L169 # !L1L813 # !L1L613;


--L1L723 is slaveregister:inst_slaveregister|i1660~28
--operation mode is normal

L1L723 = L1L623 & L1L733 & !VE1L63Q & !VE1L93Q;


--L1_i1583 is slaveregister:inst_slaveregister|i1583
--operation mode is normal

L1_i1583 = VE1L14Q # !VE1L83Q # !L1L403 # !L1L613;


--J1_RM_rate_SPE[0] is rate_meters:inst_rate_meters|RM_rate_SPE[0]
--operation mode is normal

J1_RM_rate_SPE[0]_lut_out = R14_q[0];
J1_RM_rate_SPE[0] = DFFE(J1_RM_rate_SPE[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1_RM_ctrl_local.rm_rate_enable[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]
--operation mode is normal

L1_RM_ctrl_local.rm_rate_enable[0]_lut_out = DF1_MASTERHWDATA[0];
L1_RM_ctrl_local.rm_rate_enable[0] = DFFE(L1_RM_ctrl_local.rm_rate_enable[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L3541);


--L1L537 is slaveregister:inst_slaveregister|i5220~113
--operation mode is normal

L1L537 = J1_RM_rate_SPE[0] & (L1_RM_ctrl_local.rm_rate_enable[0] # VE1L53Q) # !J1_RM_rate_SPE[0] & L1_RM_ctrl_local.rm_rate_enable[0] & !VE1L53Q;


--L1L637 is slaveregister:inst_slaveregister|i5220~114
--operation mode is normal

L1L637 = L1_i1499 & L1L723 & L1_i1583 & L1L537;


--B1L8Q is calibration_sources:inst_calibration_sources|cs_flash_time[0]~reg0
--operation mode is normal

B1L8Q_lut_out = R34_sload_path[0];
B1L8Q = DFFE(B1L8Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--B1L04Q is calibration_sources:inst_calibration_sources|cs_flash_time[32]~reg0
--operation mode is normal

B1L04Q_lut_out = R34_sload_path[32];
B1L04Q = DFFE(B1L04Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L737 is slaveregister:inst_slaveregister|i5220~115
--operation mode is normal

L1L737 = L1_i1499 & B1L04Q & !L1_i1583 # !L1_i1499 & B1L8Q;


--J1_RM_rate_MPE[0] is rate_meters:inst_rate_meters|RM_rate_MPE[0]
--operation mode is normal

J1_RM_rate_MPE[0]_lut_out = R04_q[0];
J1_RM_rate_MPE[0] = DFFE(J1_RM_rate_MPE[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L837 is slaveregister:inst_slaveregister|i5220~116
--operation mode is normal

L1L837 = L1_i1583 & L1L437 & (L1_i1176 # !L1L169);


--L1L937 is slaveregister:inst_slaveregister|i5220~117
--operation mode is normal

L1L937 = L1L637 # L1L737 # J1_RM_rate_MPE[0] & L1L837;


--L1L033 is slaveregister:inst_slaveregister|i1847~15
--operation mode is normal

L1L033 = L1L623 & L1L733 & L1L227 & !VE1L93Q;


--L1L047 is slaveregister:inst_slaveregister|i5220~118
--operation mode is normal

L1L047 = L1_i1499 & L1_i1583 & !L1L723 & !L1L033;


--L1L233 is slaveregister:inst_slaveregister|i1924~29
--operation mode is normal

L1L233 = VE1L83Q & !VE1L63Q & !VE1L73Q;


--L1L436 is slaveregister:inst_slaveregister|i5060~768
--operation mode is normal

L1L436 = !L1L233 & (!VE1L93Q # !L1L433) # !L1L733;


--L1L592 is slaveregister:inst_slaveregister|i306~36
--operation mode is normal

L1L592 = L1L192 & VE1L34Q & !VE1L24Q;


--L1_i2425 is slaveregister:inst_slaveregister|i2425
--operation mode is normal

L1_i2425 = VE1L04Q # VE1L93Q # !VE1L14Q # !L1L592;


--L1L536 is slaveregister:inst_slaveregister|i5060~769
--operation mode is normal

L1L536 = L1L436 & (L1_i2425 # VE1L63Q # !L1L623);


--V1_inst16[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[0]
--operation mode is normal

V1_inst16[0]_lut_out = R81_q[0];
V1_inst16[0] = DFFE(V1_inst16[0]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1_COMM_ctrl_local.tx_head[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[0]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[0]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[0] # !L1L8821 & L1_COMM_ctrl_local.tx_head[0]);
L1_COMM_ctrl_local.tx_head[0] = DFFE(L1_COMM_ctrl_local.tx_head[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1_i2716 is slaveregister:inst_slaveregister|i2716
--operation mode is normal

L1_i2716 = !VE1L14Q # !VE1L63Q # !L1L623 # !L1L492;

--L1L443 is slaveregister:inst_slaveregister|i2716~29
--operation mode is normal

L1L443 = !VE1L14Q # !VE1L63Q # !L1L623 # !L1L492;


--L1L044 is slaveregister:inst_slaveregister|i4804~829
--operation mode is normal

L1L044 = !L1_i2716 & (VE1L53Q & V1_inst16[0] # !VE1L53Q & L1_COMM_ctrl_local.tx_head[0]);


--L1L144 is slaveregister:inst_slaveregister|i4804~830
--operation mode is normal

L1L144 = VE1L53Q & (L1_i2425 # !VE1L63Q # !L1L623);


--L1L163 is slaveregister:inst_slaveregister|i3759~20
--operation mode is normal

L1L163 = VE1L73Q & !VE1L63Q;


--L1_i2901 is slaveregister:inst_slaveregister|i2901
--operation mode is normal

L1_i2901 = VE1L83Q # !VE1L14Q # !L1L492 # !L1L163;


--L1_i3069 is slaveregister:inst_slaveregister|i3069
--operation mode is normal

L1_i3069 = !VE1L14Q # !VE1L63Q # !L1L413 # !L1L492;

--L1L843 is slaveregister:inst_slaveregister|i3069~36
--operation mode is normal

L1L843 = !VE1L14Q # !VE1L63Q # !L1L413 # !L1L492;


--L1_COMM_ctrl_local.id[32] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]
--operation mode is normal

L1_COMM_ctrl_local.id[32]_lut_out = DF1_MASTERHWDATA[0];
L1_COMM_ctrl_local.id[32] = DFFE(L1_COMM_ctrl_local.id[32]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1_i3270 is slaveregister:inst_slaveregister|i3270
--operation mode is normal

L1_i3270 = !VE1L14Q # !VE1L83Q # !L1L492 # !L1L163;

--L1L053 is slaveregister:inst_slaveregister|i3270~31
--operation mode is normal

L1L053 = !VE1L14Q # !VE1L83Q # !L1L492 # !L1L163;


--L1L244 is slaveregister:inst_slaveregister|i4804~831
--operation mode is normal

L1L244 = L1_i2901 & L1_i3069 & L1_COMM_ctrl_local.id[32] & !L1_i3270;


--L1L344 is slaveregister:inst_slaveregister|i4804~832
--operation mode is normal

L1L344 = L1_i2901 & R5_sload_path[0] & !L1_i3069 # !L1_i2901 & R8_q[0];


--L1L444 is slaveregister:inst_slaveregister|i4804~833
--operation mode is normal

L1L444 = L1L044 # L1L144 & (L1L244 # L1L344);


--L1L893 is slaveregister:inst_slaveregister|i4802~993
--operation mode is normal

L1L893 = L1_i2425 # VE1L83Q # !VE1L63Q & !VE1L73Q;


--L1L553 is slaveregister:inst_slaveregister|i3537~23
--operation mode is normal

L1L553 = VE1L83Q # !VE1L14Q;


--L1_COMPR_ctrl_local.ATWDb2thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb2thres[0]_lut_out = DF1_MASTERHWDATA[0];
L1_COMPR_ctrl_local.ATWDb2thres[0] = DFFE(L1_COMPR_ctrl_local.ATWDb2thres[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1_COMPR_ctrl_local.ATWDb0thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb0thres[0]_lut_out = DF1_MASTERHWDATA[0];
L1_COMPR_ctrl_local.ATWDb0thres[0] = DFFE(L1_COMPR_ctrl_local.ATWDb0thres[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L583 is slaveregister:inst_slaveregister|i4548~556
--operation mode is normal

L1L583 = L1_COMPR_ctrl_local.ATWDb2thres[0] & (L1_COMPR_ctrl_local.ATWDb0thres[0] # VE1L53Q) # !L1_COMPR_ctrl_local.ATWDb2thres[0] & L1_COMPR_ctrl_local.ATWDb0thres[0] & !VE1L53Q;


--L1L683 is slaveregister:inst_slaveregister|i4548~557
--operation mode is normal

L1L683 = L1L613 & L1L163 & L1L583 & !L1L553;


--L1L993 is slaveregister:inst_slaveregister|i4802~994
--operation mode is normal

L1L993 = VE1L83Q & VE1L93Q & VE1L14Q & VE1L73Q;

--L1L524 is slaveregister:inst_slaveregister|i4802~1033
--operation mode is normal

L1L524 = VE1L83Q & VE1L93Q & VE1L14Q & VE1L73Q;


--L1L004 is slaveregister:inst_slaveregister|i4802~995
--operation mode is normal

L1L004 = VE1L63Q & VE1L24Q;


--L1L104 is slaveregister:inst_slaveregister|i4802~996
--operation mode is normal

L1L104 = L1L793 & L1L993 & L1L004 & VE1L04Q;

--L1L224 is slaveregister:inst_slaveregister|i4802~1030
--operation mode is normal

L1L224 = L1L793 & L1L993 & L1L004 & VE1L04Q;


--L1L363 is slaveregister:inst_slaveregister|i4396~71
--operation mode is normal

L1L363 = L1L104 & (L1L553 # !L1L163 # !L1L613);

--L1L563 is slaveregister:inst_slaveregister|i4396~74
--operation mode is normal

L1L563 = L1L104 & (L1L553 # !L1L163 # !L1L613);


--N1L1Q is xfer_time:Inst_xfer_time|AHB_load[0]~reg0
--operation mode is normal

N1L1Q_lut_out = !N1_i5 & (N1L43 & N1L411 # !N1L43 & N1_i162);
N1L1Q = DFFE(N1L1Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L783 is slaveregister:inst_slaveregister|i4548~558
--operation mode is normal

L1L783 = N1L1Q # !VE1L53Q;


--L1L883 is slaveregister:inst_slaveregister|i4548~559
--operation mode is normal

L1L883 = L1L483 & (L1L683 # L1L363 & L1L783);


--L1_COMPR_ctrl_local.ATWDa2thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[0]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa2thres[0]_lut_out = DF1_MASTERHWDATA[0];
L1_COMPR_ctrl_local.ATWDa2thres[0] = DFFE(L1_COMPR_ctrl_local.ATWDa2thres[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1_COMPR_ctrl_local.ATWDa0thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa0thres[0]_lut_out = DF1_MASTERHWDATA[0];
L1_COMPR_ctrl_local.ATWDa0thres[0] = DFFE(L1_COMPR_ctrl_local.ATWDa0thres[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L983 is slaveregister:inst_slaveregister|i4548~560
--operation mode is normal

L1L983 = L1_COMPR_ctrl_local.ATWDa2thres[0] & (L1_COMPR_ctrl_local.ATWDa0thres[0] # VE1L53Q) # !L1_COMPR_ctrl_local.ATWDa2thres[0] & L1_COMPR_ctrl_local.ATWDa0thres[0] & !VE1L53Q;


--L1_COMPR_ctrl_local.FADCthres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[0]
--operation mode is normal

L1_COMPR_ctrl_local.FADCthres[0]_lut_out = DF1_MASTERHWDATA[0];
L1_COMPR_ctrl_local.FADCthres[0] = DFFE(L1_COMPR_ctrl_local.FADCthres[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L681);


--L1_COMPR_ctrl_local.LASTonly is slaveregister:inst_slaveregister|COMPR_ctrl_local.LASTonly
--operation mode is normal

L1_COMPR_ctrl_local.LASTonly_lut_out = DF1_MASTERHWDATA[1];
L1_COMPR_ctrl_local.LASTonly = DFFE(L1_COMPR_ctrl_local.LASTonly_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L791);


--L1L093 is slaveregister:inst_slaveregister|i4548~561
--operation mode is normal

L1L093 = L1_COMPR_ctrl_local.FADCthres[0] & (L1_COMPR_ctrl_local.LASTonly # VE1L53Q) # !L1_COMPR_ctrl_local.FADCthres[0] & L1_COMPR_ctrl_local.LASTonly & !VE1L53Q;


--L1_i3544 is slaveregister:inst_slaveregister|i3544
--operation mode is normal

L1_i3544 = VE1L83Q # VE1L73Q # !VE1L14Q # !L1L613;


--L1L193 is slaveregister:inst_slaveregister|i4548~562
--operation mode is normal

L1L193 = !L1_i3544 & (VE1L63Q & L1L983 # !VE1L63Q & L1L093);


--L1L544 is slaveregister:inst_slaveregister|i4804~834
--operation mode is normal

L1L544 = L1_i3270 & L1L893 & (L1L883 # L1L193);


--L1_COMM_ctrl_local.id[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]
--operation mode is normal

L1_COMM_ctrl_local.id[0]_lut_out = DF1_MASTERHWDATA[0];
L1_COMM_ctrl_local.id[0] = DFFE(L1_COMM_ctrl_local.id[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L644 is slaveregister:inst_slaveregister|i4804~835
--operation mode is normal

L1L644 = L1_i2901 & L1_i3069 & L1_COMM_ctrl_local.id[0] & !L1_i3270;


--L1_COMM_ctrl_local.rx_tail[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[0]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[0]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[0] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[0]);
L1_COMM_ctrl_local.rx_tail[0] = DFFE(L1_COMM_ctrl_local.rx_tail[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L744 is slaveregister:inst_slaveregister|i4804~836
--operation mode is normal

L1L744 = L1_i2901 & R7_sload_path[0] & !L1_i3069 # !L1_i2901 & L1_COMM_ctrl_local.rx_tail[0];


--L1L844 is slaveregister:inst_slaveregister|i4804~837
--operation mode is normal

L1L844 = L1_i2716 & !VE1L53Q & (L1L644 # L1L744);


--L1L636 is slaveregister:inst_slaveregister|i5060~770
--operation mode is normal

L1L636 = L1L536 & (L1L444 # L1L544 # L1L844);


--J1_RM_sn_data[0] is rate_meters:inst_rate_meters|RM_sn_data[0]
--operation mode is normal

J1_RM_sn_data[0]_lut_out = J1_RM_sn_data_int[0];
J1_RM_sn_data[0] = DFFE(J1_RM_sn_data[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L736 is slaveregister:inst_slaveregister|i5060~771
--operation mode is normal

L1L736 = L1_i1924 & XE1L1Q & !L1_i2187 # !L1_i1924 & J1_RM_sn_data[0];


--L1L243 is slaveregister:inst_slaveregister|i2446~28
--operation mode is normal

L1L243 = L1L492 & L1L623 & VE1L14Q & !VE1L63Q;


--T1_DOM_REBOOT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|DOM_REBOOT
--operation mode is normal

T1_DOM_REBOOT_lut_out = !W1L81Q & (T1_DOM_REBOOT # T1_SND_DRBT & XC1L26Q);
T1_DOM_REBOOT = DFFE(T1_DOM_REBOOT_lut_out, GLOBAL(UE1_outclock0), , , );


--L1_i2362 is slaveregister:inst_slaveregister|i2362
--operation mode is normal

L1_i2362 = VE1L63Q # !VE1L93Q # !L1L733 # !L1L813;


--L1L836 is slaveregister:inst_slaveregister|i5060~772
--operation mode is normal

L1L836 = L1_i2362 & L1L243 & T1_DOM_REBOOT # !L1_i2362 & FL_ATTN;


--L1L936 is slaveregister:inst_slaveregister|i5060~773
--operation mode is normal

L1L936 = L1L736 # L1_i1924 & L1_i2187 & L1L836;


--L1_int_enable[0] is slaveregister:inst_slaveregister|int_enable[0]
--operation mode is normal

L1_int_enable[0]_lut_out = DF1_MASTERHWDATA[0];
L1_int_enable[0] = DFFE(L1_int_enable[0]_lut_out, GLOBAL(UE1_outclock0), , , L1L9031);


--L1L046 is slaveregister:inst_slaveregister|i5060~774
--operation mode is normal

L1L046 = L1L433 & L1_i1924 & L1_int_enable[0] & !L1_i2341;


--L1_RM_ctrl_local.rm_sn_enable[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]
--operation mode is normal

L1_RM_ctrl_local.rm_sn_enable[0]_lut_out = DF1_MASTERHWDATA[0];
L1_RM_ctrl_local.rm_sn_enable[0] = DFFE(L1_RM_ctrl_local.rm_sn_enable[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L0641);


--L1L146 is slaveregister:inst_slaveregister|i5060~775
--operation mode is normal

L1L146 = L1L446 # L1L046 # L1_RM_ctrl_local.rm_sn_enable[0] & !L1_i1924;


--L1L246 is slaveregister:inst_slaveregister|i5060~776
--operation mode is normal

L1L246 = L1L936 & (L1L146 # VE1L53Q) # !L1L936 & L1L146 & !VE1L53Q;


--L1L147 is slaveregister:inst_slaveregister|i5220~119
--operation mode is normal

L1L147 = L1L937 # L1L047 & (L1L636 # L1L246);


--L1L269 is slaveregister:inst_slaveregister|i5476~372
--operation mode is normal

L1L269 = L1L959 # L1L069 & L1L449 & L1L147;


--BE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|FADC_we~reg0
--operation mode is normal

BE1L1Q_lut_out = BE1L6 & BE1L7 & (BE1L2 # BE1L4);
BE1L1Q = DFFE(BE1L1Q_lut_out, !GLOBAL(UE1_outclock1), , , !K1L4Q);


--L1L9621 is slaveregister:inst_slaveregister|i5667~97
--operation mode is normal

L1L9621 = L1_i38 & L1_i150 & BE1L1Q & L1L2721;


--BF1_q[1] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1]
BF1_q[1]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[1]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[1] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[1]_write_address, BF1_q[1]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[1]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[1]_lut_out = DF1_MASTERHWDATA[1];
L1_DAQ_ctrl_local.trigger_enable[1] = DFFE(L1_DAQ_ctrl_local.trigger_enable[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L0721 is slaveregister:inst_slaveregister|i5667~98
--operation mode is normal

L1L0721 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[1] & !L1_i150 # !L1_i38 & BF1_q[1];


--L1_DAQ_ctrl_local.enable_AB[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_AB[0]
--operation mode is normal

L1_DAQ_ctrl_local.enable_AB[0]_lut_out = DF1_MASTERHWDATA[1];
L1_DAQ_ctrl_local.enable_AB[0] = DFFE(L1_DAQ_ctrl_local.enable_AB[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--L1L1721 is slaveregister:inst_slaveregister|i5667~99
--operation mode is normal

L1L1721 = L1L9621 # L1L0721 # L1_DAQ_ctrl_local.enable_AB[0] & L1L5721;


--L1_CS_ctrl_local.CS_time[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[1]
--operation mode is normal

L1_CS_ctrl_local.CS_time[1]_lut_out = DF1_MASTERHWDATA[1];
L1_CS_ctrl_local.CS_time[1] = DFFE(L1_CS_ctrl_local.CS_time[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L549 is slaveregister:inst_slaveregister|i5475~358
--operation mode is normal

L1L549 = L1_CS_ctrl_local.CS_time[1] & (L1_CS_ctrl_local.CS_enable[1] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[1] & L1_CS_ctrl_local.CS_enable[1] & !VE1L53Q;


--L1L649 is slaveregister:inst_slaveregister|i5475~359
--operation mode is normal

L1L649 = L1_i959 & L1_i763 & L1L488 & L1L549;


--L1L749 is slaveregister:inst_slaveregister|i5475~360
--operation mode is normal

L1L749 = R34_sload_path[33] & (R34_sload_path[1] # VE1L53Q) # !R34_sload_path[33] & R34_sload_path[1] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_up[0][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][1]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[0][1]_lut_out = DF1_MASTERHWDATA[1];
L1_LC_ctrl_local.lc_cable_length_up[0][1] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[0][1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_tx_enable[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_tx_enable[1]
--operation mode is normal

L1_LC_ctrl_local.lc_tx_enable[1]_lut_out = DF1_MASTERHWDATA[1];
L1_LC_ctrl_local.lc_tx_enable[1] = DFFE(L1_LC_ctrl_local.lc_tx_enable[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L849 is slaveregister:inst_slaveregister|i5475~361
--operation mode is normal

L1L849 = L1_LC_ctrl_local.lc_cable_length_up[0][1] & (L1_LC_ctrl_local.lc_tx_enable[1] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[0][1] & L1_LC_ctrl_local.lc_tx_enable[1] & !VE1L53Q;


--L1L949 is slaveregister:inst_slaveregister|i5475~362
--operation mode is normal

L1L949 = L1_i763 & L1L849 & !L1_i959 # !L1_i763 & L1L749;


--L1_LC_ctrl_local.lc_cable_length_down[0][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][1]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[0][1]_lut_out = DF1_MASTERHWDATA[1];
L1_LC_ctrl_local.lc_cable_length_down[0][1] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[0][1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L059 is slaveregister:inst_slaveregister|i5475~363
--operation mode is normal

L1L059 = L1L649 # L1L949 # L1_LC_ctrl_local.lc_cable_length_down[0][1] & L1L859;


--B1L9Q is calibration_sources:inst_calibration_sources|cs_flash_time[1]~reg0
--operation mode is normal

B1L9Q_lut_out = R34_sload_path[1];
B1L9Q = DFFE(B1L9Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--B1L14Q is calibration_sources:inst_calibration_sources|cs_flash_time[33]~reg0
--operation mode is normal

B1L14Q_lut_out = R34_sload_path[33];
B1L14Q = DFFE(B1L14Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L927 is slaveregister:inst_slaveregister|i5219~229
--operation mode is normal

L1L927 = L1_i1499 & B1L14Q & !L1_i1583 # !L1_i1499 & B1L9Q;


--L1L247 is slaveregister:inst_slaveregister|i5220~120
--operation mode is normal

L1L247 = L1_i1583 & (L1_i1176 # !VE1L53Q # !VE1L63Q);


--J1_RM_rate_SPE[1] is rate_meters:inst_rate_meters|RM_rate_SPE[1]
--operation mode is normal

J1_RM_rate_SPE[1]_lut_out = R14_q[1];
J1_RM_rate_SPE[1] = DFFE(J1_RM_rate_SPE[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1_RM_ctrl_local.rm_rate_enable[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[1]
--operation mode is normal

L1_RM_ctrl_local.rm_rate_enable[1]_lut_out = DF1_MASTERHWDATA[1];
L1_RM_ctrl_local.rm_rate_enable[1] = DFFE(L1_RM_ctrl_local.rm_rate_enable[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L3541);


--L1L037 is slaveregister:inst_slaveregister|i5219~230
--operation mode is normal

L1L037 = J1_RM_rate_SPE[1] & (L1_RM_ctrl_local.rm_rate_enable[1] # VE1L53Q) # !J1_RM_rate_SPE[1] & L1_RM_ctrl_local.rm_rate_enable[1] & !VE1L53Q;


--L1L137 is slaveregister:inst_slaveregister|i5219~231
--operation mode is normal

L1L137 = L1L927 # L1L723 & L1L247 & L1L037;


--L1L237 is slaveregister:inst_slaveregister|i5219~232
--operation mode is normal

L1L237 = L1_i1583 & !L1L723 & (L1_i1176 # !L1L169);


--L1_i1653 is slaveregister:inst_slaveregister|i1653
--operation mode is normal

L1_i1653 = VE1L83Q # VE1L93Q # VE1L73Q # !L1L733;


--L1L646 is slaveregister:inst_slaveregister|i5091~489
--operation mode is normal

L1L646 = L1L436 & !L1L243 & (L1_i1653 # !L1L227);


--L1_i3537 is slaveregister:inst_slaveregister|i3537
--operation mode is normal

L1_i3537 = VE1L83Q # !VE1L14Q # !L1L613;


--L1_i3464 is slaveregister:inst_slaveregister|i3464
--operation mode is normal

L1_i3464 = L1_i3537 # VE1L63Q # VE1L73Q # !VE1L53Q;


--L1L944 is slaveregister:inst_slaveregister|i4804~838
--operation mode is normal

L1L944 = L1_i2425 # VE1L63Q & VE1L83Q # !VE1L63Q & !VE1L73Q;


--L1L753 is slaveregister:inst_slaveregister|i3551~29
--operation mode is normal

L1L753 = L1L613 & VE1L63Q & !L1L553 & !VE1L73Q;

--L1L853 is slaveregister:inst_slaveregister|i3551~31
--operation mode is normal

L1L853 = L1L613 & VE1L63Q & !L1L553 & !VE1L73Q;


--L1_COMPR_ctrl_local.ATWDa2thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[1]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa2thres[1]_lut_out = DF1_MASTERHWDATA[1];
L1_COMPR_ctrl_local.ATWDa2thres[1] = DFFE(L1_COMPR_ctrl_local.ATWDa2thres[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1_COMPR_ctrl_local.ATWDa0thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[1]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa0thres[1]_lut_out = DF1_MASTERHWDATA[1];
L1_COMPR_ctrl_local.ATWDa0thres[1] = DFFE(L1_COMPR_ctrl_local.ATWDa0thres[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L624 is slaveregister:inst_slaveregister|i4803~1008
--operation mode is normal

L1L624 = L1L753 & (VE1L53Q & L1_COMPR_ctrl_local.ATWDa2thres[1] # !VE1L53Q & L1_COMPR_ctrl_local.ATWDa0thres[1]);


--L1_COMPR_ctrl_local.ATWDb2thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[1]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb2thres[1]_lut_out = DF1_MASTERHWDATA[1];
L1_COMPR_ctrl_local.ATWDb2thres[1] = DFFE(L1_COMPR_ctrl_local.ATWDb2thres[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1_COMPR_ctrl_local.ATWDb0thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[1]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb0thres[1]_lut_out = DF1_MASTERHWDATA[1];
L1_COMPR_ctrl_local.ATWDb0thres[1] = DFFE(L1_COMPR_ctrl_local.ATWDb0thres[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L724 is slaveregister:inst_slaveregister|i4803~1009
--operation mode is normal

L1L724 = L1_COMPR_ctrl_local.ATWDb2thres[1] & (L1_COMPR_ctrl_local.ATWDb0thres[1] # VE1L53Q) # !L1_COMPR_ctrl_local.ATWDb2thres[1] & L1_COMPR_ctrl_local.ATWDb0thres[1] & !VE1L53Q;


--L1L824 is slaveregister:inst_slaveregister|i4803~1010
--operation mode is normal

L1L824 = L1L613 & L1L163 & L1L724 & !L1L553;


--N1L2Q is xfer_time:Inst_xfer_time|AHB_load[1]~reg0
--operation mode is normal

N1L2Q_lut_out = !N1_i5 & (N1L43 & N1L611 # !N1L43 & N1_i160);
N1L2Q = DFFE(N1L2Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L924 is slaveregister:inst_slaveregister|i4803~1011
--operation mode is normal

L1L924 = N1L2Q # !VE1L53Q;


--L1L034 is slaveregister:inst_slaveregister|i4803~1012
--operation mode is normal

L1L034 = !L1L753 & (L1L824 # L1L363 & L1L924);


--L1L134 is slaveregister:inst_slaveregister|i4803~1013
--operation mode is normal

L1L134 = L1_i3464 & L1L944 & (L1L624 # L1L034);


--L1L204 is slaveregister:inst_slaveregister|i4802~997
--operation mode is normal

L1L204 = VE1L83Q & VE1L73Q & !L1_i2425 & !VE1L63Q;

--L1L324 is slaveregister:inst_slaveregister|i4802~1031
--operation mode is normal

L1L324 = VE1L83Q & VE1L73Q & !L1_i2425 & !VE1L63Q;


--L1_COMM_ctrl_local.id[33] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[33]
--operation mode is normal

L1_COMM_ctrl_local.id[33]_lut_out = DF1_MASTERHWDATA[1];
L1_COMM_ctrl_local.id[33] = DFFE(L1_COMM_ctrl_local.id[33]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1_COMM_ctrl_local.id[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[1]
--operation mode is normal

L1_COMM_ctrl_local.id[1]_lut_out = DF1_MASTERHWDATA[1];
L1_COMM_ctrl_local.id[1] = DFFE(L1_COMM_ctrl_local.id[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L234 is slaveregister:inst_slaveregister|i4803~1014
--operation mode is normal

L1L234 = L1_COMM_ctrl_local.id[33] & (L1_COMM_ctrl_local.id[1] # VE1L53Q) # !L1_COMM_ctrl_local.id[33] & L1_COMM_ctrl_local.id[1] & !VE1L53Q;


--L1_COMPR_ctrl_local.FADCthres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[1]
--operation mode is normal

L1_COMPR_ctrl_local.FADCthres[1]_lut_out = DF1_MASTERHWDATA[1];
L1_COMPR_ctrl_local.FADCthres[1] = DFFE(L1_COMPR_ctrl_local.FADCthres[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L681);


--L1L334 is slaveregister:inst_slaveregister|i4803~1015
--operation mode is normal

L1L334 = L1_COMPR_ctrl_local.FADCthres[1] & VE1L53Q & !L1_i3544 & !VE1L63Q;


--L1L434 is slaveregister:inst_slaveregister|i4803~1016
--operation mode is normal

L1L434 = L1L944 & (L1L334 # L1L204 & L1L234) # !L1L944 & L1L204 & L1L234;


--V1_inst16[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[1]
--operation mode is normal

V1_inst16[1]_lut_out = R81_q[1];
V1_inst16[1] = DFFE(V1_inst16[1]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1_COMM_ctrl_local.tx_head[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[1]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[1]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[1] # !L1L8821 & L1_COMM_ctrl_local.tx_head[1]);
L1_COMM_ctrl_local.tx_head[1] = DFFE(L1_COMM_ctrl_local.tx_head[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L534 is slaveregister:inst_slaveregister|i4803~1017
--operation mode is normal

L1L534 = V1_inst16[1] & (L1_COMM_ctrl_local.tx_head[1] # VE1L53Q) # !V1_inst16[1] & L1_COMM_ctrl_local.tx_head[1] & !VE1L53Q;


--L1_COMM_ctrl_local.rx_tail[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[1]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[1]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[1] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[1]);
L1_COMM_ctrl_local.rx_tail[1] = DFFE(L1_COMM_ctrl_local.rx_tail[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L634 is slaveregister:inst_slaveregister|i4803~1018
--operation mode is normal

L1L634 = R8_q[1] & (L1_COMM_ctrl_local.rx_tail[1] # VE1L53Q) # !R8_q[1] & L1_COMM_ctrl_local.rx_tail[1] & !VE1L53Q;


--L1L734 is slaveregister:inst_slaveregister|i4803~1019
--operation mode is normal

L1L734 = L1_i2716 & L1L634 & !L1_i2901 # !L1_i2716 & L1L534;


--L1L054 is slaveregister:inst_slaveregister|i4804~839
--operation mode is normal

L1L054 = !L1_i3069 & (L1_i2425 # VE1L83Q # !L1L163);


--L1L834 is slaveregister:inst_slaveregister|i4803~1020
--operation mode is normal

L1L834 = R5_sload_path[1] & (R7_pre_out[1] # VE1L53Q) # !R5_sload_path[1] & R7_pre_out[1] & !VE1L53Q;


--L1L934 is slaveregister:inst_slaveregister|i4803~1021
--operation mode is normal

L1L934 = L1L734 # L1_i2716 & L1L054 & L1L834;


--L1L746 is slaveregister:inst_slaveregister|i5091~490
--operation mode is normal

L1L746 = L1L646 & (L1L134 # L1L434 # L1L934);


--L1_RM_ctrl_local.rm_sn_enable[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[1]
--operation mode is normal

L1_RM_ctrl_local.rm_sn_enable[1]_lut_out = DF1_MASTERHWDATA[1];
L1_RM_ctrl_local.rm_sn_enable[1] = DFFE(L1_RM_ctrl_local.rm_sn_enable[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L0641);


--L1L846 is slaveregister:inst_slaveregister|i5091~491
--operation mode is normal

L1L846 = L1L813 & L1_RM_ctrl_local.rm_sn_enable[1] & !L1_i1639 & !VE1L63Q;


--L1_int_enable[1] is slaveregister:inst_slaveregister|int_enable[1]
--operation mode is normal

L1_int_enable[1]_lut_out = DF1_MASTERHWDATA[1];
L1_int_enable[1] = DFFE(L1_int_enable[1]_lut_out, GLOBAL(UE1_outclock0), , , L1L9031);


--L1L526 is slaveregister:inst_slaveregister|i5058~138
--operation mode is normal

L1L526 = L1L433 & L1L733 & VE1L93Q;

--L1L336 is slaveregister:inst_slaveregister|i5058~153
--operation mode is normal

L1L336 = L1L433 & L1L733 & VE1L93Q;


--L1L946 is slaveregister:inst_slaveregister|i5091~492
--operation mode is normal

L1L946 = L1L546 & (L1L846 # L1_int_enable[1] & L1L526);


--J1_RM_sn_data[1] is rate_meters:inst_rate_meters|RM_sn_data[1]
--operation mode is normal

J1_RM_sn_data[1]_lut_out = J1_RM_sn_data_int[1];
J1_RM_sn_data[1] = DFFE(J1_RM_sn_data[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L056 is slaveregister:inst_slaveregister|i5091~493
--operation mode is normal

L1L056 = L1L813 & J1_RM_sn_data[1] & !L1_i1639 & !VE1L63Q;


--YB2L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|last_node[0]~15
--operation mode is normal

YB2L1 = R22_pre_out[14] # R22_pre_out[15] # YB2_or_node[0][6];


--XC1L26Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg
--operation mode is normal

XC1L26Q_lut_out = XC1_EOF_WAIT & !GD1L7Q;
XC1L26Q = DFFE(XC1L26Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--ZC1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_data_del~reg
--operation mode is normal

ZC1L9Q_lut_out = VCC;
ZC1L9Q = DFFE(ZC1L9Q_lut_out, GLOBAL(UE1_outclock0), T1_SND_DAT, , ZC1L8);


--V1_inst50 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50
--operation mode is normal

V1_inst50 = YB2L1 & XC1L26Q & ZC1L9Q;


--L1L156 is slaveregister:inst_slaveregister|i5091~494
--operation mode is normal

L1L156 = L1L056 # L1L243 & V1_inst50 & L1L436;


--L1L256 is slaveregister:inst_slaveregister|i5091~495
--operation mode is normal

L1L256 = L1L433 & L1_i1924 & XE1L2Q & !L1_i2341;


--L1L356 is slaveregister:inst_slaveregister|i5091~496
--operation mode is normal

L1L356 = L1L946 # VE1L53Q & (L1L156 # L1L256);


--J1_RM_rate_MPE[1] is rate_meters:inst_rate_meters|RM_rate_MPE[1]
--operation mode is normal

J1_RM_rate_MPE[1]_lut_out = R04_q[1];
J1_RM_rate_MPE[1] = DFFE(J1_RM_rate_MPE[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L456 is slaveregister:inst_slaveregister|i5091~497
--operation mode is normal

L1L456 = L1L356 # L1L227 & J1_RM_rate_MPE[1] & !L1_i1653;


--L1L337 is slaveregister:inst_slaveregister|i5219~233
--operation mode is normal

L1L337 = L1L137 # L1L237 & (L1L746 # L1L456);


--L1L159 is slaveregister:inst_slaveregister|i5475~364
--operation mode is normal

L1L159 = L1L059 # L1L069 & L1L449 & L1L337;


--XD1_wr_ptr[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[0]
--operation mode is normal

XD1_wr_ptr[0]_lut_out = !XD1_wr_ptr[0];
XD1_wr_ptr[0] = DFFE(XD1_wr_ptr[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , YD1L28Q);


--XD1L392 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i~9
--operation mode is normal

XD1L392 = XD1_wr_ptr[0] $ XD1_rd_ptr[0];


--XD1_wr_ptr[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[1]
--operation mode is normal

XD1_wr_ptr[1]_lut_out = !XD1_wr_ptr[1];
XD1_wr_ptr[1] = DFFE(XD1_wr_ptr[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , XD1L203);


--XD1_rd_ptr[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[1]
--operation mode is normal

XD1_rd_ptr[1]_lut_out = !XD1_rd_ptr[1];
XD1_rd_ptr[1] = DFFE(XD1_rd_ptr[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , XD1L892);


--XD1L492 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i~87
--operation mode is normal

XD1L492 = XD1_wr_ptr[1] $ XD1_rd_ptr[1] $ (XD1_wr_ptr[0] # !XD1_rd_ptr[0]);


--L1L4621 is slaveregister:inst_slaveregister|i5666~124
--operation mode is normal

L1L4621 = L1L202 & L1L2721 & !XD1L392 & !XD1L492;


--BF1_q[2] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2]
BF1_q[2]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[2]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[2] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[2]_write_address, BF1_q[2]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[2] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[2]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[2]_lut_out = DF1_MASTERHWDATA[2];
L1_DAQ_ctrl_local.trigger_enable[2] = DFFE(L1_DAQ_ctrl_local.trigger_enable[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L5621 is slaveregister:inst_slaveregister|i5666~125
--operation mode is normal

L1L5621 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[2] & !L1_i150 # !L1_i38 & BF1_q[2];


--L1L389 is slaveregister:inst_slaveregister|i5594~498
--operation mode is normal

L1L389 = VE1L53Q & !L1_i412 & !VE1L63Q & !VE1L73Q;


--L1L6621 is slaveregister:inst_slaveregister|i5666~126
--operation mode is normal

L1L6621 = L1L5621 # L1L389 & L1_i38 & QD1L912Q;


--L1_DAQ_ctrl_local.enable_AB[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_AB[1]
--operation mode is normal

L1_DAQ_ctrl_local.enable_AB[1]_lut_out = DF1_MASTERHWDATA[2];
L1_DAQ_ctrl_local.enable_AB[1] = DFFE(L1_DAQ_ctrl_local.enable_AB[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--L1L7621 is slaveregister:inst_slaveregister|i5666~127
--operation mode is normal

L1L7621 = L1L4621 # L1L6621 # L1_DAQ_ctrl_local.enable_AB[1] & L1L5721;


--L1_CS_ctrl_local.CS_time[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[2]
--operation mode is normal

L1_CS_ctrl_local.CS_time[2]_lut_out = DF1_MASTERHWDATA[2];
L1_CS_ctrl_local.CS_time[2] = DFFE(L1_CS_ctrl_local.CS_time[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L739 is slaveregister:inst_slaveregister|i5474~356
--operation mode is normal

L1L739 = L1_CS_ctrl_local.CS_time[2] & (L1_CS_ctrl_local.CS_enable[2] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[2] & L1_CS_ctrl_local.CS_enable[2] & !VE1L53Q;


--L1L839 is slaveregister:inst_slaveregister|i5474~357
--operation mode is normal

L1L839 = L1_i959 & L1_i763 & L1L488 & L1L739;


--L1L939 is slaveregister:inst_slaveregister|i5474~358
--operation mode is normal

L1L939 = R34_sload_path[34] & (R34_sload_path[2] # VE1L53Q) # !R34_sload_path[34] & R34_sload_path[2] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_up[0][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][2]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[0][2]_lut_out = DF1_MASTERHWDATA[2];
L1_LC_ctrl_local.lc_cable_length_up[0][2] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[0][2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_rx_enable[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_rx_enable[0]
--operation mode is normal

L1_LC_ctrl_local.lc_rx_enable[0]_lut_out = DF1_MASTERHWDATA[2];
L1_LC_ctrl_local.lc_rx_enable[0] = DFFE(L1_LC_ctrl_local.lc_rx_enable[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L049 is slaveregister:inst_slaveregister|i5474~359
--operation mode is normal

L1L049 = L1_LC_ctrl_local.lc_cable_length_up[0][2] & (L1_LC_ctrl_local.lc_rx_enable[0] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[0][2] & L1_LC_ctrl_local.lc_rx_enable[0] & !VE1L53Q;


--L1L149 is slaveregister:inst_slaveregister|i5474~360
--operation mode is normal

L1L149 = L1_i763 & L1L049 & !L1_i959 # !L1_i763 & L1L939;


--L1_LC_ctrl_local.lc_cable_length_down[0][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][2]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[0][2]_lut_out = DF1_MASTERHWDATA[2];
L1_LC_ctrl_local.lc_cable_length_down[0][2] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[0][2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L249 is slaveregister:inst_slaveregister|i5474~361
--operation mode is normal

L1L249 = L1L839 # L1L149 # L1_LC_ctrl_local.lc_cable_length_down[0][2] & L1L859;


--L1_i1078 is slaveregister:inst_slaveregister|i1078
--operation mode is normal

L1_i1078 = VE1L14Q # !L1L227 # !L1L413 # !L1L613;


--L1L369 is slaveregister:inst_slaveregister|i5476~373
--operation mode is normal

L1L369 = L1_i959 & L1_i763 & L1_i1078 & L1L449;

--L1L469 is slaveregister:inst_slaveregister|i5476~375
--operation mode is normal

L1L469 = L1_i959 & L1_i763 & L1_i1078 & L1L449;


--B1L01Q is calibration_sources:inst_calibration_sources|cs_flash_time[2]~reg0
--operation mode is normal

B1L01Q_lut_out = R34_sload_path[2];
B1L01Q = DFFE(B1L01Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--B1L24Q is calibration_sources:inst_calibration_sources|cs_flash_time[34]~reg0
--operation mode is normal

B1L24Q_lut_out = R34_sload_path[34];
B1L24Q = DFFE(B1L24Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L327 is slaveregister:inst_slaveregister|i5218~157
--operation mode is normal

L1L327 = L1_i1499 & B1L24Q & !L1_i1583 # !L1_i1499 & B1L01Q;


--J1_RM_rate_SPE[2] is rate_meters:inst_rate_meters|RM_rate_SPE[2]
--operation mode is normal

J1_RM_rate_SPE[2]_lut_out = R14_q[2];
J1_RM_rate_SPE[2] = DFFE(J1_RM_rate_SPE[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--J1_RM_rate_MPE[2] is rate_meters:inst_rate_meters|RM_rate_MPE[2]
--operation mode is normal

J1_RM_rate_MPE[2]_lut_out = R04_q[2];
J1_RM_rate_MPE[2] = DFFE(J1_RM_rate_MPE[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L427 is slaveregister:inst_slaveregister|i5218~158
--operation mode is normal

L1L427 = VE1L63Q & J1_RM_rate_MPE[2] & !VE1L53Q # !VE1L63Q & J1_RM_rate_SPE[2] & VE1L53Q;


--L1L527 is slaveregister:inst_slaveregister|i5218~159
--operation mode is normal

L1L527 = L1L327 # L1L247 & L1L427 & !L1_i1653;


--L1L349 is slaveregister:inst_slaveregister|i5474~362
--operation mode is normal

L1L349 = L1L249 # L1L369 & (L1L727 # L1L527);


--BF1_q[3] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3]
BF1_q[3]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[3]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[3] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[3]_write_address, BF1_q[3]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[3] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[3]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[3]_lut_out = DF1_MASTERHWDATA[3];
L1_DAQ_ctrl_local.trigger_enable[3] = DFFE(L1_DAQ_ctrl_local.trigger_enable[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L2621 is slaveregister:inst_slaveregister|i5665~62
--operation mode is normal

L1L2621 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[3] & !L1_i150 # !L1_i38 & BF1_q[3];


--L1L3621 is slaveregister:inst_slaveregister|i5665~63
--operation mode is normal

L1L3621 = L1L2621 # L1L389 & L1_i38 & QD1L022Q;


--L1_CS_ctrl_local.CS_time[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[3]
--operation mode is normal

L1_CS_ctrl_local.CS_time[3]_lut_out = DF1_MASTERHWDATA[3];
L1_CS_ctrl_local.CS_time[3] = DFFE(L1_CS_ctrl_local.CS_time[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L039 is slaveregister:inst_slaveregister|i5473~355
--operation mode is normal

L1L039 = L1_CS_ctrl_local.CS_time[3] & (L1_CS_ctrl_local.CS_enable[3] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[3] & L1_CS_ctrl_local.CS_enable[3] & !VE1L53Q;


--L1L139 is slaveregister:inst_slaveregister|i5473~356
--operation mode is normal

L1L139 = L1_i959 & L1_i763 & L1L488 & L1L039;


--L1L239 is slaveregister:inst_slaveregister|i5473~357
--operation mode is normal

L1L239 = R34_sload_path[35] & (R34_sload_path[3] # VE1L53Q) # !R34_sload_path[35] & R34_sload_path[3] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_up[0][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][3]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[0][3]_lut_out = DF1_MASTERHWDATA[3];
L1_LC_ctrl_local.lc_cable_length_up[0][3] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[0][3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_rx_enable[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_rx_enable[1]
--operation mode is normal

L1_LC_ctrl_local.lc_rx_enable[1]_lut_out = DF1_MASTERHWDATA[3];
L1_LC_ctrl_local.lc_rx_enable[1] = DFFE(L1_LC_ctrl_local.lc_rx_enable[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L339 is slaveregister:inst_slaveregister|i5473~358
--operation mode is normal

L1L339 = L1_LC_ctrl_local.lc_cable_length_up[0][3] & (L1_LC_ctrl_local.lc_rx_enable[1] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[0][3] & L1_LC_ctrl_local.lc_rx_enable[1] & !VE1L53Q;


--L1L439 is slaveregister:inst_slaveregister|i5473~359
--operation mode is normal

L1L439 = L1_i763 & L1L339 & !L1_i959 # !L1_i763 & L1L239;


--L1_LC_ctrl_local.lc_cable_length_down[0][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][3]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[0][3]_lut_out = DF1_MASTERHWDATA[3];
L1_LC_ctrl_local.lc_cable_length_down[0][3] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[0][3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L539 is slaveregister:inst_slaveregister|i5473~360
--operation mode is normal

L1L539 = L1L139 # L1L439 # L1_LC_ctrl_local.lc_cable_length_down[0][3] & L1L859;


--J1_RM_rate_SPE[3] is rate_meters:inst_rate_meters|RM_rate_SPE[3]
--operation mode is normal

J1_RM_rate_SPE[3]_lut_out = R14_q[3];
J1_RM_rate_SPE[3] = DFFE(J1_RM_rate_SPE[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--J1_RM_rate_MPE[3] is rate_meters:inst_rate_meters|RM_rate_MPE[3]
--operation mode is normal

J1_RM_rate_MPE[3]_lut_out = R04_q[3];
J1_RM_rate_MPE[3] = DFFE(J1_RM_rate_MPE[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L717 is slaveregister:inst_slaveregister|i5217~149
--operation mode is normal

L1L717 = VE1L63Q & J1_RM_rate_MPE[3] & !VE1L53Q # !VE1L63Q & J1_RM_rate_SPE[3] & VE1L53Q;


--L1L817 is slaveregister:inst_slaveregister|i5217~150
--operation mode is normal

L1L817 = L1_i1499 & L1_i1583 & L1L717 & !L1_i1653;


--B1L34Q is calibration_sources:inst_calibration_sources|cs_flash_time[35]~reg0
--operation mode is normal

B1L34Q_lut_out = R34_sload_path[35];
B1L34Q = DFFE(B1L34Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L917 is slaveregister:inst_slaveregister|i5217~151
--operation mode is normal

L1L917 = B1L34Q & !L1_i1583 & (L1_i1176 # !L1L169);


--B1L11Q is calibration_sources:inst_calibration_sources|cs_flash_time[3]~reg0
--operation mode is normal

B1L11Q_lut_out = R34_sload_path[3];
B1L11Q = DFFE(B1L11Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L027 is slaveregister:inst_slaveregister|i5217~152
--operation mode is normal

L1L027 = L1L817 # L1L917 # B1L11Q & !L1_i1499;


--L1L627 is slaveregister:inst_slaveregister|i5218~160
--operation mode is normal

L1L627 = L1_i1583 & (L1L169 & L1_i1176 # !L1L169 & L1_i1653);

--L1L827 is slaveregister:inst_slaveregister|i5218~164
--operation mode is normal

L1L827 = L1_i1583 & (L1L169 & L1_i1176 # !L1L169 & L1_i1653);


--L1_i2439 is slaveregister:inst_slaveregister|i2439
--operation mode is normal

L1_i2439 = VE1L83Q # VE1L73Q # !VE1L14Q # !L1L492;


--L1L835 is slaveregister:inst_slaveregister|i5054~1081
--operation mode is normal

L1L835 = L1_i2439 & L1L436;


--L1L935 is slaveregister:inst_slaveregister|i5054~1082
--operation mode is normal

L1L935 = L1L835 & (L1_i2425 # VE1L83Q # !L1L163);


--L1L206 is slaveregister:inst_slaveregister|i5057~859
--operation mode is normal

L1L206 = L1_i3544 & L1_i3270 & VE1L53Q;


--N1L4Q is xfer_time:Inst_xfer_time|AHB_load[3]~reg0
--operation mode is normal

N1L4Q_lut_out = !N1_i5 & (N1L43 & N1L021 # !N1L43 & N1_i156);
N1L4Q = DFFE(N1L4Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMPR_ctrl_local.ATWDb2thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[3]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb2thres[3]_lut_out = DF1_MASTERHWDATA[3];
L1_COMPR_ctrl_local.ATWDb2thres[3] = DFFE(L1_COMPR_ctrl_local.ATWDb2thres[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1_i3759 is slaveregister:inst_slaveregister|i3759
--operation mode is normal

L1_i3759 = VE1L83Q # !VE1L14Q # !L1L163 # !L1L613;


--L1L306 is slaveregister:inst_slaveregister|i5057~860
--operation mode is normal

L1L306 = L1_i3759 & N1L4Q & L1L104 # !L1_i3759 & L1_COMPR_ctrl_local.ATWDb2thres[3];


--L1L743 is slaveregister:inst_slaveregister|i3069~34
--operation mode is normal

L1L743 = VE1L83Q # !VE1L73Q # !VE1L63Q;


--L1L406 is slaveregister:inst_slaveregister|i5057~861
--operation mode is normal

L1L406 = L1L206 & L1L306 & (L1_i2425 # L1L743);


--L1_COMM_ctrl_local.id[35] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[35]
--operation mode is normal

L1_COMM_ctrl_local.id[35]_lut_out = DF1_MASTERHWDATA[3];
L1_COMM_ctrl_local.id[35] = DFFE(L1_COMM_ctrl_local.id[35]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1L506 is slaveregister:inst_slaveregister|i5057~862
--operation mode is normal

L1L506 = L1_i3069 & L1_COMM_ctrl_local.id[35] & VE1L53Q & !L1_i3270;


--L1L606 is slaveregister:inst_slaveregister|i5057~863
--operation mode is normal

L1L606 = !VE1L53Q & (L1L743 # !VE1L14Q # !L1L492);


--L1_COMPR_ctrl_local.ATWDb0thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[3]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb0thres[3]_lut_out = DF1_MASTERHWDATA[3];
L1_COMPR_ctrl_local.ATWDb0thres[3] = DFFE(L1_COMPR_ctrl_local.ATWDb0thres[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1_COMM_ctrl_local.id[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[3]
--operation mode is normal

L1_COMM_ctrl_local.id[3]_lut_out = DF1_MASTERHWDATA[3];
L1_COMM_ctrl_local.id[3] = DFFE(L1_COMM_ctrl_local.id[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L706 is slaveregister:inst_slaveregister|i5057~864
--operation mode is normal

L1L706 = L1_i3270 & L1_COMPR_ctrl_local.ATWDb0thres[3] & L1L006 # !L1_i3270 & L1_COMM_ctrl_local.id[3];


--L1_COMPR_ctrl_local.ATWDa0thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[3]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa0thres[3]_lut_out = DF1_MASTERHWDATA[3];
L1_COMPR_ctrl_local.ATWDa0thres[3] = DFFE(L1_COMPR_ctrl_local.ATWDa0thres[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L806 is slaveregister:inst_slaveregister|i5057~865
--operation mode is normal

L1L806 = L1_COMPR_ctrl_local.ATWDa0thres[3] & VE1L63Q & !L1_i3537 & !VE1L73Q;


--L1L906 is slaveregister:inst_slaveregister|i5057~866
--operation mode is normal

L1L906 = L1L506 # L1L606 & (L1L706 # L1L806);


--L1_COMPR_ctrl_local.ATWDa2thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[3]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa2thres[3]_lut_out = DF1_MASTERHWDATA[3];
L1_COMPR_ctrl_local.ATWDa2thres[3] = DFFE(L1_COMPR_ctrl_local.ATWDa2thres[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1L016 is slaveregister:inst_slaveregister|i5057~867
--operation mode is normal

L1L016 = L1L169 & (L1L743 # !VE1L14Q # !L1L492);


--L1L116 is slaveregister:inst_slaveregister|i5057~868
--operation mode is normal

L1L116 = L1L753 & L1_COMPR_ctrl_local.ATWDa2thres[3] & VE1L53Q & L1L016;


--L1L216 is slaveregister:inst_slaveregister|i5057~869
--operation mode is normal

L1L216 = R5_sload_path[3] & (R7_pre_out[3] # VE1L53Q) # !R5_sload_path[3] & R7_pre_out[3] & !VE1L53Q;


--L1L316 is slaveregister:inst_slaveregister|i5057~870
--operation mode is normal

L1L316 = L1L492 & VE1L14Q & L1L216 & !L1L743;


--L1_COMPR_ctrl_local.FADCthres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[3]
--operation mode is normal

L1_COMPR_ctrl_local.FADCthres[3]_lut_out = DF1_MASTERHWDATA[3];
L1_COMPR_ctrl_local.FADCthres[3] = DFFE(L1_COMPR_ctrl_local.FADCthres[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L681);


--L1L3421 is slaveregister:inst_slaveregister|i5656~140
--operation mode is normal

L1L3421 = VE1L53Q & !VE1L63Q;


--L1L416 is slaveregister:inst_slaveregister|i5057~871
--operation mode is normal

L1L416 = L1_i3270 & L1L3421 & !L1_i3537 & !VE1L73Q;


--L1L516 is slaveregister:inst_slaveregister|i5057~872
--operation mode is normal

L1L516 = L1L116 # L1L316 # L1_COMPR_ctrl_local.FADCthres[3] & L1L416;


--L1L616 is slaveregister:inst_slaveregister|i5057~873
--operation mode is normal

L1L616 = L1L935 & (L1L406 # L1L906 # L1L516);


--L1_COMM_ctrl_local.rx_tail[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[3]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[3]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[3] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[3]);
L1_COMM_ctrl_local.rx_tail[3] = DFFE(L1_COMM_ctrl_local.rx_tail[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L716 is slaveregister:inst_slaveregister|i5057~874
--operation mode is normal

L1L716 = R8_q[3] & (L1_COMM_ctrl_local.rx_tail[3] # VE1L53Q) # !R8_q[3] & L1_COMM_ctrl_local.rx_tail[3] & !VE1L53Q;


--J1_RM_sn_data[3] is rate_meters:inst_rate_meters|RM_sn_data[3]
--operation mode is normal

J1_RM_sn_data[3]_lut_out = J1_RM_sn_data_int[3];
J1_RM_sn_data[3] = DFFE(J1_RM_sn_data[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L816 is slaveregister:inst_slaveregister|i5057~875
--operation mode is normal

L1L816 = L1L233 & J1_RM_sn_data[3] & VE1L53Q & !L1_i1639;


--L1_int_enable[3] is slaveregister:inst_slaveregister|int_enable[3]
--operation mode is normal

L1_int_enable[3]_lut_out = DF1_MASTERHWDATA[3];
L1_int_enable[3] = DFFE(L1_int_enable[3]_lut_out, GLOBAL(UE1_outclock0), , , L1L9031);


--L1L916 is slaveregister:inst_slaveregister|i5057~876
--operation mode is normal

L1L916 = !VE1L53Q & (L1_i1639 # VE1L63Q # !L1L813);


--L1L026 is slaveregister:inst_slaveregister|i5057~877
--operation mode is normal

L1L026 = L1L816 # L1_int_enable[3] & L1L916 & !L1_i2187;


--L1L045 is slaveregister:inst_slaveregister|i5054~1083
--operation mode is normal

L1L045 = VE1L63Q & L1L436 & !L1_i2439;

--L1L365 is slaveregister:inst_slaveregister|i5054~1116
--operation mode is normal

L1L365 = VE1L63Q & L1L436 & !L1_i2439;


--V1_inst16[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[3]
--operation mode is normal

V1_inst16[3]_lut_out = R81_q[3];
V1_inst16[3] = DFFE(V1_inst16[3]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1_COMM_ctrl_local.tx_head[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[3]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[3]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[3] # !L1L8821 & L1_COMM_ctrl_local.tx_head[3]);
L1_COMM_ctrl_local.tx_head[3] = DFFE(L1_COMM_ctrl_local.tx_head[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L126 is slaveregister:inst_slaveregister|i5057~878
--operation mode is normal

L1L126 = V1_inst16[3] & (L1_COMM_ctrl_local.tx_head[3] # VE1L53Q) # !V1_inst16[3] & L1_COMM_ctrl_local.tx_head[3] & !VE1L53Q;


--L1L226 is slaveregister:inst_slaveregister|i5057~879
--operation mode is normal

L1L226 = L1L026 # L1L045 & L1L126;


--L1L145 is slaveregister:inst_slaveregister|i5054~1084
--operation mode is normal

L1L145 = VE1L53Q & L1L436 & !L1_i2439 & !VE1L63Q;


--YB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15
--operation mode is normal

YB1L1 = R7_pre_out[14] # R7_pre_out[15] # YB1_or_node[0][6];


--L1L326 is slaveregister:inst_slaveregister|i5057~880
--operation mode is normal

L1L326 = L1L106 # L1L226 # L1L145 & YB1L1;


--L1L127 is slaveregister:inst_slaveregister|i5217~153
--operation mode is normal

L1L127 = L1L027 # L1L627 & (L1L616 # L1L326);


--L1L639 is slaveregister:inst_slaveregister|i5473~361
--operation mode is normal

L1L639 = L1L539 # L1L069 & L1L449 & L1L127;


--BF1_q[4] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4]
BF1_q[4]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[4]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[4] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[4]_write_address, BF1_q[4]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[4] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[4]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[4]_lut_out = DF1_MASTERHWDATA[4];
L1_DAQ_ctrl_local.trigger_enable[4] = DFFE(L1_DAQ_ctrl_local.trigger_enable[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L0621 is slaveregister:inst_slaveregister|i5664~62
--operation mode is normal

L1L0621 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[4] & !L1_i150 # !L1_i38 & BF1_q[4];


--L1L1621 is slaveregister:inst_slaveregister|i5664~63
--operation mode is normal

L1L1621 = L1L0621 # L1L389 & L1_i38 & QD1L122Q;


--L1_CS_ctrl_local.CS_time[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[4]
--operation mode is normal

L1_CS_ctrl_local.CS_time[4]_lut_out = DF1_MASTERHWDATA[4];
L1_CS_ctrl_local.CS_time[4] = DFFE(L1_CS_ctrl_local.CS_time[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1_CS_ctrl_local.CS_enable[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[4]
--operation mode is normal

L1_CS_ctrl_local.CS_enable[4]_lut_out = DF1_MASTERHWDATA[4];
L1_CS_ctrl_local.CS_enable[4] = DFFE(L1_CS_ctrl_local.CS_enable[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1L329 is slaveregister:inst_slaveregister|i5472~355
--operation mode is normal

L1L329 = L1_CS_ctrl_local.CS_time[4] & (L1_CS_ctrl_local.CS_enable[4] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[4] & L1_CS_ctrl_local.CS_enable[4] & !VE1L53Q;


--L1L429 is slaveregister:inst_slaveregister|i5472~356
--operation mode is normal

L1L429 = L1_i959 & L1_i763 & L1L488 & L1L329;


--L1L529 is slaveregister:inst_slaveregister|i5472~357
--operation mode is normal

L1L529 = R34_sload_path[36] & (R34_sload_path[4] # VE1L53Q) # !R34_sload_path[36] & R34_sload_path[4] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_up[0][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][4]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[0][4]_lut_out = DF1_MASTERHWDATA[4];
L1_LC_ctrl_local.lc_cable_length_up[0][4] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[0][4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_length[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_length[0]
--operation mode is normal

L1_LC_ctrl_local.lc_length[0]_lut_out = DF1_MASTERHWDATA[4];
L1_LC_ctrl_local.lc_length[0] = DFFE(L1_LC_ctrl_local.lc_length[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L629 is slaveregister:inst_slaveregister|i5472~358
--operation mode is normal

L1L629 = L1_LC_ctrl_local.lc_cable_length_up[0][4] & (L1_LC_ctrl_local.lc_length[0] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[0][4] & L1_LC_ctrl_local.lc_length[0] & !VE1L53Q;


--L1L729 is slaveregister:inst_slaveregister|i5472~359
--operation mode is normal

L1L729 = L1_i763 & L1L629 & !L1_i959 # !L1_i763 & L1L529;


--L1_LC_ctrl_local.lc_cable_length_down[0][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][4]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[0][4]_lut_out = DF1_MASTERHWDATA[4];
L1_LC_ctrl_local.lc_cable_length_down[0][4] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[0][4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L829 is slaveregister:inst_slaveregister|i5472~360
--operation mode is normal

L1L829 = L1L429 # L1L729 # L1_LC_ctrl_local.lc_cable_length_down[0][4] & L1L859;


--B1L21Q is calibration_sources:inst_calibration_sources|cs_flash_time[4]~reg0
--operation mode is normal

B1L21Q_lut_out = R34_sload_path[4];
B1L21Q = DFFE(B1L21Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--B1L44Q is calibration_sources:inst_calibration_sources|cs_flash_time[36]~reg0
--operation mode is normal

B1L44Q_lut_out = R34_sload_path[36];
B1L44Q = DFFE(B1L44Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L317 is slaveregister:inst_slaveregister|i5216~149
--operation mode is normal

L1L317 = L1_i1499 & B1L44Q & !L1_i1583 # !L1_i1499 & B1L21Q;


--J1_RM_rate_SPE[4] is rate_meters:inst_rate_meters|RM_rate_SPE[4]
--operation mode is normal

J1_RM_rate_SPE[4]_lut_out = R14_q[4];
J1_RM_rate_SPE[4] = DFFE(J1_RM_rate_SPE[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--J1_RM_rate_MPE[4] is rate_meters:inst_rate_meters|RM_rate_MPE[4]
--operation mode is normal

J1_RM_rate_MPE[4]_lut_out = R04_q[4];
J1_RM_rate_MPE[4] = DFFE(J1_RM_rate_MPE[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L417 is slaveregister:inst_slaveregister|i5216~150
--operation mode is normal

L1L417 = VE1L63Q & J1_RM_rate_MPE[4] & !VE1L53Q # !VE1L63Q & J1_RM_rate_SPE[4] & VE1L53Q;


--L1L517 is slaveregister:inst_slaveregister|i5216~151
--operation mode is normal

L1L517 = L1L317 # L1L247 & L1L417 & !L1_i1653;


--N1L5Q is xfer_time:Inst_xfer_time|AHB_load[4]~reg0
--operation mode is normal

N1L5Q_lut_out = !N1_i5 & (N1L43 & N1L221 # !N1L43 & N1_i154);
N1L5Q = DFFE(N1L5Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMPR_ctrl_local.ATWDb2thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[4]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb2thres[4]_lut_out = DF1_MASTERHWDATA[4];
L1_COMPR_ctrl_local.ATWDb2thres[4] = DFFE(L1_COMPR_ctrl_local.ATWDb2thres[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1L385 is slaveregister:inst_slaveregister|i5056~772
--operation mode is normal

L1L385 = L1_i3759 & N1L5Q & L1L104 # !L1_i3759 & L1_COMPR_ctrl_local.ATWDb2thres[4];


--L1L485 is slaveregister:inst_slaveregister|i5056~773
--operation mode is normal

L1L485 = L1L206 & L1L385 & (L1_i2425 # L1L743);


--L1_COMM_ctrl_local.id[36] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[36]
--operation mode is normal

L1_COMM_ctrl_local.id[36]_lut_out = DF1_MASTERHWDATA[4];
L1_COMM_ctrl_local.id[36] = DFFE(L1_COMM_ctrl_local.id[36]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1L585 is slaveregister:inst_slaveregister|i5056~774
--operation mode is normal

L1L585 = L1_i3069 & L1_COMM_ctrl_local.id[36] & VE1L53Q & !L1_i3270;


--L1_COMPR_ctrl_local.ATWDb0thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[4]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb0thres[4]_lut_out = DF1_MASTERHWDATA[4];
L1_COMPR_ctrl_local.ATWDb0thres[4] = DFFE(L1_COMPR_ctrl_local.ATWDb0thres[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1_COMM_ctrl_local.id[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[4]
--operation mode is normal

L1_COMM_ctrl_local.id[4]_lut_out = DF1_MASTERHWDATA[4];
L1_COMM_ctrl_local.id[4] = DFFE(L1_COMM_ctrl_local.id[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L685 is slaveregister:inst_slaveregister|i5056~775
--operation mode is normal

L1L685 = L1_i3270 & L1_COMPR_ctrl_local.ATWDb0thres[4] & L1L006 # !L1_i3270 & L1_COMM_ctrl_local.id[4];


--L1_COMPR_ctrl_local.ATWDa0thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[4]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa0thres[4]_lut_out = DF1_MASTERHWDATA[4];
L1_COMPR_ctrl_local.ATWDa0thres[4] = DFFE(L1_COMPR_ctrl_local.ATWDa0thres[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L785 is slaveregister:inst_slaveregister|i5056~776
--operation mode is normal

L1L785 = L1_COMPR_ctrl_local.ATWDa0thres[4] & VE1L63Q & !L1_i3537 & !VE1L73Q;


--L1L885 is slaveregister:inst_slaveregister|i5056~777
--operation mode is normal

L1L885 = L1L585 # L1L606 & (L1L685 # L1L785);


--L1_COMPR_ctrl_local.ATWDa2thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[4]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa2thres[4]_lut_out = DF1_MASTERHWDATA[4];
L1_COMPR_ctrl_local.ATWDa2thres[4] = DFFE(L1_COMPR_ctrl_local.ATWDa2thres[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1L985 is slaveregister:inst_slaveregister|i5056~778
--operation mode is normal

L1L985 = L1L753 & L1_COMPR_ctrl_local.ATWDa2thres[4] & VE1L53Q & L1L016;


--L1L095 is slaveregister:inst_slaveregister|i5056~779
--operation mode is normal

L1L095 = R5_sload_path[4] & (R7_pre_out[4] # VE1L53Q) # !R5_sload_path[4] & R7_pre_out[4] & !VE1L53Q;


--L1L195 is slaveregister:inst_slaveregister|i5056~780
--operation mode is normal

L1L195 = L1L492 & VE1L14Q & L1L095 & !L1L743;


--L1_COMPR_ctrl_local.FADCthres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[4]
--operation mode is normal

L1_COMPR_ctrl_local.FADCthres[4]_lut_out = DF1_MASTERHWDATA[4];
L1_COMPR_ctrl_local.FADCthres[4] = DFFE(L1_COMPR_ctrl_local.FADCthres[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L681);


--L1L295 is slaveregister:inst_slaveregister|i5056~781
--operation mode is normal

L1L295 = L1L985 # L1L195 # L1_COMPR_ctrl_local.FADCthres[4] & L1L416;


--L1L395 is slaveregister:inst_slaveregister|i5056~782
--operation mode is normal

L1L395 = L1L935 & (L1L485 # L1L885 # L1L295);


--L1_COMM_ctrl_local.rx_tail[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[4]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[4]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[4] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[4]);
L1_COMM_ctrl_local.rx_tail[4] = DFFE(L1_COMM_ctrl_local.rx_tail[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L495 is slaveregister:inst_slaveregister|i5056~783
--operation mode is normal

L1L495 = R8_q[4] & (L1_COMM_ctrl_local.rx_tail[4] # VE1L53Q) # !R8_q[4] & L1_COMM_ctrl_local.rx_tail[4] & !VE1L53Q;


--J1_RM_sn_data[4] is rate_meters:inst_rate_meters|RM_sn_data[4]
--operation mode is normal

J1_RM_sn_data[4]_lut_out = J1_RM_sn_data_int[4];
J1_RM_sn_data[4] = DFFE(J1_RM_sn_data[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L595 is slaveregister:inst_slaveregister|i5056~784
--operation mode is normal

L1L595 = L1L233 & J1_RM_sn_data[4] & VE1L53Q & !L1_i1639;


--L1_int_enable[4] is slaveregister:inst_slaveregister|int_enable[4]
--operation mode is normal

L1_int_enable[4]_lut_out = DF1_MASTERHWDATA[4];
L1_int_enable[4] = DFFE(L1_int_enable[4]_lut_out, GLOBAL(UE1_outclock0), , , L1L9031);


--L1L695 is slaveregister:inst_slaveregister|i5056~785
--operation mode is normal

L1L695 = L1L595 # L1_int_enable[4] & L1L916 & !L1_i2187;


--V1_inst16[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[4]
--operation mode is normal

V1_inst16[4]_lut_out = R81_q[4];
V1_inst16[4] = DFFE(V1_inst16[4]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1_COMM_ctrl_local.tx_head[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[4]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[4]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[4] # !L1L8821 & L1_COMM_ctrl_local.tx_head[4]);
L1_COMM_ctrl_local.tx_head[4] = DFFE(L1_COMM_ctrl_local.tx_head[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L795 is slaveregister:inst_slaveregister|i5056~786
--operation mode is normal

L1L795 = V1_inst16[4] & (L1_COMM_ctrl_local.tx_head[4] # VE1L53Q) # !V1_inst16[4] & L1_COMM_ctrl_local.tx_head[4] & !VE1L53Q;


--L1L895 is slaveregister:inst_slaveregister|i5056~787
--operation mode is normal

L1L895 = L1L695 # L1L045 & L1L795;


--BB1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd~reg
--operation mode is normal

BB1L7Q_lut_out = BB1L6Q & BB1L71 & BB1L91 & !BB1L4Q;
BB1L7Q = DFFE(BB1L7Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , );


--L1L995 is slaveregister:inst_slaveregister|i5056~788
--operation mode is normal

L1L995 = L1L285 # L1L895 # BB1L7Q & L1L145;


--L1L617 is slaveregister:inst_slaveregister|i5216~152
--operation mode is normal

L1L617 = L1L517 # L1L627 & (L1L395 # L1L995);


--L1L929 is slaveregister:inst_slaveregister|i5472~361
--operation mode is normal

L1L929 = L1L829 # L1L069 & L1L449 & L1L617;


--BF1_q[5] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5]
BF1_q[5]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[5]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[5] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[5]_write_address, BF1_q[5]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[5] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[5]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[5]_lut_out = DF1_MASTERHWDATA[5];
L1_DAQ_ctrl_local.trigger_enable[5] = DFFE(L1_DAQ_ctrl_local.trigger_enable[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L8521 is slaveregister:inst_slaveregister|i5663~63
--operation mode is normal

L1L8521 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[5] & !L1_i150 # !L1_i38 & BF1_q[5];


--L1L9521 is slaveregister:inst_slaveregister|i5663~64
--operation mode is normal

L1L9521 = L1L8521 # L1L389 & L1_i38 & QD1L222Q;


--L1_i426 is slaveregister:inst_slaveregister|i426
--operation mode is normal

L1_i426 = L1_i412 # VE1L63Q # VE1L73Q;


--L1_i334 is slaveregister:inst_slaveregister|i334
--operation mode is normal

L1_i334 = VE1L14Q # !VE1L73Q # !L1L792 # !L1L492;


--L1L8721 is slaveregister:inst_slaveregister|i5668~115
--operation mode is normal

L1L8721 = L1_i426 & L1L202 & L1_i334 & L1_i602;

--L1L9721 is slaveregister:inst_slaveregister|i5668~117
--operation mode is normal

L1L9721 = L1_i426 & L1L202 & L1_i334 & L1_i602;


--L1_CS_ctrl_local.CS_time[5] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[5]
--operation mode is normal

L1_CS_ctrl_local.CS_time[5]_lut_out = DF1_MASTERHWDATA[5];
L1_CS_ctrl_local.CS_time[5] = DFFE(L1_CS_ctrl_local.CS_time[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1_CS_ctrl_local.CS_enable[5] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[5]
--operation mode is normal

L1_CS_ctrl_local.CS_enable[5]_lut_out = DF1_MASTERHWDATA[5];
L1_CS_ctrl_local.CS_enable[5] = DFFE(L1_CS_ctrl_local.CS_enable[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1L619 is slaveregister:inst_slaveregister|i5471~355
--operation mode is normal

L1L619 = L1_CS_ctrl_local.CS_time[5] & (L1_CS_ctrl_local.CS_enable[5] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[5] & L1_CS_ctrl_local.CS_enable[5] & !VE1L53Q;


--L1L719 is slaveregister:inst_slaveregister|i5471~356
--operation mode is normal

L1L719 = L1_i959 & L1_i763 & L1L488 & L1L619;


--L1L819 is slaveregister:inst_slaveregister|i5471~357
--operation mode is normal

L1L819 = R34_sload_path[37] & (R34_sload_path[5] # VE1L53Q) # !R34_sload_path[37] & R34_sload_path[5] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_up[0][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][5]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[0][5]_lut_out = DF1_MASTERHWDATA[5];
L1_LC_ctrl_local.lc_cable_length_up[0][5] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[0][5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_length[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_length[1]
--operation mode is normal

L1_LC_ctrl_local.lc_length[1]_lut_out = DF1_MASTERHWDATA[5];
L1_LC_ctrl_local.lc_length[1] = DFFE(L1_LC_ctrl_local.lc_length[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L919 is slaveregister:inst_slaveregister|i5471~358
--operation mode is normal

L1L919 = L1_LC_ctrl_local.lc_cable_length_up[0][5] & (L1_LC_ctrl_local.lc_length[1] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[0][5] & L1_LC_ctrl_local.lc_length[1] & !VE1L53Q;


--L1L029 is slaveregister:inst_slaveregister|i5471~359
--operation mode is normal

L1L029 = L1_i763 & L1L919 & !L1_i959 # !L1_i763 & L1L819;


--L1_LC_ctrl_local.lc_cable_length_down[0][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][5]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[0][5]_lut_out = DF1_MASTERHWDATA[5];
L1_LC_ctrl_local.lc_cable_length_down[0][5] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[0][5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L129 is slaveregister:inst_slaveregister|i5471~360
--operation mode is normal

L1L129 = L1L719 # L1L029 # L1_LC_ctrl_local.lc_cable_length_down[0][5] & L1L859;


--BF1_q[6] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6]
BF1_q[6]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[6]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[6] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[6]_write_address, BF1_q[6]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[6] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[6]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[6]_lut_out = DF1_MASTERHWDATA[6];
L1_DAQ_ctrl_local.trigger_enable[6] = DFFE(L1_DAQ_ctrl_local.trigger_enable[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L6521 is slaveregister:inst_slaveregister|i5662~63
--operation mode is normal

L1L6521 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[6] & !L1_i150 # !L1_i38 & BF1_q[6];


--L1L7521 is slaveregister:inst_slaveregister|i5662~64
--operation mode is normal

L1L7521 = L1L6521 # L1L389 & L1_i38 & QD1L322Q;


--L1L809 is slaveregister:inst_slaveregister|i5470~219
--operation mode is normal

L1L809 = R34_sload_path[38] & (R34_sload_path[6] # VE1L53Q) # !R34_sload_path[38] & R34_sload_path[6] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_up[0][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][6]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[0][6]_lut_out = DF1_MASTERHWDATA[6];
L1_LC_ctrl_local.lc_cable_length_up[0][6] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[0][6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.LC_up_and_down is slaveregister:inst_slaveregister|LC_ctrl_local.LC_up_and_down
--operation mode is normal

L1_LC_ctrl_local.LC_up_and_down_lut_out = DF1_MASTERHWDATA[6];
L1_LC_ctrl_local.LC_up_and_down = DFFE(L1_LC_ctrl_local.LC_up_and_down_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L909 is slaveregister:inst_slaveregister|i5470~220
--operation mode is normal

L1L909 = L1_LC_ctrl_local.lc_cable_length_up[0][6] & (L1_LC_ctrl_local.LC_up_and_down # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[0][6] & L1_LC_ctrl_local.LC_up_and_down & !VE1L53Q;


--L1L019 is slaveregister:inst_slaveregister|i5470~221
--operation mode is normal

L1L019 = L1_i763 & L1L909 & !L1_i959 # !L1_i763 & L1L809;


--BF1_q[7] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7]
BF1_q[7]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[7]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[7] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[7]_write_address, BF1_q[7]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[7] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[7]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[7]_lut_out = DF1_MASTERHWDATA[7];
L1_DAQ_ctrl_local.trigger_enable[7] = DFFE(L1_DAQ_ctrl_local.trigger_enable[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L4521 is slaveregister:inst_slaveregister|i5661~63
--operation mode is normal

L1L4521 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[7] & !L1_i150 # !L1_i38 & BF1_q[7];


--L1L5521 is slaveregister:inst_slaveregister|i5661~64
--operation mode is normal

L1L5521 = L1L4521 # L1L389 & L1_i38 & QD1L422Q;


--L1_LC_ctrl_local.LC_disc_source is slaveregister:inst_slaveregister|LC_ctrl_local.LC_disc_source
--operation mode is normal

L1_LC_ctrl_local.LC_disc_source_lut_out = DF1_MASTERHWDATA[7];
L1_LC_ctrl_local.LC_disc_source = DFFE(L1_LC_ctrl_local.LC_disc_source_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L898 is slaveregister:inst_slaveregister|i5469~378
--operation mode is normal

L1L898 = L1_i763 & L1_LC_ctrl_local.LC_disc_source & !L1_i959 & !VE1L53Q;


--L1L998 is slaveregister:inst_slaveregister|i5469~379
--operation mode is normal

L1L998 = R34_sload_path[7] & !L1_i763 & !VE1L53Q;


--L1L009 is slaveregister:inst_slaveregister|i5469~380
--operation mode is normal

L1L009 = L1L613 & L1L433 & R34_sload_path[39] & !VE1L14Q;


--L1_CS_ctrl_local.CS_time[7] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[7]
--operation mode is normal

L1_CS_ctrl_local.CS_time[7]_lut_out = DF1_MASTERHWDATA[7];
L1_CS_ctrl_local.CS_time[7] = DFFE(L1_CS_ctrl_local.CS_time[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L109 is slaveregister:inst_slaveregister|i5469~381
--operation mode is normal

L1L109 = VE1L14Q # !L1L413 & !L1L433 # !L1L613;


--L1L209 is slaveregister:inst_slaveregister|i5469~382
--operation mode is normal

L1L209 = L1L009 # L1L488 & L1_CS_ctrl_local.CS_time[7] & L1L109;


--L1L309 is slaveregister:inst_slaveregister|i5469~383
--operation mode is normal

L1L309 = L1L898 # L1L998 # VE1L53Q & L1L209;


--BF1_q[8] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8]
BF1_q[8]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[8]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[8] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[8]_write_address, BF1_q[8]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[8] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[8]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[8]_lut_out = DF1_MASTERHWDATA[8];
L1_DAQ_ctrl_local.trigger_enable[8] = DFFE(L1_DAQ_ctrl_local.trigger_enable[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L3521 is slaveregister:inst_slaveregister|i5660~70
--operation mode is normal

L1L3521 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[8] & !L1_i150 # !L1_i38 & BF1_q[8];


--L1L3001 is slaveregister:inst_slaveregister|i5596~167
--operation mode is normal

L1L3001 = L1L103 & VE1L53Q & QD1L522Q & !VE1L73Q;


--L1L4001 is slaveregister:inst_slaveregister|i5596~168
--operation mode is normal

L1L4001 = R34_sload_path[40] & (R34_sload_path[8] # VE1L53Q) # !R34_sload_path[40] & R34_sload_path[8] & !VE1L53Q;


--L1L5001 is slaveregister:inst_slaveregister|i5596~169
--operation mode is normal

L1L5001 = L1L3001 # L1L7721 & L1L4001 & !L1_i763;


--L1_DAQ_ctrl_local.DAQ_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.DAQ_mode[0]
--operation mode is normal

L1_DAQ_ctrl_local.DAQ_mode[0]_lut_out = DF1_MASTERHWDATA[8];
L1_DAQ_ctrl_local.DAQ_mode[0] = DFFE(L1_DAQ_ctrl_local.DAQ_mode[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--L1L6001 is slaveregister:inst_slaveregister|i5596~170
--operation mode is normal

L1L6001 = L1L892 & L1_DAQ_ctrl_local.DAQ_mode[0] & VE1L73Q;


--L1L119 is slaveregister:inst_slaveregister|i5470~222
--operation mode is normal

L1L119 = !L1_i959 & (VE1L14Q # !L1L433 # !L1L613);

--L1L519 is slaveregister:inst_slaveregister|i5470~229
--operation mode is normal

L1L519 = !L1_i959 & (VE1L14Q # !L1L433 # !L1L613);


--L1_LC_ctrl_local.lc_cable_length_up[1][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][0]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[1][0]_lut_out = DF1_MASTERHWDATA[8];
L1_LC_ctrl_local.lc_cable_length_up[1][0] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[1][0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_self_mode[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_mode[0]
--operation mode is normal

L1_LC_ctrl_local.lc_self_mode[0]_lut_out = DF1_MASTERHWDATA[8];
L1_LC_ctrl_local.lc_self_mode[0] = DFFE(L1_LC_ctrl_local.lc_self_mode[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L7001 is slaveregister:inst_slaveregister|i5596~171
--operation mode is normal

L1L7001 = L1_LC_ctrl_local.lc_cable_length_up[1][0] & (L1_LC_ctrl_local.lc_self_mode[0] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[1][0] & L1_LC_ctrl_local.lc_self_mode[0] & !VE1L53Q;


--L1L8001 is slaveregister:inst_slaveregister|i5596~172
--operation mode is normal

L1L8001 = L1L6001 # L1L119 & L1L7721 & L1L7001;


--YD2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|busy~reg0
--operation mode is normal

YD2L1Q_lut_out = YD2L17 # YD2L1Q & (YD2L27 # YD2L37);
YD2L1Q = DFFE(YD2L1Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--L1L9001 is slaveregister:inst_slaveregister|i5596~173
--operation mode is normal

L1L9001 = L1L5001 # L1L8001 # YD2L1Q & L1L2721;


--L1L219 is slaveregister:inst_slaveregister|i5470~223
--operation mode is normal

L1L219 = L1_i959 & (VE1L14Q # !L1L433 # !L1L613);

--L1L419 is slaveregister:inst_slaveregister|i5470~228
--operation mode is normal

L1L419 = L1_i959 & (VE1L14Q # !L1L433 # !L1L613);


--B1L84Q is calibration_sources:inst_calibration_sources|cs_flash_time[40]~reg0
--operation mode is normal

B1L84Q_lut_out = R34_sload_path[40];
B1L84Q = DFFE(B1L84Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L467 is slaveregister:inst_slaveregister|i5340~416
--operation mode is normal

L1L467 = L1_i1176 & L1_i1078 & B1L84Q & !L1_i1583;


--J1_RM_rate_MPE[8] is rate_meters:inst_rate_meters|RM_rate_MPE[8]
--operation mode is normal

J1_RM_rate_MPE[8]_lut_out = R04_q[8];
J1_RM_rate_MPE[8] = DFFE(J1_RM_rate_MPE[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L567 is slaveregister:inst_slaveregister|i5340~417
--operation mode is normal

L1L567 = L1_i1176 & L1L033 & L1_i1078 & J1_RM_rate_MPE[8];


--J1_RM_rate_SPE[8] is rate_meters:inst_rate_meters|RM_rate_SPE[8]
--operation mode is normal

J1_RM_rate_SPE[8]_lut_out = R14_q[8];
J1_RM_rate_SPE[8] = DFFE(J1_RM_rate_SPE[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--B1L61Q is calibration_sources:inst_calibration_sources|cs_flash_time[8]~reg0
--operation mode is normal

B1L61Q_lut_out = R34_sload_path[8];
B1L61Q = DFFE(B1L61Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[8] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[8]
--operation mode is normal

L1_CS_ctrl_local.CS_time[8]_lut_out = DF1_MASTERHWDATA[8];
L1_CS_ctrl_local.CS_time[8] = DFFE(L1_CS_ctrl_local.CS_time[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L667 is slaveregister:inst_slaveregister|i5340~418
--operation mode is normal

L1L667 = B1L61Q & (L1_CS_ctrl_local.CS_time[8] # VE1L63Q) # !B1L61Q & L1_CS_ctrl_local.CS_time[8] & !VE1L63Q;


--L1L767 is slaveregister:inst_slaveregister|i5340~419
--operation mode is normal

L1L767 = L1_i1176 & L1L723 & J1_RM_rate_SPE[8] # !L1_i1176 & L1L667;


--L1L867 is slaveregister:inst_slaveregister|i5340~420
--operation mode is normal

L1L867 = L1L467 # L1L567 # VE1L53Q & L1L767;


--L1_LC_ctrl_local.lc_cable_length_down[1][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][0]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[1][0]_lut_out = DF1_MASTERHWDATA[8];
L1_LC_ctrl_local.lc_cable_length_down[1][0] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[1][0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L967 is slaveregister:inst_slaveregister|i5340~421
--operation mode is normal

L1L967 = L1L867 # L1L227 & L1_LC_ctrl_local.lc_cable_length_down[1][0] & !L1_i1064;


--L1L323 is slaveregister:inst_slaveregister|i1583~20
--operation mode is normal

L1L323 = VE1L63Q # VE1L53Q # !VE1L73Q # !VE1L83Q;


--L1L4901 is slaveregister:inst_slaveregister|i5644~281
--operation mode is normal

L1L4901 = VE1L14Q # L1L323 & !L1L813 # !L1L613;


--L1L177 is slaveregister:inst_slaveregister|i5342~310
--operation mode is normal

L1L177 = L1_i1078 & L1L4901 & (L1L169 # L1_i1653);


--L1L954 is slaveregister:inst_slaveregister|i4989~60
--operation mode is normal

L1L954 = L1_i2341 # VE1L63Q # !L1L623 & !L1L813;


--L1L125 is slaveregister:inst_slaveregister|i5053~789
--operation mode is normal

L1L125 = L1_i1924 & L1L954 & !L1L243 & !VE1L53Q;


--L1_COMM_ctrl_local.tx_head[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[8]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[8]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[8] # !L1L8821 & L1_COMM_ctrl_local.tx_head[8]);
L1_COMM_ctrl_local.tx_head[8] = DFFE(L1_COMM_ctrl_local.tx_head[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L805 is slaveregister:inst_slaveregister|i5052~783
--operation mode is normal

L1L805 = L1L125 & (L1L915 # L1_COMM_ctrl_local.tx_head[8] & !L1_i2716);


--L1L225 is slaveregister:inst_slaveregister|i5053~790
--operation mode is normal

L1L225 = L1_i1924 & VE1L53Q & L1L954 & !L1L243;


--L1L905 is slaveregister:inst_slaveregister|i5052~784
--operation mode is normal

L1L905 = L1_i2901 & R5_sload_path[8] & !L1_i3069 # !L1_i2901 & R8_q[8];


--V1_inst16[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[8]
--operation mode is normal

V1_inst16[8]_lut_out = R81_q[8];
V1_inst16[8] = DFFE(V1_inst16[8]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1L015 is slaveregister:inst_slaveregister|i5052~785
--operation mode is normal

L1L015 = L1L225 & (L1_i2716 & L1L905 # !L1_i2716 & V1_inst16[8]);


--L1L064 is slaveregister:inst_slaveregister|i5046~358
--operation mode is normal

L1L064 = L1L813 & VE1L53Q & !L1_i1639 & !VE1L63Q;

--L1L664 is slaveregister:inst_slaveregister|i5046~371
--operation mode is normal

L1L664 = L1L813 & VE1L53Q & !L1_i1639 & !VE1L63Q;


--J1_RM_sn_data[8] is rate_meters:inst_rate_meters|RM_sn_data[8]
--operation mode is normal

J1_RM_sn_data[8]_lut_out = J1_RM_sn_data_int[8];
J1_RM_sn_data[8] = DFFE(J1_RM_sn_data[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L115 is slaveregister:inst_slaveregister|i5052~786
--operation mode is normal

L1L115 = L1L805 # L1L015 # L1L064 & J1_RM_sn_data[8];


--L1L077 is slaveregister:inst_slaveregister|i5340~422
--operation mode is normal

L1L077 = L1L967 # L1L177 & (L1L815 # L1L115);


--L1L0101 is slaveregister:inst_slaveregister|i5596~174
--operation mode is normal

L1L0101 = L1L9001 # L1L219 & L1L7721 & L1L077;


--BF1_q[9] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9]
BF1_q[9]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[9]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[9] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[9]_write_address, BF1_q[9]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[9] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[9]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[9]_lut_out = DF1_MASTERHWDATA[9];
L1_DAQ_ctrl_local.trigger_enable[9] = DFFE(L1_DAQ_ctrl_local.trigger_enable[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L2521 is slaveregister:inst_slaveregister|i5659~71
--operation mode is normal

L1L2521 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[9] & !L1_i150 # !L1_i38 & BF1_q[9];


--L1L599 is slaveregister:inst_slaveregister|i5595~160
--operation mode is normal

L1L599 = L1L103 & VE1L53Q & QD1L622Q & !VE1L73Q;


--L1L699 is slaveregister:inst_slaveregister|i5595~161
--operation mode is normal

L1L699 = R34_sload_path[41] & (R34_sload_path[9] # VE1L53Q) # !R34_sload_path[41] & R34_sload_path[9] & !VE1L53Q;


--L1L799 is slaveregister:inst_slaveregister|i5595~162
--operation mode is normal

L1L799 = L1L599 # L1L7721 & L1L699 & !L1_i763;


--L1_DAQ_ctrl_local.DAQ_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.DAQ_mode[1]
--operation mode is normal

L1_DAQ_ctrl_local.DAQ_mode[1]_lut_out = DF1_MASTERHWDATA[9];
L1_DAQ_ctrl_local.DAQ_mode[1] = DFFE(L1_DAQ_ctrl_local.DAQ_mode[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--L1L899 is slaveregister:inst_slaveregister|i5595~163
--operation mode is normal

L1L899 = L1L892 & L1_DAQ_ctrl_local.DAQ_mode[1] & VE1L73Q;


--L1_LC_ctrl_local.lc_self_mode[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_mode[1]
--operation mode is normal

L1_LC_ctrl_local.lc_self_mode[1]_lut_out = DF1_MASTERHWDATA[9];
L1_LC_ctrl_local.lc_self_mode[1] = DFFE(L1_LC_ctrl_local.lc_self_mode[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1_LC_ctrl_local.lc_cable_length_up[1][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][1]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[1][1]_lut_out = !DF1_MASTERHWDATA[9];
L1_LC_ctrl_local.lc_cable_length_up[1][1] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[1][1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1L999 is slaveregister:inst_slaveregister|i5595~164
--operation mode is normal

L1L999 = L1_LC_ctrl_local.lc_self_mode[1] & (!L1_LC_ctrl_local.lc_cable_length_up[1][1] # !VE1L53Q) # !L1_LC_ctrl_local.lc_self_mode[1] & VE1L53Q & !L1_LC_ctrl_local.lc_cable_length_up[1][1];


--L1L0001 is slaveregister:inst_slaveregister|i5595~165
--operation mode is normal

L1L0001 = L1L899 # L1L119 & L1L7721 & L1L999;


--BE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|FADC_we~reg0
--operation mode is normal

BE2L1Q_lut_out = BE2L6 & BE2L7 & (BE2L2 # BE2L4);
BE2L1Q = DFFE(BE2L1Q_lut_out, !GLOBAL(UE1_outclock1), , , !K1L4Q);


--L1L1001 is slaveregister:inst_slaveregister|i5595~166
--operation mode is normal

L1L1001 = L1L799 # L1L0001 # BE2L1Q & L1L2721;


--BF1_q[10] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10]
BF1_q[10]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[10]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[10] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[10]_write_address, BF1_q[10]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[10] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[10]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[10]_lut_out = DF1_MASTERHWDATA[10];
L1_DAQ_ctrl_local.trigger_enable[10] = DFFE(L1_DAQ_ctrl_local.trigger_enable[10]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L1521 is slaveregister:inst_slaveregister|i5658~54
--operation mode is normal

L1L1521 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[10] & !L1_i150 # !L1_i38 & BF1_q[10];


--L1L489 is slaveregister:inst_slaveregister|i5594~499
--operation mode is normal

L1L489 = L1L103 & VE1L53Q & QD1L722Q & !VE1L73Q;


--L1L589 is slaveregister:inst_slaveregister|i5594~500
--operation mode is normal

L1L589 = R34_sload_path[42] & (R34_sload_path[10] # VE1L53Q) # !R34_sload_path[42] & R34_sload_path[10] & !VE1L53Q;


--L1L689 is slaveregister:inst_slaveregister|i5594~501
--operation mode is normal

L1L689 = L1L613 & L1L433 & L1L589 & !VE1L14Q;


--L1L789 is slaveregister:inst_slaveregister|i5594~502
--operation mode is normal

L1L789 = L1_i602 & L1L689 & (VE1L73Q # !L1L103);


--XD2_wr_ptr[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[0]
--operation mode is normal

XD2_wr_ptr[0]_lut_out = !XD2_wr_ptr[0];
XD2_wr_ptr[0] = DFFE(XD2_wr_ptr[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , YD2L88Q);


--XD2_wr_ptr[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[1]
--operation mode is normal

XD2_wr_ptr[1]_lut_out = !XD2_wr_ptr[1];
XD2_wr_ptr[1] = DFFE(XD2_wr_ptr[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , XD2L103);


--XD2_rd_ptr[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[1]
--operation mode is normal

XD2_rd_ptr[1]_lut_out = !XD2_rd_ptr[1];
XD2_rd_ptr[1] = DFFE(XD2_rd_ptr[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , XD2L792);


--YD2L96 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~774
--operation mode is normal

YD2L96 = XD2_wr_ptr[0] & XD2_rd_ptr[0] & (XD2_wr_ptr[1] $ XD2_rd_ptr[1]) # !XD2_wr_ptr[0] & !XD2_rd_ptr[0] & (XD2_wr_ptr[1] $ XD2_rd_ptr[1]);


--L1L889 is slaveregister:inst_slaveregister|i5594~503
--operation mode is normal

L1L889 = YD2L96 & !L1_i602 & (VE1L73Q # !L1L103);


--L1L989 is slaveregister:inst_slaveregister|i5594~504
--operation mode is normal

L1L989 = L1L499 # L1L489 # L1L789 # L1L889;


--L1L099 is slaveregister:inst_slaveregister|i5594~505
--operation mode is normal

L1L099 = L1_i959 & L1_i426 & L1_i763 & L1_i602;


--B1L05Q is calibration_sources:inst_calibration_sources|cs_flash_time[42]~reg0
--operation mode is normal

B1L05Q_lut_out = R34_sload_path[42];
B1L05Q = DFFE(B1L05Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L157 is slaveregister:inst_slaveregister|i5338~772
--operation mode is normal

L1L157 = L1_i1176 & L1_i1078 & B1L05Q & !L1_i1583;


--J1_RM_rate_MPE[10] is rate_meters:inst_rate_meters|RM_rate_MPE[10]
--operation mode is normal

J1_RM_rate_MPE[10]_lut_out = R04_q[10];
J1_RM_rate_MPE[10] = DFFE(J1_RM_rate_MPE[10]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L257 is slaveregister:inst_slaveregister|i5338~773
--operation mode is normal

L1L257 = L1_i1176 & L1L033 & L1_i1078 & J1_RM_rate_MPE[10];


--J1_RM_rate_SPE[10] is rate_meters:inst_rate_meters|RM_rate_SPE[10]
--operation mode is normal

J1_RM_rate_SPE[10]_lut_out = R14_q[10];
J1_RM_rate_SPE[10] = DFFE(J1_RM_rate_SPE[10]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--B1L81Q is calibration_sources:inst_calibration_sources|cs_flash_time[10]~reg0
--operation mode is normal

B1L81Q_lut_out = R34_sload_path[10];
B1L81Q = DFFE(B1L81Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[10] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[10]
--operation mode is normal

L1_CS_ctrl_local.CS_time[10]_lut_out = DF1_MASTERHWDATA[10];
L1_CS_ctrl_local.CS_time[10] = DFFE(L1_CS_ctrl_local.CS_time[10]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L357 is slaveregister:inst_slaveregister|i5338~774
--operation mode is normal

L1L357 = B1L81Q & (L1_CS_ctrl_local.CS_time[10] # VE1L63Q) # !B1L81Q & L1_CS_ctrl_local.CS_time[10] & !VE1L63Q;


--L1L457 is slaveregister:inst_slaveregister|i5338~775
--operation mode is normal

L1L457 = L1_i1176 & L1L723 & J1_RM_rate_SPE[10] # !L1_i1176 & L1L357;


--L1L557 is slaveregister:inst_slaveregister|i5338~776
--operation mode is normal

L1L557 = L1L157 # L1L257 # VE1L53Q & L1L457;


--L1L164 is slaveregister:inst_slaveregister|i5046~359
--operation mode is normal

L1L164 = L1_i1924 & L1_i2439 & L1L954;

--L1L764 is slaveregister:inst_slaveregister|i5046~372
--operation mode is normal

L1L764 = L1_i1924 & L1_i2439 & L1L954;


--L1_COMM_ctrl_local.rx_tail[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[10]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[10]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[10] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[10]);
L1_COMM_ctrl_local.rx_tail[10] = DFFE(L1_COMM_ctrl_local.rx_tail[10]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L874 is slaveregister:inst_slaveregister|i5050~805
--operation mode is normal

L1L874 = R8_q[10] & (L1_COMM_ctrl_local.rx_tail[10] # VE1L53Q) # !R8_q[10] & L1_COMM_ctrl_local.rx_tail[10] & !VE1L53Q;


--L1L974 is slaveregister:inst_slaveregister|i5050~806
--operation mode is normal

L1L974 = R5_sload_path[10] & (R7_pre_out[10] # VE1L53Q) # !R5_sload_path[10] & R7_pre_out[10] & !VE1L53Q;


--L1L084 is slaveregister:inst_slaveregister|i5050~807
--operation mode is normal

L1L084 = L1_i2901 & L1L974 & !L1_i3069 # !L1_i2901 & L1L874;


--L1L154 is slaveregister:inst_slaveregister|i4804~840
--operation mode is normal

L1L154 = L1_i3069 & (L1_i2425 # VE1L83Q # !L1L163);


--N1L11Q is xfer_time:Inst_xfer_time|AHB_load[10]~reg0
--operation mode is normal

N1L11Q_lut_out = !N1_i5 & (N1L43 & N1L431 # !N1L43 & N1_i142);
N1L11Q = DFFE(N1L11Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L184 is slaveregister:inst_slaveregister|i5050~808
--operation mode is normal

L1L184 = N1L11Q # !VE1L53Q;


--L1_COMM_ctrl_local.id[42] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[42]
--operation mode is normal

L1_COMM_ctrl_local.id[42]_lut_out = DF1_MASTERHWDATA[10];
L1_COMM_ctrl_local.id[42] = DFFE(L1_COMM_ctrl_local.id[42]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1_COMM_ctrl_local.id[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[10]
--operation mode is normal

L1_COMM_ctrl_local.id[10]_lut_out = DF1_MASTERHWDATA[10];
L1_COMM_ctrl_local.id[10] = DFFE(L1_COMM_ctrl_local.id[10]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L284 is slaveregister:inst_slaveregister|i5050~809
--operation mode is normal

L1L284 = L1_COMM_ctrl_local.id[42] & (L1_COMM_ctrl_local.id[10] # VE1L53Q) # !L1_COMM_ctrl_local.id[42] & L1_COMM_ctrl_local.id[10] & !VE1L53Q;


--L1L384 is slaveregister:inst_slaveregister|i5050~810
--operation mode is normal

L1L384 = L1_i3270 & L1L104 & L1L184 # !L1_i3270 & L1L284;


--L1L484 is slaveregister:inst_slaveregister|i5050~811
--operation mode is normal

L1L484 = L1L164 & (L1L084 # L1L154 & L1L384);


--L1L264 is slaveregister:inst_slaveregister|i5046~360
--operation mode is normal

L1L264 = L1_i1924 & VE1L63Q & L1L954 & !L1_i2439;

--L1L864 is slaveregister:inst_slaveregister|i5046~373
--operation mode is normal

L1L864 = L1_i1924 & VE1L63Q & L1L954 & !L1_i2439;


--V1_inst16[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[10]
--operation mode is normal

V1_inst16[10]_lut_out = R81_q[10];
V1_inst16[10] = DFFE(V1_inst16[10]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1_COMM_ctrl_local.tx_head[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[10]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[10]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[10] # !L1L8821 & L1_COMM_ctrl_local.tx_head[10]);
L1_COMM_ctrl_local.tx_head[10] = DFFE(L1_COMM_ctrl_local.tx_head[10]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L584 is slaveregister:inst_slaveregister|i5050~812
--operation mode is normal

L1L584 = V1_inst16[10] & (L1_COMM_ctrl_local.tx_head[10] # VE1L53Q) # !V1_inst16[10] & L1_COMM_ctrl_local.tx_head[10] & !VE1L53Q;


--J1_RM_sn_data[10] is rate_meters:inst_rate_meters|RM_sn_data[10]
--operation mode is normal

J1_RM_sn_data[10]_lut_out = J1_RM_sn_data_int[10];
J1_RM_sn_data[10] = DFFE(J1_RM_sn_data[10]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L684 is slaveregister:inst_slaveregister|i5050~813
--operation mode is normal

L1L684 = L1L064 & (J1_RM_sn_data[10] # L1L264 & L1L584) # !L1L064 & L1L264 & L1L584;


--L1L657 is slaveregister:inst_slaveregister|i5338~777
--operation mode is normal

L1L657 = L1L557 # L1L177 & (L1L484 # L1L684);


--L1_LC_ctrl_local.lc_cable_length_down[1][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][2]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[1][2]_lut_out = DF1_MASTERHWDATA[10];
L1_LC_ctrl_local.lc_cable_length_down[1][2] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[1][2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L757 is slaveregister:inst_slaveregister|i5338~778
--operation mode is normal

L1L757 = L1_LC_ctrl_local.lc_cable_length_down[1][2] & VE1L63Q & !L1_i1064 & !VE1L53Q;


--L1L199 is slaveregister:inst_slaveregister|i5594~506
--operation mode is normal

L1L199 = L1L989 # L1L099 & (L1L657 # L1L757);


--BF1_q[11] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11]
BF1_q[11]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[11]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[11] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[11]_write_address, BF1_q[11]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[11] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[11]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[11]_lut_out = DF1_MASTERHWDATA[11];
L1_DAQ_ctrl_local.trigger_enable[11] = DFFE(L1_DAQ_ctrl_local.trigger_enable[11]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L9421 is slaveregister:inst_slaveregister|i5657~62
--operation mode is normal

L1L9421 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[11] & !L1_i150 # !L1_i38 & BF1_q[11];


--L1L0521 is slaveregister:inst_slaveregister|i5657~63
--operation mode is normal

L1L0521 = L1L9421 # L1L389 & L1_i38 & SD1_start_address[11];


--L1L398 is slaveregister:inst_slaveregister|i5465~499
--operation mode is normal

L1L398 = R34_sload_path[43] & (R34_sload_path[11] # VE1L53Q) # !R34_sload_path[43] & R34_sload_path[11] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_up[1][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][3]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[1][3]_lut_out = DF1_MASTERHWDATA[11];
L1_LC_ctrl_local.lc_cable_length_up[1][3] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[1][3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_self_window[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_window[1]
--operation mode is normal

L1_LC_ctrl_local.lc_self_window[1]_lut_out = DF1_MASTERHWDATA[11];
L1_LC_ctrl_local.lc_self_window[1] = DFFE(L1_LC_ctrl_local.lc_self_window[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L498 is slaveregister:inst_slaveregister|i5465~500
--operation mode is normal

L1L498 = L1_LC_ctrl_local.lc_cable_length_up[1][3] & (L1_LC_ctrl_local.lc_self_window[1] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[1][3] & L1_LC_ctrl_local.lc_self_window[1] & !VE1L53Q;


--L1L598 is slaveregister:inst_slaveregister|i5465~501
--operation mode is normal

L1L598 = L1_i763 & L1L498 & !L1_i959 # !L1_i763 & L1L398;


--B1L15Q is calibration_sources:inst_calibration_sources|cs_flash_time[43]~reg0
--operation mode is normal

B1L15Q_lut_out = R34_sload_path[43];
B1L15Q = DFFE(B1L15Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L447 is slaveregister:inst_slaveregister|i5337~768
--operation mode is normal

L1L447 = L1_i1176 & L1_i1078 & B1L15Q & !L1_i1583;


--J1_RM_rate_MPE[11] is rate_meters:inst_rate_meters|RM_rate_MPE[11]
--operation mode is normal

J1_RM_rate_MPE[11]_lut_out = R04_q[11];
J1_RM_rate_MPE[11] = DFFE(J1_RM_rate_MPE[11]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L547 is slaveregister:inst_slaveregister|i5337~769
--operation mode is normal

L1L547 = L1_i1176 & L1L033 & L1_i1078 & J1_RM_rate_MPE[11];


--J1_RM_rate_SPE[11] is rate_meters:inst_rate_meters|RM_rate_SPE[11]
--operation mode is normal

J1_RM_rate_SPE[11]_lut_out = R14_q[11];
J1_RM_rate_SPE[11] = DFFE(J1_RM_rate_SPE[11]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--B1L91Q is calibration_sources:inst_calibration_sources|cs_flash_time[11]~reg0
--operation mode is normal

B1L91Q_lut_out = R34_sload_path[11];
B1L91Q = DFFE(B1L91Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[11] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[11]
--operation mode is normal

L1_CS_ctrl_local.CS_time[11]_lut_out = DF1_MASTERHWDATA[11];
L1_CS_ctrl_local.CS_time[11] = DFFE(L1_CS_ctrl_local.CS_time[11]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L647 is slaveregister:inst_slaveregister|i5337~770
--operation mode is normal

L1L647 = B1L91Q & (L1_CS_ctrl_local.CS_time[11] # VE1L63Q) # !B1L91Q & L1_CS_ctrl_local.CS_time[11] & !VE1L63Q;


--L1L747 is slaveregister:inst_slaveregister|i5337~771
--operation mode is normal

L1L747 = L1_i1176 & L1L723 & J1_RM_rate_SPE[11] # !L1_i1176 & L1L647;


--L1L847 is slaveregister:inst_slaveregister|i5337~772
--operation mode is normal

L1L847 = L1L447 # L1L547 # VE1L53Q & L1L747;


--L1_COMM_ctrl_local.rx_tail[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[11]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[11]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[11] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[11]);
L1_COMM_ctrl_local.rx_tail[11] = DFFE(L1_COMM_ctrl_local.rx_tail[11]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L964 is slaveregister:inst_slaveregister|i5049~844
--operation mode is normal

L1L964 = R8_q[11] & (L1_COMM_ctrl_local.rx_tail[11] # VE1L53Q) # !R8_q[11] & L1_COMM_ctrl_local.rx_tail[11] & !VE1L53Q;


--L1L074 is slaveregister:inst_slaveregister|i5049~845
--operation mode is normal

L1L074 = R5_sload_path[11] & (R7_pre_out[11] # VE1L53Q) # !R5_sload_path[11] & R7_pre_out[11] & !VE1L53Q;


--L1L174 is slaveregister:inst_slaveregister|i5049~846
--operation mode is normal

L1L174 = L1_i2901 & L1L074 & !L1_i3069 # !L1_i2901 & L1L964;


--N1L21Q is xfer_time:Inst_xfer_time|AHB_load[11]~reg0
--operation mode is normal

N1L21Q_lut_out = !N1_i5 & (N1L43 & N1L631 # !N1L43 & N1_i140);
N1L21Q = DFFE(N1L21Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L274 is slaveregister:inst_slaveregister|i5049~847
--operation mode is normal

L1L274 = N1L21Q # !VE1L53Q;


--L1_COMM_ctrl_local.id[43] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[43]
--operation mode is normal

L1_COMM_ctrl_local.id[43]_lut_out = DF1_MASTERHWDATA[11];
L1_COMM_ctrl_local.id[43] = DFFE(L1_COMM_ctrl_local.id[43]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1_COMM_ctrl_local.id[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[11]
--operation mode is normal

L1_COMM_ctrl_local.id[11]_lut_out = DF1_MASTERHWDATA[11];
L1_COMM_ctrl_local.id[11] = DFFE(L1_COMM_ctrl_local.id[11]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L374 is slaveregister:inst_slaveregister|i5049~848
--operation mode is normal

L1L374 = L1_COMM_ctrl_local.id[43] & (L1_COMM_ctrl_local.id[11] # VE1L53Q) # !L1_COMM_ctrl_local.id[43] & L1_COMM_ctrl_local.id[11] & !VE1L53Q;


--L1L474 is slaveregister:inst_slaveregister|i5049~849
--operation mode is normal

L1L474 = L1_i3270 & L1L104 & L1L274 # !L1_i3270 & L1L374;


--L1L574 is slaveregister:inst_slaveregister|i5049~850
--operation mode is normal

L1L574 = L1L164 & (L1L174 # L1L154 & L1L474);


--V1_inst16[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[11]
--operation mode is normal

V1_inst16[11]_lut_out = R81_q[11];
V1_inst16[11] = DFFE(V1_inst16[11]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1_COMM_ctrl_local.tx_head[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[11]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[11]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[11] # !L1L8821 & L1_COMM_ctrl_local.tx_head[11]);
L1_COMM_ctrl_local.tx_head[11] = DFFE(L1_COMM_ctrl_local.tx_head[11]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L674 is slaveregister:inst_slaveregister|i5049~851
--operation mode is normal

L1L674 = V1_inst16[11] & (L1_COMM_ctrl_local.tx_head[11] # VE1L53Q) # !V1_inst16[11] & L1_COMM_ctrl_local.tx_head[11] & !VE1L53Q;


--J1_RM_sn_data[11] is rate_meters:inst_rate_meters|RM_sn_data[11]
--operation mode is normal

J1_RM_sn_data[11]_lut_out = J1_RM_sn_data_int[11];
J1_RM_sn_data[11] = DFFE(J1_RM_sn_data[11]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L774 is slaveregister:inst_slaveregister|i5049~852
--operation mode is normal

L1L774 = L1L064 & (J1_RM_sn_data[11] # L1L264 & L1L674) # !L1L064 & L1L264 & L1L674;


--L1L947 is slaveregister:inst_slaveregister|i5337~773
--operation mode is normal

L1L947 = L1L847 # L1L177 & (L1L574 # L1L774);


--L1_LC_ctrl_local.lc_cable_length_down[1][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][3]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[1][3]_lut_out = DF1_MASTERHWDATA[11];
L1_LC_ctrl_local.lc_cable_length_down[1][3] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[1][3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L057 is slaveregister:inst_slaveregister|i5337~774
--operation mode is normal

L1L057 = L1_LC_ctrl_local.lc_cable_length_down[1][3] & VE1L63Q & !L1_i1064 & !VE1L53Q;


--L1L698 is slaveregister:inst_slaveregister|i5465~502
--operation mode is normal

L1L698 = L1L598 # L1L219 & (L1L947 # L1L057);


--BF1_q[12] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12]
BF1_q[12]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[12]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[12] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[12]_write_address, BF1_q[12]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[12] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[12]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[12]_lut_out = DF1_MASTERHWDATA[12];
L1_DAQ_ctrl_local.trigger_enable[12] = DFFE(L1_DAQ_ctrl_local.trigger_enable[12]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L4421 is slaveregister:inst_slaveregister|i5656~141
--operation mode is normal

L1L4421 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[12] & !L1_i150 # !L1_i38 & BF1_q[12];


--L1L5421 is slaveregister:inst_slaveregister|i5656~142
--operation mode is normal

L1L5421 = VE1L53Q & !VE1L63Q & !VE1L73Q;


--L1L6421 is slaveregister:inst_slaveregister|i5656~143
--operation mode is normal

L1L6421 = L1_i38 & SD1_start_address[12] & L1L5421 & !L1_i412;


--L1_DAQ_ctrl_local.ATWD_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.ATWD_mode[0]
--operation mode is normal

L1_DAQ_ctrl_local.ATWD_mode[0]_lut_out = DF1_MASTERHWDATA[12];
L1_DAQ_ctrl_local.ATWD_mode[0] = DFFE(L1_DAQ_ctrl_local.ATWD_mode[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--L1L7421 is slaveregister:inst_slaveregister|i5656~144
--operation mode is normal

L1L7421 = L1L4421 # L1L6421 # L1_DAQ_ctrl_local.ATWD_mode[0] & L1L5721;


--L1L302 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~48
--operation mode is normal

L1L302 = L1_i38 & L1_i150 & (!VE1L73Q # !L1L892);

--L1L602 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~53
--operation mode is normal

L1L602 = L1_i38 & L1_i150 & (!VE1L73Q # !L1L892);


--L1L8321 is slaveregister:inst_slaveregister|i5655~132
--operation mode is normal

L1L8321 = L1_i412 # VE1L63Q # VE1L53Q & VE1L73Q;


--L1_CS_ctrl_local.CS_time[12] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[12]
--operation mode is normal

L1_CS_ctrl_local.CS_time[12]_lut_out = DF1_MASTERHWDATA[12];
L1_CS_ctrl_local.CS_time[12] = DFFE(L1_CS_ctrl_local.CS_time[12]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1_CS_ctrl_local.CS_mode[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[0]
--operation mode is normal

L1_CS_ctrl_local.CS_mode[0]_lut_out = DF1_MASTERHWDATA[12];
L1_CS_ctrl_local.CS_mode[0] = DFFE(L1_CS_ctrl_local.CS_mode[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1L588 is slaveregister:inst_slaveregister|i5464~486
--operation mode is normal

L1L588 = L1_CS_ctrl_local.CS_time[12] & (L1_CS_ctrl_local.CS_mode[0] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[12] & L1_CS_ctrl_local.CS_mode[0] & !VE1L53Q;


--L1L688 is slaveregister:inst_slaveregister|i5464~487
--operation mode is normal

L1L688 = L1_i959 & L1_i763 & L1L488 & L1L588;


--L1L788 is slaveregister:inst_slaveregister|i5464~488
--operation mode is normal

L1L788 = R34_sload_path[44] & (R34_sload_path[12] # VE1L53Q) # !R34_sload_path[44] & R34_sload_path[12] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_up[1][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][4]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[1][4]_lut_out = DF1_MASTERHWDATA[12];
L1_LC_ctrl_local.lc_cable_length_up[1][4] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[1][4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_self_window[2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_window[2]
--operation mode is normal

L1_LC_ctrl_local.lc_self_window[2]_lut_out = DF1_MASTERHWDATA[12];
L1_LC_ctrl_local.lc_self_window[2] = DFFE(L1_LC_ctrl_local.lc_self_window[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L888 is slaveregister:inst_slaveregister|i5464~489
--operation mode is normal

L1L888 = L1_LC_ctrl_local.lc_cable_length_up[1][4] & (L1_LC_ctrl_local.lc_self_window[2] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[1][4] & L1_LC_ctrl_local.lc_self_window[2] & !VE1L53Q;


--L1L988 is slaveregister:inst_slaveregister|i5464~490
--operation mode is normal

L1L988 = L1_i763 & L1L888 & !L1_i959 # !L1_i763 & L1L788;


--L1_LC_ctrl_local.lc_cable_length_down[1][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][4]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[1][4]_lut_out = DF1_MASTERHWDATA[12];
L1_LC_ctrl_local.lc_cable_length_down[1][4] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[1][4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L098 is slaveregister:inst_slaveregister|i5464~491
--operation mode is normal

L1L098 = L1L688 # L1L988 # L1_LC_ctrl_local.lc_cable_length_down[1][4] & L1L859;


--N1L31Q is xfer_time:Inst_xfer_time|AHB_load[12]~reg0
--operation mode is normal

N1L31Q_lut_out = !N1_i5 & (N1L43 & N1L831 # !N1L43 & N1_i138);
N1L31Q = DFFE(N1L31Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMM_ctrl_local.id[44] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[44]
--operation mode is normal

L1_COMM_ctrl_local.id[44]_lut_out = DF1_MASTERHWDATA[12];
L1_COMM_ctrl_local.id[44] = DFFE(L1_COMM_ctrl_local.id[44]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1L196 is slaveregister:inst_slaveregister|i5208~588
--operation mode is normal

L1L196 = L1_i3270 & N1L31Q & L1L104 # !L1_i3270 & L1_COMM_ctrl_local.id[44];


--L1L296 is slaveregister:inst_slaveregister|i5208~589
--operation mode is normal

L1L296 = L1L556 & L1L164 & L1L154 & L1L196;


--J1_RM_sn_data[12] is rate_meters:inst_rate_meters|RM_sn_data[12]
--operation mode is normal

J1_RM_sn_data[12]_lut_out = R24_q[0];
J1_RM_sn_data[12] = DFFE(J1_RM_sn_data[12]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L396 is slaveregister:inst_slaveregister|i5208~590
--operation mode is normal

L1L396 = L1L813 & J1_RM_sn_data[12] & !L1_i1639 & !VE1L63Q;


--V1_inst16[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[12]
--operation mode is normal

V1_inst16[12]_lut_out = R81_q[12];
V1_inst16[12] = DFFE(V1_inst16[12]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1L496 is slaveregister:inst_slaveregister|i5208~591
--operation mode is normal

L1L496 = L1L556 & (L1L396 # V1_inst16[12] & L1L264);


--L1L676 is slaveregister:inst_slaveregister|i5207~580
--operation mode is normal

L1L676 = L1_i2901 & L1_i1583 & (L1_i1639 # !L1L623);


--L1_COMM_ctrl_local.id[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[12]
--operation mode is normal

L1_COMM_ctrl_local.id[12]_lut_out = DF1_MASTERHWDATA[12];
L1_COMM_ctrl_local.id[12] = DFFE(L1_COMM_ctrl_local.id[12]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L596 is slaveregister:inst_slaveregister|i5208~592
--operation mode is normal

L1L596 = L1_i3069 & L1_COMM_ctrl_local.id[12] & !L1_i3270 # !L1_i3069 & R7_pre_out[12];


--L1L696 is slaveregister:inst_slaveregister|i5208~593
--operation mode is normal

L1L696 = L1L164 & L1L676 & L1L596 & !VE1L53Q;


--J1_RM_rate_SPE[12] is rate_meters:inst_rate_meters|RM_rate_SPE[12]
--operation mode is normal

J1_RM_rate_SPE[12]_lut_out = R14_q[12];
J1_RM_rate_SPE[12] = DFFE(J1_RM_rate_SPE[12]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--J1_RM_rate_MPE[12] is rate_meters:inst_rate_meters|RM_rate_MPE[12]
--operation mode is normal

J1_RM_rate_MPE[12]_lut_out = R04_q[12];
J1_RM_rate_MPE[12] = DFFE(J1_RM_rate_MPE[12]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L796 is slaveregister:inst_slaveregister|i5208~594
--operation mode is normal

L1L796 = VE1L63Q & J1_RM_rate_MPE[12] & !VE1L53Q # !VE1L63Q & J1_RM_rate_SPE[12] & VE1L53Q;


--L1L896 is slaveregister:inst_slaveregister|i5208~595
--operation mode is normal

L1L896 = L1_i1499 & L1_i1583 & L1L796 & !L1_i1653;


--L1L996 is slaveregister:inst_slaveregister|i5208~596
--operation mode is normal

L1L996 = L1_i2901 & R5_sload_path[12] & !L1_i3069 # !L1_i2901 & R8_q[12];


--L1L007 is slaveregister:inst_slaveregister|i5208~597
--operation mode is normal

L1L007 = L1L896 # L1L556 & L1L164 & L1L996;


--L1L107 is slaveregister:inst_slaveregister|i5208~598
--operation mode is normal

L1L107 = L1L296 # L1L496 # L1L696 # L1L007;


--B1L02Q is calibration_sources:inst_calibration_sources|cs_flash_time[12]~reg0
--operation mode is normal

B1L02Q_lut_out = R34_sload_path[12];
B1L02Q = DFFE(B1L02Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--B1L25Q is calibration_sources:inst_calibration_sources|cs_flash_time[44]~reg0
--operation mode is normal

B1L25Q_lut_out = R34_sload_path[44];
B1L25Q = DFFE(B1L25Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L207 is slaveregister:inst_slaveregister|i5208~599
--operation mode is normal

L1L207 = L1_i1499 & B1L25Q & !L1_i1583 # !L1_i1499 & B1L02Q;


--L1L656 is slaveregister:inst_slaveregister|i5205~788
--operation mode is normal

L1L656 = L1_i1583 & (VE1L93Q # !L1L733 # !L1L623);


--L1_COMM_ctrl_local.tx_head[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[12]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[12]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[12] # !L1L8821 & L1_COMM_ctrl_local.tx_head[12]);
L1_COMM_ctrl_local.tx_head[12] = DFFE(L1_COMM_ctrl_local.tx_head[12]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1_COMM_ctrl_local.rx_tail[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[12]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[12]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[12] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[12]);
L1_COMM_ctrl_local.rx_tail[12] = DFFE(L1_COMM_ctrl_local.rx_tail[12]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L307 is slaveregister:inst_slaveregister|i5208~600
--operation mode is normal

L1L307 = L1_i2716 & L1_COMM_ctrl_local.rx_tail[12] & !L1_i2901 # !L1_i2716 & L1_COMM_ctrl_local.tx_head[12];


--L1L407 is slaveregister:inst_slaveregister|i5208~601
--operation mode is normal

L1L407 = L1L207 # L1L125 & L1L656 & L1L307;


--L1L198 is slaveregister:inst_slaveregister|i5464~492
--operation mode is normal

L1L198 = L1L098 # L1L369 & (L1L107 # L1L407);


--BF1_q[13] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13]
BF1_q[13]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[13]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[13] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[13]_write_address, BF1_q[13]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[13] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[13]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[13]_lut_out = DF1_MASTERHWDATA[13];
L1_DAQ_ctrl_local.trigger_enable[13] = DFFE(L1_DAQ_ctrl_local.trigger_enable[13]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L9321 is slaveregister:inst_slaveregister|i5655~133
--operation mode is normal

L1L9321 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[13] & !L1_i150 # !L1_i38 & BF1_q[13];


--L1L8421 is slaveregister:inst_slaveregister|i5656~146
--operation mode is normal

L1L8421 = L1L5421 & (VE1L34Q # VE1L24Q # !L1L192);


--L1L0421 is slaveregister:inst_slaveregister|i5655~134
--operation mode is normal

L1L0421 = L1L9321 # SD1_start_address[13] & L1L8421 & !L1_i412;


--L1_DAQ_ctrl_local.ATWD_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.ATWD_mode[1]
--operation mode is normal

L1_DAQ_ctrl_local.ATWD_mode[1]_lut_out = DF1_MASTERHWDATA[13];
L1_DAQ_ctrl_local.ATWD_mode[1] = DFFE(L1_DAQ_ctrl_local.ATWD_mode[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--BF1_q[14] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14]
BF1_q[14]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[14]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[14] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[14]_write_address, BF1_q[14]_read_address);


--L1_DAQ_ctrl_local.trigger_enable[14] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[14]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[14]_lut_out = DF1_MASTERHWDATA[14];
L1_DAQ_ctrl_local.trigger_enable[14] = DFFE(L1_DAQ_ctrl_local.trigger_enable[14]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L6321 is slaveregister:inst_slaveregister|i5654~63
--operation mode is normal

L1L6321 = L1_i38 & L1_DAQ_ctrl_local.trigger_enable[14] & !L1_i150 # !L1_i38 & BF1_q[14];


--L1L8621 is slaveregister:inst_slaveregister|i5666~129
--operation mode is normal

L1L8621 = L1L103 & L1_i38 & VE1L53Q & !VE1L73Q;


--L1_DAQ_ctrl_local.trigger_enable[15] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[15]
--operation mode is normal

L1_DAQ_ctrl_local.trigger_enable[15]_lut_out = DF1_MASTERHWDATA[15];
L1_DAQ_ctrl_local.trigger_enable[15] = DFFE(L1_DAQ_ctrl_local.trigger_enable[15]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L372);


--L1L3321 is slaveregister:inst_slaveregister|i5653~74
--operation mode is normal

L1L3321 = L1_i38 & L1L892 & L1_DAQ_ctrl_local.trigger_enable[15] & !VE1L73Q;


--BF1_q[15] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15]
BF1_q[15]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[15]_read_address = RD_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q);
BF1_q[15] = MEMORY_SEGMENT(, , , , , , , , , BF1_q[15]_write_address, BF1_q[15]_read_address);


--L1_DAQ_ctrl_local.LC_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LC_mode[0]
--operation mode is normal

L1_DAQ_ctrl_local.LC_mode[0]_lut_out = DF1_MASTERHWDATA[16];
L1_DAQ_ctrl_local.LC_mode[0] = DFFE(L1_DAQ_ctrl_local.LC_mode[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--L1L6021 is slaveregister:inst_slaveregister|i5652~504
--operation mode is normal

L1L6021 = L1_i38 & L1L892 & L1_DAQ_ctrl_local.LC_mode[0] & VE1L73Q;


--L1L7021 is slaveregister:inst_slaveregister|i5652~505
--operation mode is normal

L1L7021 = L1_i1924 & L1L454 & L1L554 & !L1L033;


--L1L8021 is slaveregister:inst_slaveregister|i5652~506
--operation mode is normal

L1L8021 = L1_i959 & L1_i763 & L1_i1078 & L1_i602;

--L1L2321 is slaveregister:inst_slaveregister|i5652~535
--operation mode is normal

L1L2321 = L1_i959 & L1_i763 & L1_i1078 & L1_i602;


--L1_COMM_ctrl_local.id[16] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[16]
--operation mode is normal

L1_COMM_ctrl_local.id[16]_lut_out = DF1_MASTERHWDATA[16];
L1_COMM_ctrl_local.id[16] = DFFE(L1_COMM_ctrl_local.id[16]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L9021 is slaveregister:inst_slaveregister|i5652~507
--operation mode is normal

L1L9021 = L1L104 & (L1_COMM_ctrl_local.id[16] # L1_i3270) # !L1L104 & L1_COMM_ctrl_local.id[16] & !L1_i3270;


--L1L0121 is slaveregister:inst_slaveregister|i5652~508
--operation mode is normal

L1L0121 = L1L4901 & L1L8021 & L1L9021 & !VE1L53Q;


--L1L1121 is slaveregister:inst_slaveregister|i5652~509
--operation mode is normal

L1L1121 = L1L7021 & L1L0121 & (L1_i1653 # VE1L63Q);


--L1_RM_ctrl_local.rm_rate_dead[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[0]
--operation mode is normal

L1_RM_ctrl_local.rm_rate_dead[0]_lut_out = DF1_MASTERHWDATA[16];
L1_RM_ctrl_local.rm_rate_dead[0] = DFFE(L1_RM_ctrl_local.rm_rate_dead[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L3541);


--L1L2121 is slaveregister:inst_slaveregister|i5652~510
--operation mode is normal

L1L2121 = L1L623 & L1_RM_ctrl_local.rm_rate_dead[0] & !L1_i1639 & !VE1L63Q;


--L1_RM_ctrl_local.rm_sn_dead[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[0]
--operation mode is normal

L1_RM_ctrl_local.rm_sn_dead[0]_lut_out = DF1_MASTERHWDATA[16];
L1_RM_ctrl_local.rm_sn_dead[0] = DFFE(L1_RM_ctrl_local.rm_sn_dead[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L0641);


--L1L7501 is slaveregister:inst_slaveregister|i5642~1004
--operation mode is normal

L1L7501 = L1L813 & !L1L623 & !L1_i1639 & !VE1L63Q;


--L1L3121 is slaveregister:inst_slaveregister|i5652~511
--operation mode is normal

L1L3121 = L1L2121 # L1_RM_ctrl_local.rm_sn_dead[0] & L1L7501 & !L1L033;


--L1L4121 is slaveregister:inst_slaveregister|i5652~512
--operation mode is normal

L1L4121 = L1L4901 & L1L8021 & L1L3121 & !VE1L53Q;


--L1L5121 is slaveregister:inst_slaveregister|i5652~513
--operation mode is normal

L1L5121 = L1_i602 & L1L798 & R34_sload_path[16] # !L1_i602 & QD1L1Q;


--L1L2911 is slaveregister:inst_slaveregister|i5650~92
--operation mode is normal

L1L2911 = L1_i602 & (VE1L14Q # !L1L433 # !L1L613);


--L1_LC_ctrl_local.lc_cable_length_down[2][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][0]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[2][0]_lut_out = !DF1_MASTERHWDATA[16];
L1_LC_ctrl_local.lc_cable_length_down[2][0] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[2][0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L6121 is slaveregister:inst_slaveregister|i5652~514
--operation mode is normal

L1L6121 = L1_i959 & L1L227 & !L1_i1064 & !L1_LC_ctrl_local.lc_cable_length_down[2][0];


--L1_LC_ctrl_local.lc_pre_window[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[0]
--operation mode is normal

L1_LC_ctrl_local.lc_pre_window[0]_lut_out = DF1_MASTERHWDATA[16];
L1_LC_ctrl_local.lc_pre_window[0] = DFFE(L1_LC_ctrl_local.lc_pre_window[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L7121 is slaveregister:inst_slaveregister|i5652~515
--operation mode is normal

L1L7121 = L1_LC_ctrl_local.lc_pre_window[0] & !L1_i1064 & !VE1L63Q & !VE1L53Q;


--L1L8121 is slaveregister:inst_slaveregister|i5652~516
--operation mode is normal

L1L8121 = L1L5121 # L1L2911 & (L1L6121 # L1L7121);


--L1L9121 is slaveregister:inst_slaveregister|i5652~517
--operation mode is normal

L1L9121 = L1L4121 # L1L8121 # L1L1321;


--L1L0221 is slaveregister:inst_slaveregister|i5652~518
--operation mode is normal

L1L0221 = VE1L73Q & (L1L1121 # L1L9121) # !VE1L73Q & !L1L103 & (L1L1121 # L1L9121);


--L1L1221 is slaveregister:inst_slaveregister|i5652~519
--operation mode is normal

L1L1221 = L1_i426 & L1_i602 & L1L237 & L1L369;


--J1_RM_rate_MPE[16] is rate_meters:inst_rate_meters|RM_rate_MPE[16]
--operation mode is normal

J1_RM_rate_MPE[16]_lut_out = R04_q[16];
J1_RM_rate_MPE[16] = DFFE(J1_RM_rate_MPE[16]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L2221 is slaveregister:inst_slaveregister|i5652~520
--operation mode is normal

L1L2221 = L1L623 & L1L227 & J1_RM_rate_MPE[16] & !L1_i1639;


--N1L71Q is xfer_time:Inst_xfer_time|AHB_load[16]~reg0
--operation mode is normal

N1L71Q_lut_out = !N1_i5 & (N1L05 & N1L541 # !N1L05 & N1_max_cnt[0]);
N1L71Q = DFFE(N1L71Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L3221 is slaveregister:inst_slaveregister|i5652~521
--operation mode is normal

L1L3221 = L1_i3270 & N1L71Q & L1L104;


--L1L4221 is slaveregister:inst_slaveregister|i5652~522
--operation mode is normal

L1L4221 = L1L1221 & (L1L2221 # L1L7021 & L1L3221);


--L1L569 is slaveregister:inst_slaveregister|i5479~768
--operation mode is normal

L1L569 = L1_i763 & VE1L53Q & (L1_i1064 # VE1L63Q);


--L1_CS_ctrl_local.CS_time[16] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[16]
--operation mode is normal

L1_CS_ctrl_local.CS_time[16]_lut_out = DF1_MASTERHWDATA[16];
L1_CS_ctrl_local.CS_time[16] = DFFE(L1_CS_ctrl_local.CS_time[16]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--B1L42Q is calibration_sources:inst_calibration_sources|cs_flash_time[16]~reg0
--operation mode is normal

B1L42Q_lut_out = R34_sload_path[16];
B1L42Q = DFFE(B1L42Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L5221 is slaveregister:inst_slaveregister|i5652~523
--operation mode is normal

L1L5221 = B1L42Q & VE1L63Q;


--L1L6221 is slaveregister:inst_slaveregister|i5652~524
--operation mode is normal

L1L6221 = L1L488 & (L1_CS_ctrl_local.CS_time[16] # L1L5221 & !L1_i1499) # !L1L488 & L1L5221 & !L1_i1499;


--J1_RM_rate_SPE[16] is rate_meters:inst_rate_meters|RM_rate_SPE[16]
--operation mode is normal

J1_RM_rate_SPE[16]_lut_out = R14_q[16];
J1_RM_rate_SPE[16] = DFFE(J1_RM_rate_SPE[16]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1L7221 is slaveregister:inst_slaveregister|i5652~525
--operation mode is normal

L1L7221 = L1L623 & J1_RM_rate_SPE[16] & !L1_i1639 & !VE1L63Q;


--J1_RM_sn_data[16] is rate_meters:inst_rate_meters|RM_sn_data[16]
--operation mode is normal

J1_RM_sn_data[16]_lut_out = J1_RM_sn_data_int[16];
J1_RM_sn_data[16] = DFFE(J1_RM_sn_data[16]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L8221 is slaveregister:inst_slaveregister|i5652~526
--operation mode is normal

L1L8221 = L1_i1176 & (L1L7221 # J1_RM_sn_data[16] & L1L7501);


--L1L9221 is slaveregister:inst_slaveregister|i5652~527
--operation mode is normal

L1L9221 = L1_i426 & L1L569 & (L1L6221 # L1L8221);


--L1_LC_ctrl_local.lc_cable_length_up[2][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][0]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[2][0]_lut_out = !DF1_MASTERHWDATA[16];
L1_LC_ctrl_local.lc_cable_length_up[2][0] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[2][0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1L0321 is slaveregister:inst_slaveregister|i5652~528
--operation mode is normal

L1L0321 = L1_i426 & L1L119 & !L1_LC_ctrl_local.lc_cable_length_up[2][0] # !L1_i426 & SD1_start_address[16];


--L1L0021 is slaveregister:inst_slaveregister|i5651~69
--operation mode is normal

L1L0021 = L1L7721 & R34_sload_path[17] & !L1_i763 & !VE1L53Q;


--L1_DAQ_ctrl_local.LC_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LC_mode[1]
--operation mode is normal

L1_DAQ_ctrl_local.LC_mode[1]_lut_out = DF1_MASTERHWDATA[17];
L1_DAQ_ctrl_local.LC_mode[1] = DFFE(L1_DAQ_ctrl_local.LC_mode[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--L1L1021 is slaveregister:inst_slaveregister|i5651~70
--operation mode is normal

L1L1021 = L1L2721 & (DF1_SLAVEBUSERRINT # L1_DAQ_ctrl_local.LC_mode[1] & !L1_i334) # !L1L2721 & L1_DAQ_ctrl_local.LC_mode[1] & !L1_i334;


--L1L2021 is slaveregister:inst_slaveregister|i5651~71
--operation mode is normal

L1L2021 = L1L0021 # L1L1021 # L1L389 & SD1_start_address[17];


--L1L3911 is slaveregister:inst_slaveregister|i5650~93
--operation mode is normal

L1L3911 = L1L302 & (VE1L53Q # VE1L73Q # !L1L103);


--L1L4911 is slaveregister:inst_slaveregister|i5650~94
--operation mode is normal

L1L4911 = L1L103 & SD1_start_address[18] & VE1L53Q & !VE1L73Q;


--L1L5911 is slaveregister:inst_slaveregister|i5650~95
--operation mode is normal

L1L5911 = L1L798 & R34_sload_path[18] & (L1_i412 # !L1L403);


--E1_AHB_ERROR_latch is DOMstatus:inst_DOMstatus|AHB_ERROR_latch
--operation mode is normal

E1_AHB_ERROR_latch_lut_out = VCC;
E1_AHB_ERROR_latch = DFFE(E1_AHB_ERROR_latch_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , QD1L1Q);


--L1L6911 is slaveregister:inst_slaveregister|i5650~96
--operation mode is normal

L1L6911 = VE1L73Q & !L1_i412 & !VE1L63Q & !VE1L53Q;


--L1L7911 is slaveregister:inst_slaveregister|i5650~97
--operation mode is normal

L1L7911 = L1L4911 # L1L5911 # E1_AHB_ERROR_latch & L1L6911;


--L1L8911 is slaveregister:inst_slaveregister|i5650~98
--operation mode is normal

L1L8911 = L1_i763 & !L1L389 & (L1_i412 # !L1L403);

--L1L9911 is slaveregister:inst_slaveregister|i5650~101
--operation mode is normal

L1L9911 = L1_i763 & !L1L389 & (L1_i412 # !L1L403);


--L1_LC_ctrl_local.lc_cable_length_up[2][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][2]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[2][2]_lut_out = DF1_MASTERHWDATA[18];
L1_LC_ctrl_local.lc_cable_length_up[2][2] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[2][2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_pre_window[2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[2]
--operation mode is normal

L1_LC_ctrl_local.lc_pre_window[2]_lut_out = DF1_MASTERHWDATA[18];
L1_LC_ctrl_local.lc_pre_window[2] = DFFE(L1_LC_ctrl_local.lc_pre_window[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L328 is slaveregister:inst_slaveregister|i5394~1671
--operation mode is normal

L1L328 = L1_LC_ctrl_local.lc_cable_length_up[2][2] & (L1_LC_ctrl_local.lc_pre_window[2] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[2][2] & L1_LC_ctrl_local.lc_pre_window[2] & !VE1L53Q;


--L1L428 is slaveregister:inst_slaveregister|i5394~1672
--operation mode is normal

L1L428 = L1L148 # L1L328 & !L1_i1064 & !VE1L63Q;


--B1L62Q is calibration_sources:inst_calibration_sources|cs_flash_time[18]~reg0
--operation mode is normal

B1L62Q_lut_out = R34_sload_path[18];
B1L62Q = DFFE(B1L62Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L528 is slaveregister:inst_slaveregister|i5394~1673
--operation mode is normal

L1L528 = L1_i959 & L1_i1078 & B1L62Q & !L1_i1499;


--L1L397 is slaveregister:inst_slaveregister|i5393~1230
--operation mode is normal

L1L397 = L1_i959 & L1_i1499 & L1_i1078 & L1_i1583;


--L1L8501 is slaveregister:inst_slaveregister|i5642~1005
--operation mode is normal

L1L8501 = L1L163 & VE1L83Q & !L1_i2425 & !VE1L53Q;


--L1_COMM_ctrl_local.id[18] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[18]
--operation mode is normal

L1_COMM_ctrl_local.id[18]_lut_out = DF1_MASTERHWDATA[18];
L1_COMM_ctrl_local.id[18] = DFFE(L1_COMM_ctrl_local.id[18]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L628 is slaveregister:inst_slaveregister|i5394~1674
--operation mode is normal

L1L628 = L1L8501 & L1_COMM_ctrl_local.id[18] & L1L7021 & !L1L723;


--J1_RM_rate_SPE[18] is rate_meters:inst_rate_meters|RM_rate_SPE[18]
--operation mode is normal

J1_RM_rate_SPE[18]_lut_out = R14_q[18];
J1_RM_rate_SPE[18] = DFFE(J1_RM_rate_SPE[18]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1_RM_ctrl_local.rm_rate_dead[2] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[2]
--operation mode is normal

L1_RM_ctrl_local.rm_rate_dead[2]_lut_out = DF1_MASTERHWDATA[18];
L1_RM_ctrl_local.rm_rate_dead[2] = DFFE(L1_RM_ctrl_local.rm_rate_dead[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L3541);


--L1L728 is slaveregister:inst_slaveregister|i5394~1675
--operation mode is normal

L1L728 = J1_RM_rate_SPE[18] & (L1_RM_ctrl_local.rm_rate_dead[2] # VE1L53Q) # !J1_RM_rate_SPE[18] & L1_RM_ctrl_local.rm_rate_dead[2] & !VE1L53Q;


--L1L828 is slaveregister:inst_slaveregister|i5394~1676
--operation mode is normal

L1L828 = L1L623 & L1L728 & !L1_i1639 & !VE1L63Q;


--J1_RM_sn_data[18] is rate_meters:inst_rate_meters|RM_sn_data[18]
--operation mode is normal

J1_RM_sn_data[18]_lut_out = J1_RM_sn_data_int[18];
J1_RM_sn_data[18] = DFFE(J1_RM_sn_data[18]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1_RM_ctrl_local.rm_sn_dead[2] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[2]
--operation mode is normal

L1_RM_ctrl_local.rm_sn_dead[2]_lut_out = DF1_MASTERHWDATA[18];
L1_RM_ctrl_local.rm_sn_dead[2] = DFFE(L1_RM_ctrl_local.rm_sn_dead[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L0641);


--L1L928 is slaveregister:inst_slaveregister|i5394~1677
--operation mode is normal

L1L928 = J1_RM_sn_data[18] & (L1_RM_ctrl_local.rm_sn_dead[2] # VE1L53Q) # !J1_RM_sn_data[18] & L1_RM_ctrl_local.rm_sn_dead[2] & !VE1L53Q;


--L1L038 is slaveregister:inst_slaveregister|i5394~1678
--operation mode is normal

L1L038 = L1L828 # L1L7501 & L1L928 & !L1L033;


--J1_RM_rate_MPE[18] is rate_meters:inst_rate_meters|RM_rate_MPE[18]
--operation mode is normal

J1_RM_rate_MPE[18]_lut_out = R04_q[18];
J1_RM_rate_MPE[18] = DFFE(J1_RM_rate_MPE[18]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L138 is slaveregister:inst_slaveregister|i5394~1679
--operation mode is normal

L1L138 = L1L038 # L1L033 & J1_RM_rate_MPE[18] & !L1L723;


--L1L248 is slaveregister:inst_slaveregister|i5395~1693
--operation mode is normal

L1L248 = L1_i3270 & (L1_i3537 # VE1L63Q # VE1L73Q);


--L1_COMPR_ctrl_local.ATWDb3thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[2]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb3thres[2]_lut_out = DF1_MASTERHWDATA[18];
L1_COMPR_ctrl_local.ATWDb3thres[2] = DFFE(L1_COMPR_ctrl_local.ATWDb3thres[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1_COMPR_ctrl_local.ATWDb1thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[2]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb1thres[2]_lut_out = DF1_MASTERHWDATA[18];
L1_COMPR_ctrl_local.ATWDb1thres[2] = DFFE(L1_COMPR_ctrl_local.ATWDb1thres[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L238 is slaveregister:inst_slaveregister|i5394~1680
--operation mode is normal

L1L238 = L1_COMPR_ctrl_local.ATWDb3thres[2] & (L1_COMPR_ctrl_local.ATWDb1thres[2] # VE1L53Q) # !L1_COMPR_ctrl_local.ATWDb3thres[2] & L1_COMPR_ctrl_local.ATWDb1thres[2] & !VE1L53Q;


--L1L338 is slaveregister:inst_slaveregister|i5394~1681
--operation mode is normal

L1L338 = L1L613 & L1L163 & L1L238 & !L1L553;


--N1L91Q is xfer_time:Inst_xfer_time|AHB_load[18]~reg0
--operation mode is normal

N1L91Q_lut_out = !N1_i5 & (N1L05 & N1L941 # !N1L05 & N1_max_cnt[2]);
N1L91Q = DFFE(N1L91Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L438 is slaveregister:inst_slaveregister|i5394~1682
--operation mode is normal

L1L438 = L1L338 # L1L363 & (N1L91Q # !VE1L53Q);


--L1_COMPR_ctrl_local.ATWDa3thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[2]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa3thres[2]_lut_out = DF1_MASTERHWDATA[18];
L1_COMPR_ctrl_local.ATWDa3thres[2] = DFFE(L1_COMPR_ctrl_local.ATWDa3thres[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1_COMPR_ctrl_local.ATWDa1thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[2]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa1thres[2]_lut_out = DF1_MASTERHWDATA[18];
L1_COMPR_ctrl_local.ATWDa1thres[2] = DFFE(L1_COMPR_ctrl_local.ATWDa1thres[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L538 is slaveregister:inst_slaveregister|i5394~1683
--operation mode is normal

L1L538 = L1_COMPR_ctrl_local.ATWDa3thres[2] & (L1_COMPR_ctrl_local.ATWDa1thres[2] # VE1L53Q) # !L1_COMPR_ctrl_local.ATWDa3thres[2] & L1_COMPR_ctrl_local.ATWDa1thres[2] & !VE1L53Q;


--L1L638 is slaveregister:inst_slaveregister|i5394~1684
--operation mode is normal

L1L638 = VE1L63Q & (L1_i3544 & L1L438 # !L1_i3544 & L1L538) # !VE1L63Q & L1L438;


--L1L738 is slaveregister:inst_slaveregister|i5394~1685
--operation mode is normal

L1L738 = L1L7021 & L1L248 & L1L638 & !L1L723;


--L1L838 is slaveregister:inst_slaveregister|i5394~1686
--operation mode is normal

L1L838 = L1L397 & (L1L628 # L1L138 # L1L738);


--L1L938 is slaveregister:inst_slaveregister|i5394~1687
--operation mode is normal

L1L938 = L1L428 # L1L449 & (L1L528 # L1L838);


--L1L8811 is slaveregister:inst_slaveregister|i5649~44
--operation mode is normal

L1L8811 = L1L103 & SD1_start_address[19] & VE1L53Q & !VE1L73Q;


--L1L9811 is slaveregister:inst_slaveregister|i5649~45
--operation mode is normal

L1L9811 = L1L798 & R34_sload_path[19] & (L1_i412 # !L1L403);


--E1_slavebuserrint_latch is DOMstatus:inst_DOMstatus|slavebuserrint_latch
--operation mode is normal

E1_slavebuserrint_latch_lut_out = VCC;
E1_slavebuserrint_latch = DFFE(E1_slavebuserrint_latch_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , DF1_SLAVEBUSERRINT);


--L1L0911 is slaveregister:inst_slaveregister|i5649~46
--operation mode is normal

L1L0911 = L1L8811 # L1L9811 # E1_slavebuserrint_latch & L1L6911;


--L1L8611 is slaveregister:inst_slaveregister|i5648~791
--operation mode is normal

L1L8611 = L1L202 & L1L798 & L1L7721 & R34_sload_path[20];


--L1_DAQ_ctrl_local.LBM_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_mode[0]
--operation mode is normal

L1_DAQ_ctrl_local.LBM_mode[0]_lut_out = DF1_MASTERHWDATA[20];
L1_DAQ_ctrl_local.LBM_mode[0] = DFFE(L1_DAQ_ctrl_local.LBM_mode[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--L1L9611 is slaveregister:inst_slaveregister|i5648~792
--operation mode is normal

L1L9611 = L1_i38 & L1L892 & L1_DAQ_ctrl_local.LBM_mode[0] & VE1L73Q;


--SD1L634Q is daq:inst_daq|mem_interface:inst_mem_interface|state~25
--operation mode is normal

SD1L634Q_lut_out = SD1L534Q & (SD1L634Q # DF1_SLAVEHREADYO) # !SD1L534Q & SD1L634Q & !DF1_SLAVEHREADYO;
SD1L634Q = DFFE(SD1L634Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L534Q is daq:inst_daq|mem_interface:inst_mem_interface|state~24
--operation mode is normal

SD1L534Q_lut_out = SD1L434Q & (SD1L534Q # DF1_SLAVEHREADYO) # !SD1L434Q & SD1L534Q & !DF1_SLAVEHREADYO;
SD1L534Q = DFFE(SD1L534Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L434Q is daq:inst_daq|mem_interface:inst_mem_interface|state~23
--operation mode is normal

SD1L434Q_lut_out = SD1L334Q & (SD1L434Q & !DF1_SLAVEHREADYO # !SD1L4) # !SD1L334Q & SD1L434Q & !DF1_SLAVEHREADYO;
SD1L434Q = DFFE(SD1L434Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L063 is daq:inst_daq|mem_interface:inst_mem_interface|i~4895
--operation mode is normal

SD1L063 = !SD1L634Q & !SD1L534Q & !SD1L434Q;


--SD1L734Q is daq:inst_daq|mem_interface:inst_mem_interface|state~26
--operation mode is normal

SD1L734Q_lut_out = SD1L634Q & (SD1L734Q # DF1_SLAVEHREADYO) # !SD1L634Q & SD1L734Q & !DF1_SLAVEHREADYO;
SD1L734Q = DFFE(SD1L734Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L934Q is daq:inst_daq|mem_interface:inst_mem_interface|state~28
--operation mode is normal

SD1L934Q_lut_out = SD1L45 & (SD1L283 # SD1L183 & SD1L934Q) # !SD1L45 & SD1L183 & SD1L934Q;
SD1L934Q = DFFE(SD1L934Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L834Q is daq:inst_daq|mem_interface:inst_mem_interface|state~27
--operation mode is normal

SD1L834Q_lut_out = SD1L21 & (SD1L834Q # SD1L11 & SD1L734Q) # !SD1L21 & SD1L11 & SD1L734Q;
SD1L834Q = DFFE(SD1L834Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L163 is daq:inst_daq|mem_interface:inst_mem_interface|i~4896
--operation mode is normal

SD1L163 = SD1L063 & !SD1L734Q & !SD1L934Q & !SD1L834Q;


--L1L0711 is slaveregister:inst_slaveregister|i5648~793
--operation mode is normal

L1L0711 = L1L9611 # L1L202 & L1L2721 & !SD1L163;


--L1L1711 is slaveregister:inst_slaveregister|i5648~794
--operation mode is normal

L1L1711 = L1L103 & L1L202 & VE1L53Q & !VE1L73Q;


--L1L2711 is slaveregister:inst_slaveregister|i5648~795
--operation mode is normal

L1L2711 = L1L8611 # L1L0711 # SD1_start_address[20] & L1L1711;


--L1L3711 is slaveregister:inst_slaveregister|i5648~796
--operation mode is normal

L1L3711 = L1_i763 & L1_i38 & L1_i150 & L1L7721;


--L1L4711 is slaveregister:inst_slaveregister|i5648~797
--operation mode is normal

L1L4711 = L1_i1064 & L1L4901 & !VE1L53Q;

--L1L7811 is slaveregister:inst_slaveregister|i5648~812
--operation mode is normal

L1L7811 = L1_i1064 & L1L4901 & !VE1L53Q;


--L1_COMM_ctrl_local.id[20] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[20]
--operation mode is normal

L1_COMM_ctrl_local.id[20]_lut_out = DF1_MASTERHWDATA[20];
L1_COMM_ctrl_local.id[20] = DFFE(L1_COMM_ctrl_local.id[20]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L5711 is slaveregister:inst_slaveregister|i5648~798
--operation mode is normal

L1L5711 = L1_COMM_ctrl_local.id[20] & L1L7021 & !L1_i3270 & !L1L723;


--L1_RM_ctrl_local.rm_rate_dead[4] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[4]
--operation mode is normal

L1_RM_ctrl_local.rm_rate_dead[4]_lut_out = DF1_MASTERHWDATA[20];
L1_RM_ctrl_local.rm_rate_dead[4] = DFFE(L1_RM_ctrl_local.rm_rate_dead[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L3541);


--L1L6711 is slaveregister:inst_slaveregister|i5648~799
--operation mode is normal

L1L6711 = L1L4711 & (L1L5711 # L1L723 & L1_RM_ctrl_local.rm_rate_dead[4]);


--L1_LC_ctrl_local.lc_cable_length_up[2][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][4]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[2][4]_lut_out = DF1_MASTERHWDATA[20];
L1_LC_ctrl_local.lc_cable_length_up[2][4] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[2][4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_pre_window[4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[4]
--operation mode is normal

L1_LC_ctrl_local.lc_pre_window[4]_lut_out = DF1_MASTERHWDATA[20];
L1_LC_ctrl_local.lc_pre_window[4] = DFFE(L1_LC_ctrl_local.lc_pre_window[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L7711 is slaveregister:inst_slaveregister|i5648~800
--operation mode is normal

L1L7711 = L1_LC_ctrl_local.lc_cable_length_up[2][4] & (L1_LC_ctrl_local.lc_pre_window[4] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[2][4] & L1_LC_ctrl_local.lc_pre_window[4] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_down[2][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][4]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[2][4]_lut_out = DF1_MASTERHWDATA[20];
L1_LC_ctrl_local.lc_cable_length_down[2][4] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[2][4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L8711 is slaveregister:inst_slaveregister|i5648~801
--operation mode is normal

L1L8711 = L1_i959 & L1_LC_ctrl_local.lc_cable_length_down[2][4] & !L1_i1078 # !L1_i959 & L1L7711;


--L1L9711 is slaveregister:inst_slaveregister|i5648~802
--operation mode is normal

L1L9711 = VE1L53Q & (L1_i1064 # VE1L63Q);


--J1_RM_rate_SPE[20] is rate_meters:inst_rate_meters|RM_rate_SPE[20]
--operation mode is normal

J1_RM_rate_SPE[20]_lut_out = R14_q[20];
J1_RM_rate_SPE[20] = DFFE(J1_RM_rate_SPE[20]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1L0811 is slaveregister:inst_slaveregister|i5648~803
--operation mode is normal

L1L0811 = L1L623 & J1_RM_rate_SPE[20] & !L1_i1639 & !VE1L63Q;


--J1_RM_sn_data[20] is rate_meters:inst_rate_meters|RM_sn_data[20]
--operation mode is normal

J1_RM_sn_data[20]_lut_out = J1_RM_sn_data_int[20];
J1_RM_sn_data[20] = DFFE(J1_RM_sn_data[20]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L1811 is slaveregister:inst_slaveregister|i5648~804
--operation mode is normal

L1L1811 = L1_i1176 & (L1L0811 # J1_RM_sn_data[20] & L1L7501);


--B1L82Q is calibration_sources:inst_calibration_sources|cs_flash_time[20]~reg0
--operation mode is normal

B1L82Q_lut_out = R34_sload_path[20];
B1L82Q = DFFE(B1L82Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[20] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[20]
--operation mode is normal

L1_CS_ctrl_local.CS_time[20]_lut_out = DF1_MASTERHWDATA[20];
L1_CS_ctrl_local.CS_time[20] = DFFE(L1_CS_ctrl_local.CS_time[20]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L2811 is slaveregister:inst_slaveregister|i5648~805
--operation mode is normal

L1L2811 = B1L82Q & (L1_CS_ctrl_local.CS_time[20] # VE1L63Q) # !B1L82Q & L1_CS_ctrl_local.CS_time[20] & !VE1L63Q;


--L1L3811 is slaveregister:inst_slaveregister|i5648~806
--operation mode is normal

L1L3811 = L1L613 & L1L813 & L1L2811 & !VE1L14Q;


--L1L4811 is slaveregister:inst_slaveregister|i5648~807
--operation mode is normal

L1L4811 = L1L8711 # L1L9711 & (L1L1811 # L1L3811);


--J1_RM_rate_MPE[20] is rate_meters:inst_rate_meters|RM_rate_MPE[20]
--operation mode is normal

J1_RM_rate_MPE[20]_lut_out = R04_q[20];
J1_RM_rate_MPE[20] = DFFE(J1_RM_rate_MPE[20]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L497 is slaveregister:inst_slaveregister|i5393~1231
--operation mode is normal

L1L497 = L1_i959 & L1_i1176 & L1_i1078 & L1_i1583;

--L1L128 is slaveregister:inst_slaveregister|i5393~1276
--operation mode is normal

L1L128 = L1_i959 & L1_i1176 & L1_i1078 & L1_i1583;


--L1L5811 is slaveregister:inst_slaveregister|i5648~808
--operation mode is normal

L1L5811 = L1L4811 # J1_RM_rate_MPE[20] & L1L497 & L1L437;


--L1_i3457 is slaveregister:inst_slaveregister|i3457
--operation mode is normal

L1_i3457 = L1L553 # VE1L63Q # VE1L73Q # !L1L613;


--L1L348 is slaveregister:inst_slaveregister|i5395~1694
--operation mode is normal

L1L348 = L1_i3457 & L1_i3270 & L1L7021 & !L1L723;

--L1L368 is slaveregister:inst_slaveregister|i5395~1717
--operation mode is normal

L1L368 = L1_i3457 & L1_i3270 & L1L7021 & !L1L723;


--L1_COMPR_ctrl_local.ATWDb1thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[4]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb1thres[4]_lut_out = DF1_MASTERHWDATA[20];
L1_COMPR_ctrl_local.ATWDb1thres[4] = DFFE(L1_COMPR_ctrl_local.ATWDb1thres[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L273 is slaveregister:inst_slaveregister|i4401~34
--operation mode is normal

L1L273 = L1L613 & L1L163 & L1_COMPR_ctrl_local.ATWDb1thres[4] & !L1L553;


--L1_COMPR_ctrl_local.ATWDa3thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[4]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa3thres[4]_lut_out = DF1_MASTERHWDATA[20];
L1_COMPR_ctrl_local.ATWDa3thres[4] = DFFE(L1_COMPR_ctrl_local.ATWDa3thres[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1_COMPR_ctrl_local.ATWDa1thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[4]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa1thres[4]_lut_out = DF1_MASTERHWDATA[20];
L1_COMPR_ctrl_local.ATWDa1thres[4] = DFFE(L1_COMPR_ctrl_local.ATWDa1thres[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L283 is slaveregister:inst_slaveregister|i4465~69
--operation mode is normal

L1L283 = VE1L53Q & (L1_COMPR_ctrl_local.ATWDa3thres[4] # !L1L753) # !VE1L53Q & L1L753 & L1_COMPR_ctrl_local.ATWDa1thres[4];


--N1L12Q is xfer_time:Inst_xfer_time|AHB_load[20]~reg0
--operation mode is normal

N1L12Q_lut_out = !N1_i5 & (N1L05 & N1L351 # !N1L05 & N1_max_cnt[4]);
N1L12Q = DFFE(N1L12Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMPR_ctrl_local.ATWDb3thres[4] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[4]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb3thres[4]_lut_out = DF1_MASTERHWDATA[20];
L1_COMPR_ctrl_local.ATWDb3thres[4] = DFFE(L1_COMPR_ctrl_local.ATWDb3thres[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1L373 is slaveregister:inst_slaveregister|i4401~68
--operation mode is normal

L1L373 = L1_i3759 & N1L12Q & L1L104 # !L1_i3759 & L1_COMPR_ctrl_local.ATWDb3thres[4];


--L1L383 is slaveregister:inst_slaveregister|i4465~70
--operation mode is normal

L1L383 = L1L283 & (L1L753 # L1L373) # !L1L283 & L1L273 & !L1L753;


--L1L6811 is slaveregister:inst_slaveregister|i5648~809
--operation mode is normal

L1L6811 = L1L5811 # L1L497 & L1L348 & L1L383;


--L1L3511 is slaveregister:inst_slaveregister|i5647~754
--operation mode is normal

L1L3511 = L1L202 & L1L798 & L1L7721 & R34_sload_path[21];


--L1_DAQ_ctrl_local.LBM_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_mode[1]
--operation mode is normal

L1_DAQ_ctrl_local.LBM_mode[1]_lut_out = DF1_MASTERHWDATA[21];
L1_DAQ_ctrl_local.LBM_mode[1] = DFFE(L1_DAQ_ctrl_local.LBM_mode[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--L1L4511 is slaveregister:inst_slaveregister|i5647~755
--operation mode is normal

L1L4511 = L1_i38 & L1L892 & L1_DAQ_ctrl_local.LBM_mode[1] & VE1L73Q;


--L1L5511 is slaveregister:inst_slaveregister|i5647~756
--operation mode is normal

L1L5511 = L1L4511 # L1L202 & SD1L244Q & L1L2721;


--L1L6511 is slaveregister:inst_slaveregister|i5647~757
--operation mode is normal

L1L6511 = L1L3511 # L1L5511 # SD1_start_address[21] & L1L1711;


--L1_COMM_ctrl_local.id[21] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[21]
--operation mode is normal

L1_COMM_ctrl_local.id[21]_lut_out = DF1_MASTERHWDATA[21];
L1_COMM_ctrl_local.id[21] = DFFE(L1_COMM_ctrl_local.id[21]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L7511 is slaveregister:inst_slaveregister|i5647~758
--operation mode is normal

L1L7511 = L1_COMM_ctrl_local.id[21] & L1L7021 & !L1_i3270 & !L1L723;


--L1_RM_ctrl_local.rm_rate_dead[5] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[5]
--operation mode is normal

L1_RM_ctrl_local.rm_rate_dead[5]_lut_out = DF1_MASTERHWDATA[21];
L1_RM_ctrl_local.rm_rate_dead[5] = DFFE(L1_RM_ctrl_local.rm_rate_dead[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L3541);


--L1L8511 is slaveregister:inst_slaveregister|i5647~759
--operation mode is normal

L1L8511 = L1L4711 & (L1L7511 # L1L723 & L1_RM_ctrl_local.rm_rate_dead[5]);


--L1_LC_ctrl_local.lc_cable_length_up[2][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][5]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[2][5]_lut_out = DF1_MASTERHWDATA[21];
L1_LC_ctrl_local.lc_cable_length_up[2][5] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[2][5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_pre_window[5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[5]
--operation mode is normal

L1_LC_ctrl_local.lc_pre_window[5]_lut_out = DF1_MASTERHWDATA[21];
L1_LC_ctrl_local.lc_pre_window[5] = DFFE(L1_LC_ctrl_local.lc_pre_window[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L9511 is slaveregister:inst_slaveregister|i5647~760
--operation mode is normal

L1L9511 = L1_LC_ctrl_local.lc_cable_length_up[2][5] & (L1_LC_ctrl_local.lc_pre_window[5] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[2][5] & L1_LC_ctrl_local.lc_pre_window[5] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_down[2][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][5]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[2][5]_lut_out = DF1_MASTERHWDATA[21];
L1_LC_ctrl_local.lc_cable_length_down[2][5] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[2][5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L0611 is slaveregister:inst_slaveregister|i5647~761
--operation mode is normal

L1L0611 = L1_i959 & L1_LC_ctrl_local.lc_cable_length_down[2][5] & !L1_i1078 # !L1_i959 & L1L9511;


--J1_RM_rate_SPE[21] is rate_meters:inst_rate_meters|RM_rate_SPE[21]
--operation mode is normal

J1_RM_rate_SPE[21]_lut_out = R14_q[21];
J1_RM_rate_SPE[21] = DFFE(J1_RM_rate_SPE[21]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1L1611 is slaveregister:inst_slaveregister|i5647~762
--operation mode is normal

L1L1611 = L1L623 & J1_RM_rate_SPE[21] & !L1_i1639 & !VE1L63Q;


--J1_RM_sn_data[21] is rate_meters:inst_rate_meters|RM_sn_data[21]
--operation mode is normal

J1_RM_sn_data[21]_lut_out = J1_RM_sn_data_int[21];
J1_RM_sn_data[21] = DFFE(J1_RM_sn_data[21]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L2611 is slaveregister:inst_slaveregister|i5647~763
--operation mode is normal

L1L2611 = L1_i1176 & (L1L1611 # J1_RM_sn_data[21] & L1L7501);


--B1L92Q is calibration_sources:inst_calibration_sources|cs_flash_time[21]~reg0
--operation mode is normal

B1L92Q_lut_out = R34_sload_path[21];
B1L92Q = DFFE(B1L92Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[21] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[21]
--operation mode is normal

L1_CS_ctrl_local.CS_time[21]_lut_out = DF1_MASTERHWDATA[21];
L1_CS_ctrl_local.CS_time[21] = DFFE(L1_CS_ctrl_local.CS_time[21]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L3611 is slaveregister:inst_slaveregister|i5647~764
--operation mode is normal

L1L3611 = B1L92Q & (L1_CS_ctrl_local.CS_time[21] # VE1L63Q) # !B1L92Q & L1_CS_ctrl_local.CS_time[21] & !VE1L63Q;


--L1L4611 is slaveregister:inst_slaveregister|i5647~765
--operation mode is normal

L1L4611 = L1L613 & L1L813 & L1L3611 & !VE1L14Q;


--L1L5611 is slaveregister:inst_slaveregister|i5647~766
--operation mode is normal

L1L5611 = L1L0611 # L1L9711 & (L1L2611 # L1L4611);


--J1_RM_rate_MPE[21] is rate_meters:inst_rate_meters|RM_rate_MPE[21]
--operation mode is normal

J1_RM_rate_MPE[21]_lut_out = R04_q[21];
J1_RM_rate_MPE[21] = DFFE(J1_RM_rate_MPE[21]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L6611 is slaveregister:inst_slaveregister|i5647~767
--operation mode is normal

L1L6611 = L1L5611 # J1_RM_rate_MPE[21] & L1L497 & L1L437;


--L1_COMPR_ctrl_local.ATWDb1thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[5]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb1thres[5]_lut_out = DF1_MASTERHWDATA[21];
L1_COMPR_ctrl_local.ATWDb1thres[5] = DFFE(L1_COMPR_ctrl_local.ATWDb1thres[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L073 is slaveregister:inst_slaveregister|i4400~34
--operation mode is normal

L1L073 = L1L613 & L1L163 & L1_COMPR_ctrl_local.ATWDb1thres[5] & !L1L553;


--L1_COMPR_ctrl_local.ATWDa3thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[5]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa3thres[5]_lut_out = DF1_MASTERHWDATA[21];
L1_COMPR_ctrl_local.ATWDa3thres[5] = DFFE(L1_COMPR_ctrl_local.ATWDa3thres[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1_COMPR_ctrl_local.ATWDa1thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[5]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa1thres[5]_lut_out = DF1_MASTERHWDATA[21];
L1_COMPR_ctrl_local.ATWDa1thres[5] = DFFE(L1_COMPR_ctrl_local.ATWDa1thres[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L083 is slaveregister:inst_slaveregister|i4464~69
--operation mode is normal

L1L083 = VE1L53Q & (L1_COMPR_ctrl_local.ATWDa3thres[5] # !L1L753) # !VE1L53Q & L1L753 & L1_COMPR_ctrl_local.ATWDa1thres[5];


--N1L22Q is xfer_time:Inst_xfer_time|AHB_load[21]~reg0
--operation mode is normal

N1L22Q_lut_out = !N1_i5 & (N1L05 & N1L551 # !N1L05 & N1_max_cnt[5]);
N1L22Q = DFFE(N1L22Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMPR_ctrl_local.ATWDb3thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[5]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb3thres[5]_lut_out = DF1_MASTERHWDATA[21];
L1_COMPR_ctrl_local.ATWDb3thres[5] = DFFE(L1_COMPR_ctrl_local.ATWDb3thres[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1L173 is slaveregister:inst_slaveregister|i4400~68
--operation mode is normal

L1L173 = L1_i3759 & N1L22Q & L1L104 # !L1_i3759 & L1_COMPR_ctrl_local.ATWDb3thres[5];


--L1L183 is slaveregister:inst_slaveregister|i4464~70
--operation mode is normal

L1L183 = L1L083 & (L1L753 # L1L173) # !L1L083 & L1L073 & !L1L753;


--L1L7611 is slaveregister:inst_slaveregister|i5647~768
--operation mode is normal

L1L7611 = L1L6611 # L1L497 & L1L348 & L1L183;


--L1L2311 is slaveregister:inst_slaveregister|i5646~760
--operation mode is normal

L1L2311 = L1L103 & SD1_start_address[22] & VE1L53Q & !VE1L73Q;


--L1L3311 is slaveregister:inst_slaveregister|i5646~761
--operation mode is normal

L1L3311 = L1L798 & R34_sload_path[22] & (L1_i412 # !L1L403);


--L1L4311 is slaveregister:inst_slaveregister|i5646~762
--operation mode is normal

L1L4311 = L1L9411 # L1L0511 # L1L2311 # L1L3311;


--L1L0401 is slaveregister:inst_slaveregister|i5640~382
--operation mode is normal

L1L0401 = L1_i426 & L1_i602 & L1L302;


--L1L8111 is slaveregister:inst_slaveregister|i5645~729
--operation mode is normal

L1L8111 = L1L568 & L1L0401 & (L1_i763 # VE1L53Q);


--L1L9111 is slaveregister:inst_slaveregister|i5645~730
--operation mode is normal

L1L9111 = L1_i1176 & (L1L9211 # L1L0311) # !L1_i1176 & L1L7111 & (L1L9211 # L1L0311);


--L1_COMM_ctrl_local.id[23] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[23]
--operation mode is normal

L1_COMM_ctrl_local.id[23]_lut_out = DF1_MASTERHWDATA[23];
L1_COMM_ctrl_local.id[23] = DFFE(L1_COMM_ctrl_local.id[23]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L0211 is slaveregister:inst_slaveregister|i5645~731
--operation mode is normal

L1L0211 = L1_COMM_ctrl_local.id[23] & L1L7021 & !L1_i3270 & !L1L723;


--L1_RM_ctrl_local.rm_rate_dead[7] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[7]
--operation mode is normal

L1_RM_ctrl_local.rm_rate_dead[7]_lut_out = DF1_MASTERHWDATA[23];
L1_RM_ctrl_local.rm_rate_dead[7] = DFFE(L1_RM_ctrl_local.rm_rate_dead[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L3541);


--L1L1211 is slaveregister:inst_slaveregister|i5645~732
--operation mode is normal

L1L1211 = L1L1311 & (L1L0211 # L1L723 & L1_RM_ctrl_local.rm_rate_dead[7]);


--J1_RM_rate_SPE[23] is rate_meters:inst_rate_meters|RM_rate_SPE[23]
--operation mode is normal

J1_RM_rate_SPE[23]_lut_out = R14_q[23];
J1_RM_rate_SPE[23] = DFFE(J1_RM_rate_SPE[23]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--J1_RM_sn_data[23] is rate_meters:inst_rate_meters|RM_sn_data[23]
--operation mode is normal

J1_RM_sn_data[23]_lut_out = J1_RM_sn_data_int[23];
J1_RM_sn_data[23] = DFFE(J1_RM_sn_data[23]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L2211 is slaveregister:inst_slaveregister|i5645~733
--operation mode is normal

L1L2211 = L1L723 & J1_RM_rate_SPE[23] # !L1L723 & J1_RM_sn_data[23] & !L1_i1924;


--B1L13Q is calibration_sources:inst_calibration_sources|cs_flash_time[23]~reg0
--operation mode is normal

B1L13Q_lut_out = R34_sload_path[23];
B1L13Q = DFFE(B1L13Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[23] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[23]
--operation mode is normal

L1_CS_ctrl_local.CS_time[23]_lut_out = DF1_MASTERHWDATA[23];
L1_CS_ctrl_local.CS_time[23] = DFFE(L1_CS_ctrl_local.CS_time[23]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L3211 is slaveregister:inst_slaveregister|i5645~734
--operation mode is normal

L1L3211 = B1L13Q & (L1_CS_ctrl_local.CS_time[23] # VE1L63Q) # !B1L13Q & L1_CS_ctrl_local.CS_time[23] & !VE1L63Q;


--L1L4211 is slaveregister:inst_slaveregister|i5645~735
--operation mode is normal

L1L4211 = VE1L53Q & (L1_i1176 & L1L2211 # !L1_i1176 & L1L3211);


--L1L5211 is slaveregister:inst_slaveregister|i5645~736
--operation mode is normal

L1L5211 = L1L8111 & (L1L9111 # L1L1211 # L1L4211);


--L1L1401 is slaveregister:inst_slaveregister|i5640~383
--operation mode is normal

L1L1401 = L1_i412 # VE1L63Q # VE1L53Q $ !VE1L73Q;

--L1L3401 is slaveregister:inst_slaveregister|i5640~388
--operation mode is normal

L1L3401 = L1_i412 # VE1L63Q # VE1L53Q $ !VE1L73Q;


--L1L6211 is slaveregister:inst_slaveregister|i5645~737
--operation mode is normal

L1L6211 = R34_sload_path[23] & !L1_i763 & !VE1L53Q;


--L1L7211 is slaveregister:inst_slaveregister|i5645~738
--operation mode is normal

L1L7211 = L1_i433 & L1L302 & L1L1401 & L1L6211;


--L1L9501 is slaveregister:inst_slaveregister|i5642~1006
--operation mode is normal

L1L9501 = L1L103 & L1L302 & VE1L53Q & !VE1L73Q;


--SD1_start_address[24] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[24]
--operation mode is normal

SD1_start_address[24]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L83 # SD1L633 & !SD1L473);
SD1_start_address[24] = DFFE(SD1_start_address[24]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L5901 is slaveregister:inst_slaveregister|i5644~282
--operation mode is normal

L1L5901 = L1L103 & SD1_start_address[24] & VE1L53Q & !VE1L73Q;


--L1_LC_ctrl_local.lc_cable_length_up[3][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][0]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[3][0]_lut_out = DF1_MASTERHWDATA[24];
L1_LC_ctrl_local.lc_cable_length_up[3][0] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[3][0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_post_window[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[0]
--operation mode is normal

L1_LC_ctrl_local.lc_post_window[0]_lut_out = DF1_MASTERHWDATA[24];
L1_LC_ctrl_local.lc_post_window[0] = DFFE(L1_LC_ctrl_local.lc_post_window[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L6901 is slaveregister:inst_slaveregister|i5644~283
--operation mode is normal

L1L6901 = L1_LC_ctrl_local.lc_cable_length_up[3][0] & (L1_LC_ctrl_local.lc_post_window[0] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[3][0] & L1_LC_ctrl_local.lc_post_window[0] & !VE1L53Q;


--L1L7901 is slaveregister:inst_slaveregister|i5644~284
--operation mode is normal

L1L7901 = L1L5901 # L1L119 & L1L7721 & L1L6901;


--L1_COMPR_ctrl_local.COMPR_mode[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.COMPR_mode[0]
--operation mode is normal

L1_COMPR_ctrl_local.COMPR_mode[0]_lut_out = DF1_MASTERHWDATA[24];
L1_COMPR_ctrl_local.COMPR_mode[0] = DFFE(L1_COMPR_ctrl_local.COMPR_mode[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--L1L8901 is slaveregister:inst_slaveregister|i5644~285
--operation mode is normal

L1L8901 = L1L892 & L1_COMPR_ctrl_local.COMPR_mode[0] & VE1L73Q;


--L1L9901 is slaveregister:inst_slaveregister|i5644~286
--operation mode is normal

L1L9901 = L1L8901 # L1L798 & L1L7721 & R34_sload_path[24];


--L1_LC_ctrl_local.lc_cable_length_down[3][0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][0]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[3][0]_lut_out = DF1_MASTERHWDATA[24];
L1_LC_ctrl_local.lc_cable_length_down[3][0] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[3][0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L0011 is slaveregister:inst_slaveregister|i5644~287
--operation mode is normal

L1L0011 = L1_LC_ctrl_local.lc_cable_length_down[3][0] & L1L219 & L1L7721 & !L1_i1078;


--E1_SPE is DOMstatus:inst_DOMstatus|SPE
--operation mode is normal

E1_SPE_lut_out = OneSPE;
E1_SPE = DFFE(E1_SPE_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L1011 is slaveregister:inst_slaveregister|i5644~288
--operation mode is normal

L1L1011 = L1_i426 & L1_i334 & E1_SPE & !L1_i602;


--L1L2011 is slaveregister:inst_slaveregister|i5644~289
--operation mode is normal

L1L2011 = L1L7901 # L1L9901 # L1L0011 # L1L1011;


--L1L3011 is slaveregister:inst_slaveregister|i5644~290
--operation mode is normal

L1L3011 = L1_i959 & L1_i763 & L1_i1078 & L1L7721;

--L1L6111 is slaveregister:inst_slaveregister|i5644~305
--operation mode is normal

L1L6111 = L1_i959 & L1_i763 & L1_i1078 & L1L7721;


--B1L23Q is calibration_sources:inst_calibration_sources|cs_flash_time[24]~reg0
--operation mode is normal

B1L23Q_lut_out = R34_sload_path[24];
B1L23Q = DFFE(B1L23Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L4011 is slaveregister:inst_slaveregister|i5644~291
--operation mode is normal

L1L4011 = L1L613 & L1L813 & L1L169 & !VE1L14Q;


--L1_CS_ctrl_local.CS_time[24] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[24]
--operation mode is normal

L1_CS_ctrl_local.CS_time[24]_lut_out = DF1_MASTERHWDATA[24];
L1_CS_ctrl_local.CS_time[24] = DFFE(L1_CS_ctrl_local.CS_time[24]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1_CS_ctrl_local.CS_rate[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[0]
--operation mode is normal

L1_CS_ctrl_local.CS_rate[0]_lut_out = DF1_MASTERHWDATA[24];
L1_CS_ctrl_local.CS_rate[0] = DFFE(L1_CS_ctrl_local.CS_rate[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1L5011 is slaveregister:inst_slaveregister|i5644~292
--operation mode is normal

L1L5011 = L1_CS_ctrl_local.CS_time[24] & (L1_CS_ctrl_local.CS_rate[0] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[24] & L1_CS_ctrl_local.CS_rate[0] & !VE1L53Q;


--L1L6011 is slaveregister:inst_slaveregister|i5644~293
--operation mode is normal

L1L6011 = L1L488 & (L1L5011 # B1L23Q & L1L4011) # !L1L488 & B1L23Q & L1L4011;


--J1_RM_rate_SPE[24] is rate_meters:inst_rate_meters|RM_rate_SPE[24]
--operation mode is normal

J1_RM_rate_SPE[24]_lut_out = R14_q[24];
J1_RM_rate_SPE[24] = DFFE(J1_RM_rate_SPE[24]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1_RM_ctrl_local.rm_rate_dead[8] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[8]
--operation mode is normal

L1_RM_ctrl_local.rm_rate_dead[8]_lut_out = DF1_MASTERHWDATA[24];
L1_RM_ctrl_local.rm_rate_dead[8] = DFFE(L1_RM_ctrl_local.rm_rate_dead[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L3541);


--L1L7011 is slaveregister:inst_slaveregister|i5644~294
--operation mode is normal

L1L7011 = J1_RM_rate_SPE[24] & (L1_RM_ctrl_local.rm_rate_dead[8] # VE1L53Q) # !J1_RM_rate_SPE[24] & L1_RM_ctrl_local.rm_rate_dead[8] & !VE1L53Q;


--J1_RM_rate_MPE[24] is rate_meters:inst_rate_meters|RM_rate_MPE[24]
--operation mode is normal

J1_RM_rate_MPE[24]_lut_out = R04_q[24];
J1_RM_rate_MPE[24] = DFFE(J1_RM_rate_MPE[24]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L8011 is slaveregister:inst_slaveregister|i5644~295
--operation mode is normal

L1L8011 = L1L723 & L1L7011 # !L1L723 & L1L033 & J1_RM_rate_MPE[24];


--L1L9011 is slaveregister:inst_slaveregister|i5644~296
--operation mode is normal

L1L9011 = L1L6011 # L1_i1176 & L1_i1583 & L1L8011;


--L1L597 is slaveregister:inst_slaveregister|i5393~1232
--operation mode is normal

L1L597 = L1_i1924 & L1L454 & L1L554 & L1L248;

--L1L228 is slaveregister:inst_slaveregister|i5393~1277
--operation mode is normal

L1L228 = L1_i1924 & L1L454 & L1L554 & L1L248;


--L1_COMPR_ctrl_local.ATWDb1thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[8]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb1thres[8]_lut_out = DF1_MASTERHWDATA[24];
L1_COMPR_ctrl_local.ATWDb1thres[8] = DFFE(L1_COMPR_ctrl_local.ATWDb1thres[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L663 is slaveregister:inst_slaveregister|i4397~34
--operation mode is normal

L1L663 = L1L613 & L1L163 & L1_COMPR_ctrl_local.ATWDb1thres[8] & !L1L553;


--L1_COMPR_ctrl_local.ATWDa3thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[8]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa3thres[8]_lut_out = DF1_MASTERHWDATA[24];
L1_COMPR_ctrl_local.ATWDa3thres[8] = DFFE(L1_COMPR_ctrl_local.ATWDa3thres[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1_COMPR_ctrl_local.ATWDa1thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[8]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa1thres[8]_lut_out = DF1_MASTERHWDATA[24];
L1_COMPR_ctrl_local.ATWDa1thres[8] = DFFE(L1_COMPR_ctrl_local.ATWDa1thres[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L673 is slaveregister:inst_slaveregister|i4461~69
--operation mode is normal

L1L673 = VE1L53Q & (L1_COMPR_ctrl_local.ATWDa3thres[8] # !L1L753) # !VE1L53Q & L1L753 & L1_COMPR_ctrl_local.ATWDa1thres[8];


--N1L52Q is xfer_time:Inst_xfer_time|AHB_load[24]~reg0
--operation mode is normal

N1L52Q_lut_out = !N1_i5 & (N1L05 & N1L161 # !N1L05 & N1_max_cnt[8]);
N1L52Q = DFFE(N1L52Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMPR_ctrl_local.ATWDb3thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[8]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb3thres[8]_lut_out = DF1_MASTERHWDATA[24];
L1_COMPR_ctrl_local.ATWDb3thres[8] = DFFE(L1_COMPR_ctrl_local.ATWDb3thres[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1L763 is slaveregister:inst_slaveregister|i4397~68
--operation mode is normal

L1L763 = L1_i3759 & N1L52Q & L1L104 # !L1_i3759 & L1_COMPR_ctrl_local.ATWDb3thres[8];


--L1L773 is slaveregister:inst_slaveregister|i4461~70
--operation mode is normal

L1L773 = L1L673 & (L1L753 # L1L763) # !L1L673 & L1L663 & !L1L753;


--L1L0111 is slaveregister:inst_slaveregister|i5644~297
--operation mode is normal

L1L0111 = L1L597 & L1L773 & (L1_i1176 # L1L169);


--J1_RM_sn_data[24] is rate_meters:inst_rate_meters|RM_sn_data[24]
--operation mode is normal

J1_RM_sn_data[24]_lut_out = J1_RM_sn_data_int[24];
J1_RM_sn_data[24] = DFFE(J1_RM_sn_data[24]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L1111 is slaveregister:inst_slaveregister|i5644~298
--operation mode is normal

L1L1111 = L1L064 & J1_RM_sn_data[24] & (L1_i1176 # VE1L63Q);


--L1_COMM_ctrl_local.id[24] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[24]
--operation mode is normal

L1_COMM_ctrl_local.id[24]_lut_out = DF1_MASTERHWDATA[24];
L1_COMM_ctrl_local.id[24] = DFFE(L1_COMM_ctrl_local.id[24]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L2111 is slaveregister:inst_slaveregister|i5644~299
--operation mode is normal

L1L2111 = L1L454 & L1L554 & L1L916 & !L1_i3270;


--L1L3111 is slaveregister:inst_slaveregister|i5644~300
--operation mode is normal

L1L3111 = L1L1111 # L1_i1176 & L1_COMM_ctrl_local.id[24] & L1L2111;


--L1L4111 is slaveregister:inst_slaveregister|i5644~301
--operation mode is normal

L1L4111 = L1L9011 # L1L047 & (L1L0111 # L1L3111);


--SD1_start_address[25] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[25]
--operation mode is normal

SD1_start_address[25]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L73 # SD1L833 & !SD1L473);
SD1_start_address[25] = DFFE(SD1_start_address[25]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L7701 is slaveregister:inst_slaveregister|i5643~255
--operation mode is normal

L1L7701 = L1L103 & SD1_start_address[25] & VE1L53Q & !VE1L73Q;


--L1_LC_ctrl_local.lc_cable_length_up[3][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][1]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[3][1]_lut_out = DF1_MASTERHWDATA[25];
L1_LC_ctrl_local.lc_cable_length_up[3][1] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[3][1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_post_window[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[1]
--operation mode is normal

L1_LC_ctrl_local.lc_post_window[1]_lut_out = DF1_MASTERHWDATA[25];
L1_LC_ctrl_local.lc_post_window[1] = DFFE(L1_LC_ctrl_local.lc_post_window[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L8701 is slaveregister:inst_slaveregister|i5643~256
--operation mode is normal

L1L8701 = L1_LC_ctrl_local.lc_cable_length_up[3][1] & (L1_LC_ctrl_local.lc_post_window[1] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[3][1] & L1_LC_ctrl_local.lc_post_window[1] & !VE1L53Q;


--L1L9701 is slaveregister:inst_slaveregister|i5643~257
--operation mode is normal

L1L9701 = L1L7701 # L1L119 & L1L7721 & L1L8701;


--L1_COMPR_ctrl_local.COMPR_mode[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.COMPR_mode[1]
--operation mode is normal

L1_COMPR_ctrl_local.COMPR_mode[1]_lut_out = DF1_MASTERHWDATA[25];
L1_COMPR_ctrl_local.COMPR_mode[1] = DFFE(L1_COMPR_ctrl_local.COMPR_mode[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L481);


--L1L0801 is slaveregister:inst_slaveregister|i5643~258
--operation mode is normal

L1L0801 = L1L892 & L1_COMPR_ctrl_local.COMPR_mode[1] & VE1L73Q;


--L1L1801 is slaveregister:inst_slaveregister|i5643~259
--operation mode is normal

L1L1801 = L1L0801 # L1L798 & L1L7721 & R34_sload_path[25];


--L1_LC_ctrl_local.lc_cable_length_down[3][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][1]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[3][1]_lut_out = DF1_MASTERHWDATA[25];
L1_LC_ctrl_local.lc_cable_length_down[3][1] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[3][1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L2801 is slaveregister:inst_slaveregister|i5643~260
--operation mode is normal

L1L2801 = L1_LC_ctrl_local.lc_cable_length_down[3][1] & L1L219 & L1L7721 & !L1_i1078;


--E1_MPE is DOMstatus:inst_DOMstatus|MPE
--operation mode is normal

E1_MPE_lut_out = MultiSPE;
E1_MPE = DFFE(E1_MPE_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L3801 is slaveregister:inst_slaveregister|i5643~261
--operation mode is normal

L1L3801 = L1_i426 & L1_i334 & E1_MPE & !L1_i602;


--L1L4801 is slaveregister:inst_slaveregister|i5643~262
--operation mode is normal

L1L4801 = L1L9701 # L1L1801 # L1L2801 # L1L3801;


--SD1_start_address[26] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[26]
--operation mode is normal

SD1_start_address[26]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L63 # SD1L043 & !SD1L473);
SD1_start_address[26] = DFFE(SD1_start_address[26]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L0601 is slaveregister:inst_slaveregister|i5642~1007
--operation mode is normal

L1L0601 = L1L302 & SD1_start_address[26] & VE1L53Q & !L1_i426;


--J1_RM_rate_SPE[26] is rate_meters:inst_rate_meters|RM_rate_SPE[26]
--operation mode is normal

J1_RM_rate_SPE[26]_lut_out = R14_q[26];
J1_RM_rate_SPE[26] = DFFE(J1_RM_rate_SPE[26]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--J1_RM_sn_data[26] is rate_meters:inst_rate_meters|RM_sn_data[26]
--operation mode is normal

J1_RM_sn_data[26]_lut_out = J1_RM_sn_data_int[26];
J1_RM_sn_data[26] = DFFE(J1_RM_sn_data[26]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L1601 is slaveregister:inst_slaveregister|i5642~1008
--operation mode is normal

L1L1601 = L1L723 & J1_RM_rate_SPE[26] # !L1L723 & J1_RM_sn_data[26] & !L1_i1924;


--L1L2601 is slaveregister:inst_slaveregister|i5642~1009
--operation mode is normal

L1L2601 = VE1L53Q & L1L1601 & (L1_i1176 # VE1L63Q);


--L1_COMM_ctrl_local.id[26] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[26]
--operation mode is normal

L1_COMM_ctrl_local.id[26]_lut_out = DF1_MASTERHWDATA[26];
L1_COMM_ctrl_local.id[26] = DFFE(L1_COMM_ctrl_local.id[26]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L3601 is slaveregister:inst_slaveregister|i5642~1010
--operation mode is normal

L1L3601 = L1_i1176 & L1L8501 & L1L7021 & !L1L723;


--L1L4601 is slaveregister:inst_slaveregister|i5642~1011
--operation mode is normal

L1L4601 = L1L247 & (L1L2601 # L1_COMM_ctrl_local.id[26] & L1L3601);


--L1_CS_ctrl_local.CS_time[26] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[26]
--operation mode is normal

L1_CS_ctrl_local.CS_time[26]_lut_out = DF1_MASTERHWDATA[26];
L1_CS_ctrl_local.CS_time[26] = DFFE(L1_CS_ctrl_local.CS_time[26]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1_CS_ctrl_local.CS_rate[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[2]
--operation mode is normal

L1_CS_ctrl_local.CS_rate[2]_lut_out = DF1_MASTERHWDATA[26];
L1_CS_ctrl_local.CS_rate[2] = DFFE(L1_CS_ctrl_local.CS_rate[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1L5601 is slaveregister:inst_slaveregister|i5642~1012
--operation mode is normal

L1L5601 = L1L488 & (VE1L53Q & L1_CS_ctrl_local.CS_time[26] # !VE1L53Q & L1_CS_ctrl_local.CS_rate[2]);


--N1L72Q is xfer_time:Inst_xfer_time|AHB_load[26]~reg0
--operation mode is normal

N1L72Q_lut_out = !N1_i5 & (N1L05 & N1L561 # !N1L05 & N1_max_cnt[10]);
N1L72Q = DFFE(N1L72Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L669 is slaveregister:inst_slaveregister|i5479~769
--operation mode is normal

L1L669 = L1_i3270 & (L1_i3544 # !VE1L53Q);

--L1L289 is slaveregister:inst_slaveregister|i5479~795
--operation mode is normal

L1L289 = L1_i3270 & (L1_i3544 # !VE1L53Q);


--L1L6601 is slaveregister:inst_slaveregister|i5642~1013
--operation mode is normal

L1L6601 = VE1L53Q & L1L669 & L1L363 & L1L247;


--L1L7601 is slaveregister:inst_slaveregister|i5642~1014
--operation mode is normal

L1L7601 = N1L72Q & L1L7021 & L1L6601 & !L1L723;


--J1_RM_rate_MPE[26] is rate_meters:inst_rate_meters|RM_rate_MPE[26]
--operation mode is normal

J1_RM_rate_MPE[26]_lut_out = R04_q[26];
J1_RM_rate_MPE[26] = DFFE(J1_RM_rate_MPE[26]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--B1L43Q is calibration_sources:inst_calibration_sources|cs_flash_time[26]~reg0
--operation mode is normal

B1L43Q_lut_out = R34_sload_path[26];
B1L43Q = DFFE(B1L43Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L8601 is slaveregister:inst_slaveregister|i5642~1015
--operation mode is normal

L1L8601 = J1_RM_rate_MPE[26] & (L1L837 # B1L43Q & !L1_i1499) # !J1_RM_rate_MPE[26] & B1L43Q & !L1_i1499;


--L1L9601 is slaveregister:inst_slaveregister|i5642~1016
--operation mode is normal

L1L9601 = L1_i1176 & (L1L7601 # L1L8601) # !L1_i1176 & L1L169 & (L1L7601 # L1L8601);


--L1L0701 is slaveregister:inst_slaveregister|i5642~1017
--operation mode is normal

L1L0701 = L1L069 & (L1L4601 # L1L5601 # L1L9601);


--L1_LC_ctrl_local.lc_cable_length_down[3][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][2]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[3][2]_lut_out = !DF1_MASTERHWDATA[26];
L1_LC_ctrl_local.lc_cable_length_down[3][2] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[3][2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L1701 is slaveregister:inst_slaveregister|i5642~1018
--operation mode is normal

L1L1701 = L1_i959 & L1_i763 & !L1_i1078 & !L1_LC_ctrl_local.lc_cable_length_down[3][2];


--L1_LC_ctrl_local.lc_post_window[2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[2]
--operation mode is normal

L1_LC_ctrl_local.lc_post_window[2]_lut_out = DF1_MASTERHWDATA[26];
L1_LC_ctrl_local.lc_post_window[2] = DFFE(L1_LC_ctrl_local.lc_post_window[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1_LC_ctrl_local.lc_cable_length_up[3][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][2]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[3][2]_lut_out = !DF1_MASTERHWDATA[26];
L1_LC_ctrl_local.lc_cable_length_up[3][2] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[3][2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1L2701 is slaveregister:inst_slaveregister|i5642~1019
--operation mode is normal

L1L2701 = L1_LC_ctrl_local.lc_post_window[2] & (!L1_LC_ctrl_local.lc_cable_length_up[3][2] # !VE1L53Q) # !L1_LC_ctrl_local.lc_post_window[2] & VE1L53Q & !L1_LC_ctrl_local.lc_cable_length_up[3][2];


--L1L3701 is slaveregister:inst_slaveregister|i5642~1020
--operation mode is normal

L1L3701 = L1_i763 & L1L2701 & !L1_i1064 & !VE1L63Q;


--L1L4701 is slaveregister:inst_slaveregister|i5642~1021
--operation mode is normal

L1L4701 = L1L1701 # L1L3701 # L1L798 & R34_sload_path[26];


--SD1_start_address[27] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[27]
--operation mode is normal

SD1_start_address[27]_lut_out = !L1_DAQ_ctrl_local.LBM_ptr_RST & (SD1L53 # SD1L243 & !SD1L473);
SD1_start_address[27] = DFFE(SD1_start_address[27]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L4401 is slaveregister:inst_slaveregister|i5641~998
--operation mode is normal

L1L4401 = L1L302 & SD1_start_address[27] & VE1L53Q & !L1_i426;


--L1_COMM_ctrl_local.id[27] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[27]
--operation mode is normal

L1_COMM_ctrl_local.id[27]_lut_out = DF1_MASTERHWDATA[27];
L1_COMM_ctrl_local.id[27] = DFFE(L1_COMM_ctrl_local.id[27]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L5401 is slaveregister:inst_slaveregister|i5641~999
--operation mode is normal

L1L5401 = L1L247 & (L1L6501 # L1_COMM_ctrl_local.id[27] & L1L3601);


--L1_CS_ctrl_local.CS_time[27] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[27]
--operation mode is normal

L1_CS_ctrl_local.CS_time[27]_lut_out = DF1_MASTERHWDATA[27];
L1_CS_ctrl_local.CS_time[27] = DFFE(L1_CS_ctrl_local.CS_time[27]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1_CS_ctrl_local.CS_rate[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[3]
--operation mode is normal

L1_CS_ctrl_local.CS_rate[3]_lut_out = DF1_MASTERHWDATA[27];
L1_CS_ctrl_local.CS_rate[3] = DFFE(L1_CS_ctrl_local.CS_rate[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1L6401 is slaveregister:inst_slaveregister|i5641~1000
--operation mode is normal

L1L6401 = L1L488 & (VE1L53Q & L1_CS_ctrl_local.CS_time[27] # !VE1L53Q & L1_CS_ctrl_local.CS_rate[3]);


--N1L82Q is xfer_time:Inst_xfer_time|AHB_load[27]~reg0
--operation mode is normal

N1L82Q_lut_out = !N1_i5 & (N1L05 & N1L761 # !N1L05 & N1_max_cnt[11]);
N1L82Q = DFFE(N1L82Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L7401 is slaveregister:inst_slaveregister|i5641~1001
--operation mode is normal

L1L7401 = N1L82Q & L1L7021 & L1L6601 & !L1L723;


--J1_RM_rate_MPE[27] is rate_meters:inst_rate_meters|RM_rate_MPE[27]
--operation mode is normal

J1_RM_rate_MPE[27]_lut_out = R04_q[27];
J1_RM_rate_MPE[27] = DFFE(J1_RM_rate_MPE[27]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L8401 is slaveregister:inst_slaveregister|i5641~1002
--operation mode is normal

L1L8401 = L1_i1499 & L1_i1583 & J1_RM_rate_MPE[27] & L1L437;


--B1L53Q is calibration_sources:inst_calibration_sources|cs_flash_time[27]~reg0
--operation mode is normal

B1L53Q_lut_out = R34_sload_path[27];
B1L53Q = DFFE(B1L53Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L9401 is slaveregister:inst_slaveregister|i5641~1003
--operation mode is normal

L1L9401 = L1L8401 # L1L169 & B1L53Q & !L1_i1176;


--L1L0501 is slaveregister:inst_slaveregister|i5641~1004
--operation mode is normal

L1L0501 = L1_i1176 & (L1L7401 # L1L9401) # !L1_i1176 & L1L169 & (L1L7401 # L1L9401);


--L1L1501 is slaveregister:inst_slaveregister|i5641~1005
--operation mode is normal

L1L1501 = L1L069 & (L1L5401 # L1L6401 # L1L0501);


--L1_LC_ctrl_local.lc_cable_length_down[3][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][3]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[3][3]_lut_out = DF1_MASTERHWDATA[27];
L1_LC_ctrl_local.lc_cable_length_down[3][3] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[3][3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L2501 is slaveregister:inst_slaveregister|i5641~1006
--operation mode is normal

L1L2501 = L1_i959 & L1_i763 & L1_LC_ctrl_local.lc_cable_length_down[3][3] & !L1_i1078;


--L1_LC_ctrl_local.lc_cable_length_up[3][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][3]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[3][3]_lut_out = DF1_MASTERHWDATA[27];
L1_LC_ctrl_local.lc_cable_length_up[3][3] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[3][3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_post_window[3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[3]
--operation mode is normal

L1_LC_ctrl_local.lc_post_window[3]_lut_out = DF1_MASTERHWDATA[27];
L1_LC_ctrl_local.lc_post_window[3] = DFFE(L1_LC_ctrl_local.lc_post_window[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L3501 is slaveregister:inst_slaveregister|i5641~1007
--operation mode is normal

L1L3501 = L1_LC_ctrl_local.lc_cable_length_up[3][3] & (L1_LC_ctrl_local.lc_post_window[3] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[3][3] & L1_LC_ctrl_local.lc_post_window[3] & !VE1L53Q;


--L1L4501 is slaveregister:inst_slaveregister|i5641~1008
--operation mode is normal

L1L4501 = L1_i763 & L1L3501 & !L1_i1064 & !VE1L63Q;


--L1L5501 is slaveregister:inst_slaveregister|i5641~1009
--operation mode is normal

L1L5501 = L1L2501 # L1L4501 # L1L798 & R34_sload_path[27];


--L1L8301 is slaveregister:inst_slaveregister|i5639~0
--operation mode is normal

L1L8301 = L1_i38 & !L1L892 & (VE1L73Q # !L1L103);

--L1L9301 is slaveregister:inst_slaveregister|i5639~198
--operation mode is normal

L1L9301 = L1_i38 & !L1L892 & (VE1L73Q # !L1L103);


--B1L73Q is calibration_sources:inst_calibration_sources|cs_flash_time[29]~reg0
--operation mode is normal

B1L73Q_lut_out = R34_sload_path[29];
B1L73Q = DFFE(B1L73Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[29] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[29]
--operation mode is normal

L1_CS_ctrl_local.CS_time[29]_lut_out = DF1_MASTERHWDATA[29];
L1_CS_ctrl_local.CS_time[29] = DFFE(L1_CS_ctrl_local.CS_time[29]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L769 is slaveregister:inst_slaveregister|i5479~770
--operation mode is normal

L1L769 = B1L73Q & (L1_CS_ctrl_local.CS_time[29] # VE1L63Q) # !B1L73Q & L1_CS_ctrl_local.CS_time[29] & !VE1L63Q;


--L1L869 is slaveregister:inst_slaveregister|i5479~771
--operation mode is normal

L1L869 = L1L613 & L1L813 & L1L769 & !VE1L14Q;


--L1L969 is slaveregister:inst_slaveregister|i5479~772
--operation mode is normal

L1L969 = L1_i959 & L1_i763 & VE1L53Q & L1L869;


--L1L079 is slaveregister:inst_slaveregister|i5479~773
--operation mode is normal

L1L079 = L1_i763 & L1L089 & !L1_i1064 & !VE1L63Q;


--L1_LC_ctrl_local.lc_cable_length_down[3][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][5]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[3][5]_lut_out = DF1_MASTERHWDATA[29];
L1_LC_ctrl_local.lc_cable_length_down[3][5] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[3][5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L179 is slaveregister:inst_slaveregister|i5479~774
--operation mode is normal

L1L179 = L1_i959 & L1_i763 & L1_i602 & !L1_i1078;


--L1L279 is slaveregister:inst_slaveregister|i5479~775
--operation mode is normal

L1L279 = L1L969 # L1L079 # L1_LC_ctrl_local.lc_cable_length_down[3][5] & L1L179;


--L1L379 is slaveregister:inst_slaveregister|i5479~776
--operation mode is normal

L1L379 = L1L798 & R34_sload_path[29] & (L1_i412 # !L1L403);


--E1_CLK20_5 is DOMstatus:inst_DOMstatus|CLK20_5
--operation mode is normal

E1_CLK20_5_lut_out = E1L5Q;
E1_CLK20_5 = DFFE(E1_CLK20_5_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L479 is slaveregister:inst_slaveregister|i5479~777
--operation mode is normal

L1L479 = L1L279 # L1L379 # E1_CLK20_5 & !L1_i602;


--E1_CLK40_5 is DOMstatus:inst_DOMstatus|CLK40_5
--operation mode is normal

E1_CLK40_5_lut_out = E1L6Q;
E1_CLK40_5 = DFFE(E1_CLK40_5_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--L1L6201 is slaveregister:inst_slaveregister|i5638~915
--operation mode is normal

L1L6201 = L1_i602 & L1L798 & R34_sload_path[30] # !L1_i602 & E1_CLK40_5;


--L1_LC_ctrl_local.lc_cable_length_down[3][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][6]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[3][6]_lut_out = DF1_MASTERHWDATA[30];
L1_LC_ctrl_local.lc_cable_length_down[3][6] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[3][6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1_LC_ctrl_local.lc_cable_length_up[3][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][6]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[3][6]_lut_out = DF1_MASTERHWDATA[30];
L1_LC_ctrl_local.lc_cable_length_up[3][6] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[3][6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--B1L83Q is calibration_sources:inst_calibration_sources|cs_flash_time[30]~reg0
--operation mode is normal

B1L83Q_lut_out = R34_sload_path[30];
B1L83Q = DFFE(B1L83Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[30] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[30]
--operation mode is normal

L1_CS_ctrl_local.CS_time[30]_lut_out = DF1_MASTERHWDATA[30];
L1_CS_ctrl_local.CS_time[30] = DFFE(L1_CS_ctrl_local.CS_time[30]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L7201 is slaveregister:inst_slaveregister|i5638~916
--operation mode is normal

L1L7201 = B1L83Q & (L1_CS_ctrl_local.CS_time[30] # VE1L63Q) # !B1L83Q & L1_CS_ctrl_local.CS_time[30] & !VE1L63Q;


--L1L8201 is slaveregister:inst_slaveregister|i5638~917
--operation mode is normal

L1L8201 = L1_i959 & L1L7201 & !L1_i1176 # !L1_i959 & L1_LC_ctrl_local.lc_cable_length_up[3][6];


--L1L9201 is slaveregister:inst_slaveregister|i5638~918
--operation mode is normal

L1L9201 = L1_i959 & VE1L63Q & !L1_i1064 & !VE1L53Q;


--L1L0301 is slaveregister:inst_slaveregister|i5638~919
--operation mode is normal

L1L0301 = L1_LC_ctrl_local.lc_cable_length_down[3][6] & (L1L9201 # VE1L53Q & L1L8201) # !L1_LC_ctrl_local.lc_cable_length_down[3][6] & VE1L53Q & L1L8201;


--L1L1301 is slaveregister:inst_slaveregister|i5638~920
--operation mode is normal

L1L1301 = L1L6201 # L1L2911 & (L1L7301 # L1L0301);


--L1L2101 is slaveregister:inst_slaveregister|i5637~748
--operation mode is normal

L1L2101 = R34_sload_path[31] & !L1_i763 & !VE1L53Q;


--E1_CLK80_5 is DOMstatus:inst_DOMstatus|CLK80_5
--operation mode is normal

E1_CLK80_5_lut_out = R73_sload_path[3];
E1_CLK80_5 = DFFE(E1_CLK80_5_lut_out, GLOBAL(UE2_outclock1), , , !K1L4Q);


--L1L3101 is slaveregister:inst_slaveregister|i5637~749
--operation mode is normal

L1L3101 = L1L8301 & (L1_i602 & L1L2101 # !L1_i602 & E1_CLK80_5);


--L1L4101 is slaveregister:inst_slaveregister|i5637~750
--operation mode is normal

L1L4101 = L1L3101 # VE1L53Q & L1L568 & L1L2201;


--L1L5111 is slaveregister:inst_slaveregister|i5644~303
--operation mode is normal

L1L5111 = !L1_i3270 & !VE1L53Q & (L1_i1639 # !L1L233);


--L1_COMM_ctrl_local.id[31] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[31]
--operation mode is normal

L1_COMM_ctrl_local.id[31]_lut_out = DF1_MASTERHWDATA[31];
L1_COMM_ctrl_local.id[31] = DFFE(L1_COMM_ctrl_local.id[31]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L5101 is slaveregister:inst_slaveregister|i5637~751
--operation mode is normal

L1L5101 = L1_COMM_ctrl_local.id[31] & (L1_i1176 # !VE1L63Q);


--L1L6101 is slaveregister:inst_slaveregister|i5637~752
--operation mode is normal

L1L6101 = L1L454 & L1L554 & L1L5111 & L1L5101;


--L1L7101 is slaveregister:inst_slaveregister|i5637~753
--operation mode is normal

L1L7101 = L1_i1653 & (L1L5201 # L1L6101) # !L1_i1653 & !L1L227 & (L1L5201 # L1L6101);


--VE1L43Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|masterhresp[0]~reg0
--operation mode is normal

VE1L43Q_lut_out = VE1L25Q # VE1L92 & (VE1L03 # !VE1L1);
VE1L43Q = DFFE(VE1L43Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1_int_clr[0] is slaveregister:inst_slaveregister|int_clr[0]
--operation mode is normal

L1_int_clr[0]_lut_out = L1L4821 & VE1L53Q & DF1_MASTERHWDATA[0] & !L1_i2187;
L1_int_clr[0] = DFFE(L1_int_clr[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_rate_update is rate_meters:inst_rate_meters|RM_rate_update
--operation mode is normal

J1_RM_rate_update_lut_out = J1_second_cnt[26];
J1_RM_rate_update = DFFE(J1_RM_rate_update_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1_int_clr[1] is slaveregister:inst_slaveregister|int_clr[1]
--operation mode is normal

L1_int_clr[1]_lut_out = L1L4821 & VE1L53Q & DF1_MASTERHWDATA[1] & !L1_i2187;
L1_int_clr[1] = DFFE(L1_int_clr[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1_int_enable[2] is slaveregister:inst_slaveregister|int_enable[2]
--operation mode is normal

L1_int_enable[2]_lut_out = DF1_MASTERHWDATA[2];
L1_int_enable[2] = DFFE(L1_int_enable[2]_lut_out, GLOBAL(UE1_outclock0), , , L1L9031);


--J1_sn_rate_update is rate_meters:inst_rate_meters|sn_rate_update
--operation mode is normal

J1_sn_rate_update_lut_out = J1_delay_bit & J1_sn_t_cnt[0] & J1_sn_t_cnt[1] & !R34_sload_path[15];
J1_sn_rate_update = DFFE(J1_sn_rate_update_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1_int_clr[2] is slaveregister:inst_slaveregister|int_clr[2]
--operation mode is normal

L1_int_clr[2]_lut_out = L1L4821 & VE1L53Q & DF1_MASTERHWDATA[2] & !L1_i2187;
L1_int_clr[2] = DFFE(L1_int_clr[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--BB1L2Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg
--operation mode is normal

BB1L2Q_lut_out = SB1_dffs[0];
BB1L2Q = DFFE(BB1L2Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , BB1L5);


--BB1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg
--operation mode is normal

BB1L6Q_lut_out = SB1_dffs[3];
BB1L6Q = DFFE(BB1L6Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , BB1L5);


--BB1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~reg
--operation mode is normal

BB1L01Q_lut_out = VCC;
BB1L01Q = DFFE(BB1L01Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , BB1L9);


--BB1L4Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg
--operation mode is normal

BB1L4Q_lut_out = SB1_dffs[2];
BB1L4Q = DFFE(BB1L4Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , BB1L5);


--BB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~24
--operation mode is normal

BB1L61 = BB1L01Q & BB1L4Q & DB1_CTRL_OK;


--BB1L3Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg
--operation mode is normal

BB1L3Q_lut_out = SB1_dffs[1];
BB1L3Q = DFFE(BB1L3Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , BB1L5);


--T1_REC_PULSE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|REC_PULSE
--operation mode is normal

T1_REC_PULSE_lut_out = !W1L81Q & (T1L13 # W1L31Q & T1_REC_WT);
T1_REC_PULSE = DFFE(T1_REC_PULSE_lut_out, GLOBAL(UE1_outclock0), , , );


--T1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~166
--operation mode is normal

T1L11 = T1_REC_PULSE & NB1L92Q;


--T1_SND_DAT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_DAT
--operation mode is normal

T1_SND_DAT_lut_out = YB2L1 & (T1L8 # T1_SND_DAT & !T1L4) # !YB2L1 & T1_SND_DAT & !T1L4;
T1_SND_DAT = DFFE(T1_SND_DAT_lut_out, GLOBAL(UE1_outclock0), , , );


--T1_SND_ID is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_ID
--operation mode is normal

T1_SND_ID_lut_out = T1L3 # T1_SND_ID & !XC1L26Q & !W1L81Q;
T1_SND_ID = DFFE(T1_SND_ID_lut_out, GLOBAL(UE1_outclock0), , , );


--T1_SND_TC_DAT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_TC_DAT
--operation mode is normal

T1_SND_TC_DAT_lut_out = T1L7 # T1_DRREQ_WT & BB1L81Q & !W1L81Q;
T1_SND_TC_DAT = DFFE(T1_SND_TC_DAT_lut_out, GLOBAL(UE1_outclock0), , , );


--T1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~167
--operation mode is normal

T1L21 = T1_SND_DAT # T1_SND_ID # T1_SND_TC_DAT;


--T1_SND_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_IDLE
--operation mode is normal

T1_SND_IDLE_lut_out = !W1L81Q & (T1L44 # T1_CLR_BUF);
T1_SND_IDLE = DFFE(T1_SND_IDLE_lut_out, GLOBAL(UE1_outclock0), , , );


--T1_SND_MRNB is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_MRNB
--operation mode is normal

T1_SND_MRNB_lut_out = T1L5 # T1L74 & (Z1L221 # Z1L321);
T1_SND_MRNB = DFFE(T1_SND_MRNB_lut_out, GLOBAL(UE1_outclock0), , , );


--T1_SND_MRWB is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_MRWB
--operation mode is normal

T1_SND_MRWB_lut_out = T1L6 # T1L74 & !Z1L221 & !Z1L321;
T1_SND_MRWB = DFFE(T1_SND_MRWB_lut_out, GLOBAL(UE1_outclock0), , , );


--T1_SND_DRAND is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_DRAND
--operation mode is normal

T1_SND_DRAND_lut_out = T1L1 # T1L8 & !YB2L1 & !L1_COMM_ctrl_local.reboot_req;
T1_SND_DRAND = DFFE(T1_SND_DRAND_lut_out, GLOBAL(UE1_outclock0), , , );


--T1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|send_ctrl~33
--operation mode is normal

T1L53 = !T1_SND_IDLE & !T1_SND_MRNB & !T1_SND_MRWB & !T1_SND_DRAND;


--T1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~168
--operation mode is normal

T1L31 = T1L11 # XC1L26Q & (T1L21 # !T1L53);


--GD1_TXCNT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXCNT
--operation mode is normal

GD1_TXCNT_lut_out = GD1L2 # GD1L9Q # GD1_TXSHFT & !R61L11;
GD1_TXCNT = DFFE(GD1_TXCNT_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--GD1_TXSHFT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSHFT
--operation mode is normal

GD1_TXSHFT_lut_out = XB9L3 & GD1_TXCNT & R51_sload_path[4] & !R51_sload_path[0];
GD1_TXSHFT = DFFE(GD1_TXSHFT_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--GD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~81
--operation mode is normal

GD1L3 = GD1_TXCNT # GD1L9Q # GD1_TXSHFT & !R61L11;


--XC1L63Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~reg
--operation mode is normal

XC1L63Q_lut_out = XC1L2 # !XC1L3 & !XC1_SEND_IDLE # !XC1L4;
XC1L63Q = DFFE(XC1L63Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L15Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~reg
--operation mode is normal

XC1L15Q_lut_out = XC1_BYT0 # XC1L05 # XC1L7 & !XC1L99;
XC1L15Q = DFFE(XC1L15Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--GD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~33
--operation mode is normal

GD1L5 = !XC1L63Q & !XC1L15Q;


--XB11_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

XB11_aeb_out = XB01_aeb_out & XB9_aeb_out;


--NB1L11Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg
--operation mode is normal

NB1L11Q_lut_out = NB1L1 & NB1L2 & NB1L5 & !SB1_dffs[6];
NB1L11Q = DFFE(NB1L11Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--DB1_EOF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|EOF_WAIT
--operation mode is normal

DB1_EOF_WAIT_lut_out = !NB1L92Q & (DB1L1 # DB1_EOF_WAIT & !NB1L11Q);
DB1_EOF_WAIT = DFFE(DB1_EOF_WAIT_lut_out, GLOBAL(UE1_outclock0), , , );


--CC1_SRG[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27]
--operation mode is normal

CC1_SRG[27]_lut_out = HB1_crc32_en & CC1_SRG[26] # !HB1_crc32_en & CC1_SRG[27] # !DB1L61;
CC1_SRG[27] = DFFE(CC1_SRG[27]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28]
--operation mode is normal

CC1_SRG[28]_lut_out = HB1_crc32_en & CC1_SRG[27] # !HB1_crc32_en & CC1_SRG[28] # !DB1L61;
CC1_SRG[28] = DFFE(CC1_SRG[28]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29]
--operation mode is normal

CC1_SRG[29]_lut_out = HB1_crc32_en & CC1_SRG[28] # !HB1_crc32_en & CC1_SRG[29] # !DB1L61;
CC1_SRG[29] = DFFE(CC1_SRG[29]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30]
--operation mode is normal

CC1_SRG[30]_lut_out = HB1_crc32_en & CC1_SRG[29] # !HB1_crc32_en & CC1_SRG[30] # !DB1L61;
CC1_SRG[30] = DFFE(CC1_SRG[30]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--HB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~705
--operation mode is normal

HB1L8 = CC1_SRG[27] # CC1_SRG[28] # CC1_SRG[29] # CC1_SRG[30];


--CC1_SRG[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23]
--operation mode is normal

CC1_SRG[23]_lut_out = HB1_crc32_en & CC1_i16 # !HB1_crc32_en & CC1_SRG[23] # !DB1L61;
CC1_SRG[23] = DFFE(CC1_SRG[23]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24]
--operation mode is normal

CC1_SRG[24]_lut_out = HB1_crc32_en & CC1_SRG[23] # !HB1_crc32_en & CC1_SRG[24] # !DB1L61;
CC1_SRG[24] = DFFE(CC1_SRG[24]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25]
--operation mode is normal

CC1_SRG[25]_lut_out = HB1_crc32_en & CC1_SRG[24] # !HB1_crc32_en & CC1_SRG[25] # !DB1L61;
CC1_SRG[25] = DFFE(CC1_SRG[25]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26]
--operation mode is normal

CC1_SRG[26]_lut_out = HB1_crc32_en & CC1_i17 # !HB1_crc32_en & CC1_SRG[26] # !DB1L61;
CC1_SRG[26] = DFFE(CC1_SRG[26]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--HB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~706
--operation mode is normal

HB1L9 = CC1_SRG[23] # CC1_SRG[24] # CC1_SRG[25] # CC1_SRG[26];


--CC1_SRG[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19]
--operation mode is normal

CC1_SRG[19]_lut_out = HB1_crc32_en & CC1_SRG[18] # !HB1_crc32_en & CC1_SRG[19] # !DB1L61;
CC1_SRG[19] = DFFE(CC1_SRG[19]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20]
--operation mode is normal

CC1_SRG[20]_lut_out = HB1_crc32_en & CC1_SRG[19] # !HB1_crc32_en & CC1_SRG[20] # !DB1L61;
CC1_SRG[20] = DFFE(CC1_SRG[20]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21]
--operation mode is normal

CC1_SRG[21]_lut_out = HB1_crc32_en & CC1_SRG[20] # !HB1_crc32_en & CC1_SRG[21] # !DB1L61;
CC1_SRG[21] = DFFE(CC1_SRG[21]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22]
--operation mode is normal

CC1_SRG[22]_lut_out = HB1_crc32_en & CC1_i15 # !HB1_crc32_en & CC1_SRG[22] # !DB1L61;
CC1_SRG[22] = DFFE(CC1_SRG[22]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--HB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~707
--operation mode is normal

HB1L01 = CC1_SRG[19] # CC1_SRG[20] # CC1_SRG[21] # CC1_SRG[22];


--CC1_SRG[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15]
--operation mode is normal

CC1_SRG[15]_lut_out = HB1_crc32_en & CC1_SRG[14] # !HB1_crc32_en & CC1_SRG[15] # !DB1L61;
CC1_SRG[15] = DFFE(CC1_SRG[15]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16]
--operation mode is normal

CC1_SRG[16]_lut_out = HB1_crc32_en & CC1_i14 # !HB1_crc32_en & CC1_SRG[16] # !DB1L61;
CC1_SRG[16] = DFFE(CC1_SRG[16]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17]
--operation mode is normal

CC1_SRG[17]_lut_out = HB1_crc32_en & CC1_SRG[16] # !HB1_crc32_en & CC1_SRG[17] # !DB1L61;
CC1_SRG[17] = DFFE(CC1_SRG[17]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18]
--operation mode is normal

CC1_SRG[18]_lut_out = HB1_crc32_en & CC1_SRG[17] # !HB1_crc32_en & CC1_SRG[18] # !DB1L61;
CC1_SRG[18] = DFFE(CC1_SRG[18]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--HB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~708
--operation mode is normal

HB1L11 = CC1_SRG[15] # CC1_SRG[16] # CC1_SRG[17] # CC1_SRG[18];


--HB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~709
--operation mode is normal

HB1L21 = HB1L8 # HB1L9 # HB1L01 # HB1L11;


--CC1_SRG[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11]
--operation mode is normal

CC1_SRG[11]_lut_out = HB1_crc32_en & CC1_i12 # !HB1_crc32_en & CC1_SRG[11] # !DB1L61;
CC1_SRG[11] = DFFE(CC1_SRG[11]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12]
--operation mode is normal

CC1_SRG[12]_lut_out = HB1_crc32_en & CC1_i13 # !HB1_crc32_en & CC1_SRG[12] # !DB1L61;
CC1_SRG[12] = DFFE(CC1_SRG[12]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13]
--operation mode is normal

CC1_SRG[13]_lut_out = HB1_crc32_en & CC1_SRG[12] # !HB1_crc32_en & CC1_SRG[13] # !DB1L61;
CC1_SRG[13] = DFFE(CC1_SRG[13]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14]
--operation mode is normal

CC1_SRG[14]_lut_out = HB1_crc32_en & CC1_SRG[13] # !HB1_crc32_en & CC1_SRG[14] # !DB1L61;
CC1_SRG[14] = DFFE(CC1_SRG[14]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--HB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~710
--operation mode is normal

HB1L31 = CC1_SRG[11] # CC1_SRG[12] # CC1_SRG[13] # CC1_SRG[14];


--CC1_SRG[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7]
--operation mode is normal

CC1_SRG[7]_lut_out = HB1_crc32_en & CC1_i9 # !HB1_crc32_en & CC1_SRG[7] # !DB1L61;
CC1_SRG[7] = DFFE(CC1_SRG[7]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8]
--operation mode is normal

CC1_SRG[8]_lut_out = HB1_crc32_en & CC1_i10 # !HB1_crc32_en & CC1_SRG[8] # !DB1L61;
CC1_SRG[8] = DFFE(CC1_SRG[8]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9]
--operation mode is normal

CC1_SRG[9]_lut_out = HB1_crc32_en & CC1_SRG[8] # !HB1_crc32_en & CC1_SRG[9] # !DB1L61;
CC1_SRG[9] = DFFE(CC1_SRG[9]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10]
--operation mode is normal

CC1_SRG[10]_lut_out = HB1_crc32_en & CC1_i11 # !HB1_crc32_en & CC1_SRG[10] # !DB1L61;
CC1_SRG[10] = DFFE(CC1_SRG[10]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--HB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~711
--operation mode is normal

HB1L41 = CC1_SRG[7] # CC1_SRG[8] # CC1_SRG[9] # CC1_SRG[10];


--CC1_SRG[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3]
--operation mode is normal

CC1_SRG[3]_lut_out = HB1_crc32_en & CC1_SRG[2] # !HB1_crc32_en & CC1_SRG[3] # !DB1L61;
CC1_SRG[3] = DFFE(CC1_SRG[3]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4]
--operation mode is normal

CC1_SRG[4]_lut_out = HB1_crc32_en & CC1_i7 # !HB1_crc32_en & CC1_SRG[4] # !DB1L61;
CC1_SRG[4] = DFFE(CC1_SRG[4]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5]
--operation mode is normal

CC1_SRG[5]_lut_out = HB1_crc32_en & CC1_i8 # !HB1_crc32_en & CC1_SRG[5] # !DB1L61;
CC1_SRG[5] = DFFE(CC1_SRG[5]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6]
--operation mode is normal

CC1_SRG[6]_lut_out = HB1_crc32_en & CC1_SRG[5] # !HB1_crc32_en & CC1_SRG[6] # !DB1L61;
CC1_SRG[6] = DFFE(CC1_SRG[6]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--HB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~712
--operation mode is normal

HB1L51 = CC1_SRG[3] # CC1_SRG[4] # CC1_SRG[5] # CC1_SRG[6];


--CC1_SRG[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31]
--operation mode is normal

CC1_SRG[31]_lut_out = HB1_crc32_en & CC1_SRG[30] # !HB1_crc32_en & CC1_SRG[31] # !DB1L61;
CC1_SRG[31] = DFFE(CC1_SRG[31]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0]
--operation mode is normal

CC1_SRG[0]_lut_out = HB1_crc32_en & CC1_i4 # !HB1_crc32_en & CC1_SRG[0] # !DB1L61;
CC1_SRG[0] = DFFE(CC1_SRG[0]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1]
--operation mode is normal

CC1_SRG[1]_lut_out = HB1_crc32_en & CC1_i5 # !HB1_crc32_en & CC1_SRG[1] # !DB1L61;
CC1_SRG[1] = DFFE(CC1_SRG[1]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_SRG[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2]
--operation mode is normal

CC1_SRG[2]_lut_out = HB1_crc32_en & CC1_i6 # !HB1_crc32_en & CC1_SRG[2] # !DB1L61;
CC1_SRG[2] = DFFE(CC1_SRG[2]_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--HB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~713
--operation mode is normal

HB1L61 = CC1_SRG[31] # CC1_SRG[0] # CC1_SRG[1] # CC1_SRG[2];


--HB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~714
--operation mode is normal

HB1L71 = HB1L31 # HB1L41 # HB1L51 # HB1L61;


--HB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~17
--operation mode is normal

HB1L7 = HB1L21 # HB1L71;


--DB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~165
--operation mode is normal

DB1L1 = BB1L01Q & DB1_DCMD_SEQ1 & NB1L01Q;


--T1_CRES_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CRES_WAIT
--operation mode is normal

T1_CRES_WAIT_lut_out = !W1L81Q & (T1L32 # T1_PON & R34_sload_path[5]);
T1_CRES_WAIT = DFFE(T1_CRES_WAIT_lut_out, GLOBAL(UE1_outclock0), , , );


--XC1L79Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~reg
--operation mode is normal

XC1L79Q_lut_out = XC1_TCWFM_L # XC1L59 # XC1L69 # !XC1L93;
XC1L79Q = DFFE(XC1L79Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--SC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~826
--operation mode is normal

SC1L21 = ED71L2 & (ED61L2 # XC1L79Q) # !ED71L2 & ED61L2 & !XC1L79Q;


--SB4_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

SB4_dffs[2]_lut_out = SC1L31 & (SB4_dffs[3] # GD1L9Q) # !SC1L31 & SB4_dffs[3] & !GD1L9Q;
SB4_dffs[2] = DFFE(SB4_dffs[2]_lut_out, GLOBAL(UE1_outclock0), GD1L7Q, , GD1L8Q);


--XB9L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~23
--operation mode is normal

XB9L3 = R51_sload_path[1] & !R51_sload_path[2] & !R51_sload_path[3];


--GD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~25
--operation mode is normal

GD1L1 = XB9L3 & GD1_TXCNT & R51_sload_path[4] & !R51_sload_path[0];


--GD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~35
--operation mode is normal

GD1L6 = R61L11 & GD1_TXSHFT # !GD1L7Q;


--EC1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd~reg
--operation mode is normal

EC1L5Q_lut_out = EC1L9Q & !XB6_agb_out;
EC1L5Q = DFFE(EC1L5Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--T1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SEND_WT~12
--operation mode is normal

T1L83 = EC1L5Q & T1_REC_PULSE & !NB1L92Q;


--W1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~reg
--operation mode is normal

W1L31Q_lut_out = W1L01 & R42_sload_path[2] & !R42_sload_path[1] & !R42_sload_path[4];
W1L31Q = DFFE(W1L31Q_lut_out, GLOBAL(UE1_outclock0), !T1L25, , );


--BB1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd~reg
--operation mode is normal

BB1L42Q_lut_out = BB1L3Q & BB1L6Q & BB1L61 & !BB1L2Q;
BB1L42Q = DFFE(BB1L42Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , );


--T1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|REC_WT~11
--operation mode is normal

T1L33 = BB1L42Q & T1_CMD_WAIT;


--W1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|pulse_sent~reg
--operation mode is normal

W1L61Q_lut_out = W1L6 & T1_SND_PULSE;
W1L61Q = DFFE(W1L61Q_lut_out, GLOBAL(UE1_outclock0), !T1L25, , );


--T1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_PULSE~11
--operation mode is normal

T1L94 = T1_SND_PULSE & !W1L61Q;


--B1L7Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[5]~reg0
--operation mode is normal

B1L7Q_lut_out = L1_CS_ctrl_local.CS_enable[5] & !B1L821 & !B1L921 & !B1_i81;
B1L7Q = DFFE(B1L7Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--QE1L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|update~reg0
--operation mode is normal

QE1L51Q_lut_out = QE1L41Q & (QE1L1 # QE1L51Q);
QE1L51Q = DFFE(QE1L51Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L92 is daq:inst_daq|trigger:inst_trigger|i115~47
--operation mode is normal

TD1L92 = B1L7Q & (L1_DAQ_ctrl_local.trigger_enable[7] # QE1L51Q & L1_DAQ_ctrl_local.trigger_enable[9]) # !B1L7Q & QE1L51Q & L1_DAQ_ctrl_local.trigger_enable[9];


--B1L5Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[3]~reg0
--operation mode is normal

B1L5Q_lut_out = L1_CS_ctrl_local.CS_enable[3] & !B1L821 & !B1L921 & !B1_i81;
B1L5Q = DFFE(B1L5Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--QE2L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|update~reg0
--operation mode is normal

QE2L51Q_lut_out = QE2L41Q & (QE2L1 # QE2L51Q);
QE2L51Q = DFFE(QE2L51Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L03 is daq:inst_daq|trigger:inst_trigger|i115~48
--operation mode is normal

TD1L03 = B1L5Q & (L1_DAQ_ctrl_local.trigger_enable[5] # QE2L51Q & L1_DAQ_ctrl_local.trigger_enable[8]) # !B1L5Q & QE2L51Q & L1_DAQ_ctrl_local.trigger_enable[8];


--B1L4Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[2]~reg0
--operation mode is normal

B1L4Q_lut_out = L1_CS_ctrl_local.CS_enable[2] & !B1L821 & !B1L921 & !B1_i81;
B1L4Q = DFFE(B1L4Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--B1L3Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[1]~reg0
--operation mode is normal

B1L3Q_lut_out = L1_CS_ctrl_local.CS_enable[1] & !B1L821 & !B1L921 & !B1_i81;
B1L3Q = DFFE(B1L3Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--TD1L13 is daq:inst_daq|trigger:inst_trigger|i115~49
--operation mode is normal

TD1L13 = B1L4Q & (L1_DAQ_ctrl_local.trigger_enable[4] # B1L3Q & L1_DAQ_ctrl_local.trigger_enable[3]) # !B1L4Q & B1L3Q & L1_DAQ_ctrl_local.trigger_enable[3];


--B1L2Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[0]~reg0
--operation mode is normal

B1L2Q_lut_out = L1_CS_ctrl_local.CS_enable[0] & !B1L821 & !B1L921 & !B1_i81;
B1L2Q = DFFE(B1L2Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--B1L6Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[4]~reg0
--operation mode is normal

B1L6Q_lut_out = L1_CS_ctrl_local.CS_enable[4] & !B1L821 & !B1L921 & !B1_i81;
B1L6Q = DFFE(B1L6Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--TD1L23 is daq:inst_daq|trigger:inst_trigger|i115~50
--operation mode is normal

TD1L23 = B1L2Q & (L1_DAQ_ctrl_local.trigger_enable[2] # B1L6Q & L1_DAQ_ctrl_local.trigger_enable[6]) # !B1L2Q & B1L6Q & L1_DAQ_ctrl_local.trigger_enable[6];


--TD1L33 is daq:inst_daq|trigger:inst_trigger|i115~51
--operation mode is normal

TD1L33 = TD1L92 # TD1L03 # TD1L13 # TD1L23;


--TD1L43 is daq:inst_daq|trigger:inst_trigger|i124~16
--operation mode is normal

TD1L43 = !L1_DAQ_ctrl_local.trigger_enable[0] & !TD1L33;


--TD1_i40 is daq:inst_daq|trigger:inst_trigger|i40
--operation mode is normal

TD1_i40 = L1_DAQ_ctrl_local.enable_AB[0] & TD1L32 & (TD1L02 # !L1_DAQ_ctrl_local.enable_AB[1]);


--YD1L38Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~23
--operation mode is normal

YD1L38Q_lut_out = YD1L76 # YD1L28Q # YD1L68Q & !YD1_i31;
YD1L38Q = DFFE(YD1L38Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1L28Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~22
--operation mode is normal

YD1L28Q_lut_out = YD1L88Q & (XD1L492 # XD1_wr_ptr[0] $ XD1_rd_ptr[0]);
YD1L28Q = DFFE(YD1L28Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L53 is daq:inst_daq|trigger:inst_trigger|i125~43
--operation mode is normal

TD1L53 = !YD1L38Q & !YD1L28Q;

--TD1L73 is daq:inst_daq|trigger:inst_trigger|i125~50
--operation mode is normal

TD1L73 = !YD1L38Q & !YD1L28Q;


--TD1_rst_trigger_mpe is daq:inst_daq|trigger:inst_trigger|rst_trigger_mpe
--operation mode is normal

TD1_rst_trigger_mpe_lut_out = !TD1_discMPE_pulse & !TD1_discMPE_latch;
TD1_rst_trigger_mpe = DFFE(TD1_rst_trigger_mpe_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--TD1_rst_trigger_spe is daq:inst_daq|trigger:inst_trigger|rst_trigger_spe
--operation mode is normal

TD1_rst_trigger_spe_lut_out = !TD1_discSPE_pulse & !TD1_discSPE_latch;
TD1_rst_trigger_spe = DFFE(TD1_rst_trigger_spe_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--K1L3Q is ROC:inst_ROC|RST_state~12
--operation mode is normal

K1L3Q_lut_out = K1L2Q # K1L3Q;
K1L3Q = DFFE(K1L3Q_lut_out, GLOBAL(UE1_outclock0), , , );


--YD1L58Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~25
--operation mode is normal

YD1L58Q_lut_out = YD1_i31 & (YD1L58Q # YD2L66 & YD1L27) # !YD1_i31 & YD2L66 & YD1L27;
YD1L58Q = DFFE(YD1L58Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L172 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~482
--operation mode is normal

CE1L172 = CE1L672 & CE1L772 & CE1L872 & CE1L972;


--YD1L68Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~26
--operation mode is normal

YD1L68Q_lut_out = YD1_i31 & (YD1L68Q # YD2L67 & YD1L27) # !YD1_i31 & YD2L67 & YD1L27;
YD1L68Q = DFFE(YD1L68Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1L48Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~24
--operation mode is normal

YD1L48Q_lut_out = YD1_i31 & (YD1L48Q # YD2L77 & YD1L27) # !YD1_i31 & YD2L77 & YD1L27;
YD1L48Q = DFFE(YD1L48Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--BE1L6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~161
--operation mode is normal

BE1L6 = !YD1L68Q & !YD1L48Q;


--CE1L57 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~537
--operation mode is normal

CE1L57 = CE1L323Q & (YD1L58Q # CE1L172 # !BE1L6);


--YD1L86 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~695
--operation mode is normal

YD1L86 = !YD1L68Q & !YD1L48Q & !YD1L58Q;


--CE1L82 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~483
--operation mode is normal

CE1L82 = CE1L33 & CE1L43 & CE1L53 & CE1L63;


--CE1_overflow is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|overflow
--operation mode is normal

CE1_overflow_lut_out = !CE1L613Q & (CE1_overflow # CE1L31Q & CE1L96);
CE1_overflow = DFFE(CE1_overflow_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L86 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i97~188
--operation mode is normal

CE1L86 = L1_DAQ_ctrl_local.ATWD_mode[0] & CE1_channel[1] & CE1_channel[0] # !L1_DAQ_ctrl_local.ATWD_mode[0] & (CE1_channel[1] & !CE1_channel[0] # !CE1_overflow);


--CE1L38 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~598
--operation mode is normal

CE1L38 = CE1L223Q & (CE1L86 & !L1_DAQ_ctrl_local.ATWD_mode[1] # !YD1L86);


--YD1_enable is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|enable
--operation mode is normal

YD1_enable_lut_out = YD1_enable & (YD1L07 # YD1L17) # !YD1L08Q;
YD1_enable = DFFE(YD1_enable_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L142 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6867
--operation mode is normal

CE1L142 = YD1_enable & TD1_ATWDTrigger_A_sig & !L1_DAQ_ctrl_local.DAQ_mode[1] & !L1_DAQ_ctrl_local.DAQ_mode[0];


--VD1_TriggerComplete_sync is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|TriggerComplete_sync
--operation mode is normal

VD1_TriggerComplete_sync_lut_out = VD1_TrigC;
VD1_TriggerComplete_sync = DFFE(VD1_TriggerComplete_sync_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L67 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~539
--operation mode is normal

CE1L67 = BE1L6 & CE1L123Q & !YD1L58Q & !CE1L062;


--CE1L242 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6869
--operation mode is normal

CE1L242 = !CE1L423Q & !CE1L323Q;


--CE1L342 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6870
--operation mode is normal

CE1L342 = CE1L242 & !CE1L023Q & !CE1L913Q & !CE1L713Q;


--CE1L442 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6871
--operation mode is normal

CE1L442 = CE1_counterclk_high & (CE1L513Q # !CE1L342) # !CE1L132;


--CE1L542 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6872
--operation mode is normal

CE1L542 = CE1L223Q # CE1L313Q # CE1L413Q # !CE1L213Q;


--TD1_i59 is daq:inst_daq|trigger:inst_trigger|i59
--operation mode is normal

TD1_i59 = L1_DAQ_ctrl_local.enable_AB[1] & TD1L32 & (TD1L52 # !L1_DAQ_ctrl_local.enable_AB[0]);


--YD2L98Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~23
--operation mode is normal

YD2L98Q_lut_out = YD2L76 # YD2L88Q # YD2L29Q & !YD2_i31;
YD2L98Q = DFFE(YD2L98Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD2L88Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~22
--operation mode is normal

YD2L88Q_lut_out = YD2L49Q & (XD2L392 # XD2_wr_ptr[0] $ XD2_rd_ptr[0]);
YD2L88Q = DFFE(YD2L88Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L83 is daq:inst_daq|trigger:inst_trigger|i137~46
--operation mode is normal

TD1L83 = !YD2L98Q & !YD2L88Q;

--TD1L93 is daq:inst_daq|trigger:inst_trigger|i137~49
--operation mode is normal

TD1L93 = !YD2L98Q & !YD2L88Q;


--YD2L19Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~25
--operation mode is normal

YD2L19Q_lut_out = YD2L97 # YD2L19Q & (CE2L2Q # BE2L1Q);
YD2L19Q = DFFE(YD2L19Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L372 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~482
--operation mode is normal

CE2L372 = CE2L872 & CE2L972 & CE2L082 & CE2L182;


--YD2L29Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~26
--operation mode is normal

YD2L29Q_lut_out = YD2L86 # YD2L29Q & (CE2L2Q # BE2L1Q);
YD2L29Q = DFFE(YD2L29Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD2L09Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~24
--operation mode is normal

YD2L09Q_lut_out = YD2L08 # YD2L09Q & (CE2L2Q # BE2L1Q);
YD2L09Q = DFFE(YD2L09Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--BE2L6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~161
--operation mode is normal

BE2L6 = !YD2L29Q & !YD2L09Q;


--CE2L47 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~537
--operation mode is normal

CE2L47 = CE2L323Q & (YD2L19Q # CE2L372 # !BE2L6);


--YD2L07 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~775
--operation mode is normal

YD2L07 = !YD2L29Q & !YD2L09Q & !YD2L19Q;


--CE2L82 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~483
--operation mode is normal

CE2L82 = CE2L33 & CE2L43 & CE2L53 & CE2L63;


--YD2_enable is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|enable
--operation mode is normal

YD2_enable_lut_out = YD2_enable & (YD2L27 # YD2L37) # !YD2L68Q;
YD2_enable = DFFE(YD2_enable_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L042 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6914
--operation mode is normal

CE2L042 = YD2_enable & TD1_ATWDTrigger_B_sig & !L1_DAQ_ctrl_local.DAQ_mode[1] & !L1_DAQ_ctrl_local.DAQ_mode[0];


--VD2_TriggerComplete_sync is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|TriggerComplete_sync
--operation mode is normal

VD2_TriggerComplete_sync_lut_out = VD2_TrigC;
VD2_TriggerComplete_sync = DFFE(VD2_TriggerComplete_sync_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2_overflow is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|overflow
--operation mode is normal

CE2_overflow_lut_out = !CE2L713Q & (CE2_overflow # CE2L31Q & CE2L96);
CE2_overflow = DFFE(CE2_overflow_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L86 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i97~188
--operation mode is normal

CE2L86 = L1_DAQ_ctrl_local.ATWD_mode[0] & CE2_channel[1] & CE2_channel[0] # !L1_DAQ_ctrl_local.ATWD_mode[0] & (CE2_channel[1] & !CE2_channel[0] # !CE2_overflow);


--CE2L28 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~598
--operation mode is normal

CE2L28 = CE2L223Q & (CE2L86 & !L1_DAQ_ctrl_local.ATWD_mode[1] # !YD2L07);


--CE2L57 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~539
--operation mode is normal

CE2L57 = BE2L6 & CE2L123Q & !YD2L19Q & !CE2L262;


--CE2L142 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6916
--operation mode is normal

CE2L142 = CE2_counterclk_high & (CE2L613Q # !CE2L932) # !CE2L132;


--CE2L242 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6917
--operation mode is normal

CE2L242 = CE2L223Q # CE2L413Q # CE2L513Q # !CE1L213Q;


--L1L402 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~49
--operation mode is normal

L1L402 = L1L472 & !L1L798 & (L1_i412 # !L1L403);


--L1L502 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~50
--operation mode is normal

L1L502 = L1_i1064 & !L1_i1176 & !VE1L63Q & !VE1L53Q;


--L1L102 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~0
--operation mode is normal

L1L102 = L1_i433 & L1L302 & L1L402 & L1L502;


--B1L521 is calibration_sources:inst_calibration_sources|i~582
--operation mode is normal

B1L521 = !B1_now_cnt[1] & !B1_now_cnt[0];


--B1L121 is calibration_sources:inst_calibration_sources|i~8
--operation mode is normal

B1L121 = !B1_now_cnt[4] & !B1_now_cnt[2] & B1L521 & B1_now_cnt[3];


--B1L39 is calibration_sources:inst_calibration_sources|i293~54
--operation mode is normal

B1L39 = !R2_sload_path[3] & !R2_sload_path[4];


--B1L49 is calibration_sources:inst_calibration_sources|i293~55
--operation mode is normal

B1L49 = R2_sload_path[1] & R2_sload_path[2] & R2_sload_path[3] & R2_sload_path[4];


--B1L59 is calibration_sources:inst_calibration_sources|i293~56
--operation mode is normal

B1L59 = !B1L49 & (R2_sload_path[2] # !B1L39 # !B1L29);


--B1L69 is calibration_sources:inst_calibration_sources|i300~138
--operation mode is normal

B1L69 = L1_CS_ctrl_local.CS_enable[3] # L1_CS_ctrl_local.CS_enable[2];


--B1L79 is calibration_sources:inst_calibration_sources|i300~139
--operation mode is normal

B1L79 = !B1L59 & (!L1_CS_ctrl_local.CS_enable[1] & !B1L69 # !B1_now_action);


--NC02_q[7] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[7]
NC02_q[7]_data_in = DF1_MASTERHWDATA[7];
NC02_q[7]_write_enable = L1L5921;
NC02_q[7]_clock_0 = GLOBAL(UE1_outclock0);
NC02_q[7]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q);
NC02_q[7]_read_address = RD_ADDR(R1_q[0], R1_q[1], R1_q[2], R1_q[3], R1_q[4], R1_q[5], R1_q[6], R1_q[7]);
NC02_q[7] = MEMORY_SEGMENT(NC02_q[7]_data_in, NC02_q[7]_write_enable, NC02_q[7]_clock_0, , , , , , VCC, NC02_q[7]_write_address, NC02_q[7]_read_address);


--B1L001 is calibration_sources:inst_calibration_sources|i336~112
--operation mode is normal

B1L001 = B1L66Q # !B1_i445;


--B1L621 is calibration_sources:inst_calibration_sources|i~583
--operation mode is normal

B1L621 = !R1_q[7] # !R1_q[6];


--B1L721 is calibration_sources:inst_calibration_sources|i~584
--operation mode is normal

B1L721 = !R1_q[3] # !R1_q[2] # !R1_q[1] # !R1_q[0];


--B1L221 is calibration_sources:inst_calibration_sources|i~91
--operation mode is normal

B1L221 = B1L621 # B1L721 # !R1_q[5] # !R1_q[4];

--B1L431 is calibration_sources:inst_calibration_sources|i~603
--operation mode is normal

B1L431 = B1L621 # B1L721 # !R1_q[5] # !R1_q[4];


--B1_fe_R2R is calibration_sources:inst_calibration_sources|fe_R2R
--operation mode is normal

B1_fe_R2R_lut_out = B1L221 & (B1_fe_R2R # L1_CS_ctrl_local.CS_enable[4] & B1_now_action);
B1_fe_R2R = DFFE(B1_fe_R2R_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--B1L99 is calibration_sources:inst_calibration_sources|i331~50
--operation mode is normal

B1L99 = B1_fe_R2R # L1_CS_ctrl_local.CS_enable[4] & B1_now_action;


--NC02_q[6] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[6]
NC02_q[6]_data_in = DF1_MASTERHWDATA[6];
NC02_q[6]_write_enable = L1L5921;
NC02_q[6]_clock_0 = GLOBAL(UE1_outclock0);
NC02_q[6]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q);
NC02_q[6]_read_address = RD_ADDR(R1_q[0], R1_q[1], R1_q[2], R1_q[3], R1_q[4], R1_q[5], R1_q[6], R1_q[7]);
NC02_q[6] = MEMORY_SEGMENT(NC02_q[6]_data_in, NC02_q[6]_write_enable, NC02_q[6]_clock_0, , , , , , VCC, NC02_q[6]_write_address, NC02_q[6]_read_address);


--B1L101 is calibration_sources:inst_calibration_sources|i338~112
--operation mode is normal

B1L101 = B1L56Q # !B1_i445;


--NC02_q[5] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[5]
NC02_q[5]_data_in = DF1_MASTERHWDATA[5];
NC02_q[5]_write_enable = L1L5921;
NC02_q[5]_clock_0 = GLOBAL(UE1_outclock0);
NC02_q[5]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q);
NC02_q[5]_read_address = RD_ADDR(R1_q[0], R1_q[1], R1_q[2], R1_q[3], R1_q[4], R1_q[5], R1_q[6], R1_q[7]);
NC02_q[5] = MEMORY_SEGMENT(NC02_q[5]_data_in, NC02_q[5]_write_enable, NC02_q[5]_clock_0, , , , , , VCC, NC02_q[5]_write_address, NC02_q[5]_read_address);


--B1L201 is calibration_sources:inst_calibration_sources|i340~112
--operation mode is normal

B1L201 = B1L46Q # !B1_i445;


--NC02_q[4] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[4]
NC02_q[4]_data_in = DF1_MASTERHWDATA[4];
NC02_q[4]_write_enable = L1L5921;
NC02_q[4]_clock_0 = GLOBAL(UE1_outclock0);
NC02_q[4]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q);
NC02_q[4]_read_address = RD_ADDR(R1_q[0], R1_q[1], R1_q[2], R1_q[3], R1_q[4], R1_q[5], R1_q[6], R1_q[7]);
NC02_q[4] = MEMORY_SEGMENT(NC02_q[4]_data_in, NC02_q[4]_write_enable, NC02_q[4]_clock_0, , , , , , VCC, NC02_q[4]_write_address, NC02_q[4]_read_address);


--B1L301 is calibration_sources:inst_calibration_sources|i342~112
--operation mode is normal

B1L301 = B1L36Q # !B1_i445;


--NC02_q[3] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[3]
NC02_q[3]_data_in = DF1_MASTERHWDATA[3];
NC02_q[3]_write_enable = L1L5921;
NC02_q[3]_clock_0 = GLOBAL(UE1_outclock0);
NC02_q[3]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q);
NC02_q[3]_read_address = RD_ADDR(R1_q[0], R1_q[1], R1_q[2], R1_q[3], R1_q[4], R1_q[5], R1_q[6], R1_q[7]);
NC02_q[3] = MEMORY_SEGMENT(NC02_q[3]_data_in, NC02_q[3]_write_enable, NC02_q[3]_clock_0, , , , , , VCC, NC02_q[3]_write_address, NC02_q[3]_read_address);


--B1L401 is calibration_sources:inst_calibration_sources|i348~112
--operation mode is normal

B1L401 = B1L26Q # !B1_i445;


--NC02_q[2] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[2]
NC02_q[2]_data_in = DF1_MASTERHWDATA[2];
NC02_q[2]_write_enable = L1L5921;
NC02_q[2]_clock_0 = GLOBAL(UE1_outclock0);
NC02_q[2]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q);
NC02_q[2]_read_address = RD_ADDR(R1_q[0], R1_q[1], R1_q[2], R1_q[3], R1_q[4], R1_q[5], R1_q[6], R1_q[7]);
NC02_q[2] = MEMORY_SEGMENT(NC02_q[2]_data_in, NC02_q[2]_write_enable, NC02_q[2]_clock_0, , , , , , VCC, NC02_q[2]_write_address, NC02_q[2]_read_address);


--B1L501 is calibration_sources:inst_calibration_sources|i350~112
--operation mode is normal

B1L501 = B1L16Q # !B1_i445;


--NC02_q[1] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[1]
NC02_q[1]_data_in = DF1_MASTERHWDATA[1];
NC02_q[1]_write_enable = L1L5921;
NC02_q[1]_clock_0 = GLOBAL(UE1_outclock0);
NC02_q[1]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q);
NC02_q[1]_read_address = RD_ADDR(R1_q[0], R1_q[1], R1_q[2], R1_q[3], R1_q[4], R1_q[5], R1_q[6], R1_q[7]);
NC02_q[1] = MEMORY_SEGMENT(NC02_q[1]_data_in, NC02_q[1]_write_enable, NC02_q[1]_clock_0, , , , , , VCC, NC02_q[1]_write_address, NC02_q[1]_read_address);


--B1L601 is calibration_sources:inst_calibration_sources|i352~112
--operation mode is normal

B1L601 = B1L06Q # !B1_i445;


--NC02_q[0] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[0]
NC02_q[0]_data_in = DF1_MASTERHWDATA[0];
NC02_q[0]_write_enable = L1L5921;
NC02_q[0]_clock_0 = GLOBAL(UE1_outclock0);
NC02_q[0]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q);
NC02_q[0]_read_address = RD_ADDR(R1_q[0], R1_q[1], R1_q[2], R1_q[3], R1_q[4], R1_q[5], R1_q[6], R1_q[7]);
NC02_q[0] = MEMORY_SEGMENT(NC02_q[0]_data_in, NC02_q[0]_write_enable, NC02_q[0]_clock_0, , , , , , VCC, NC02_q[0]_write_address, NC02_q[0]_read_address);


--B1L701 is calibration_sources:inst_calibration_sources|i354~112
--operation mode is normal

B1L701 = B1L95Q # !B1_i445;


--VE1L5 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~107
--operation mode is normal

VE1L5 = VE1L15Q & DF1_MASTERHTRANS[1];


--VE1L1 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i332~37
--operation mode is normal

VE1L1 = DF1_MASTERHSIZE[1] & !DF1_MASTERHSIZE[0] & !DF1_MASTERHBURST[1] & !DF1_MASTERHBURST[2];

--VE1L2 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i332~39
--operation mode is normal

VE1L2 = DF1_MASTERHSIZE[1] & !DF1_MASTERHSIZE[0] & !DF1_MASTERHBURST[1] & !DF1_MASTERHBURST[2];


--VE1L11 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6587
--operation mode is normal

VE1L11 = VE1L1 & DF1_MASTERHTRANS[1] & !VE1L94Q & !DF1_MASTERHTRANS[0];


--VE1L4 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~7
--operation mode is normal

VE1L4 = DF1_MASTERHBURST[0] & !DF1_MASTERHBURST[1] & !DF1_MASTERHBURST[2];


--VE1L21 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6588
--operation mode is normal

VE1L21 = VE1L4 & VE1L05Q & DF1_MASTERHTRANS[1];


--VE1L31 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6589
--operation mode is normal

VE1L31 = VE1L5 # VE1L35Q # VE1L11 # VE1L21;


--VE1L41 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6590
--operation mode is normal

VE1L41 = !VE1L25Q & (DF1_MASTERHTRANS[1] # !VE1L15Q);


--VE1L51 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6591
--operation mode is normal

VE1L51 = !VE1L94Q & (DF1_MASTERHTRANS[0] # !DF1_MASTERHTRANS[1] # !VE1L1);


--VE1L61 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6592
--operation mode is normal

VE1L61 = VE1L41 & !VE1L51 & (!VE1L3 # !VE1L05Q);


--VE1L71 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6598
--operation mode is normal

VE1L71 = VE1L35Q # VE1L15Q & DF1_MASTERHTRANS[1];


--VE1L6 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~185
--operation mode is normal

VE1L6 = DF1_MASTERHTRANS[0] # DF1_MASTERHTRANS[1];


--VE1L7 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~186
--operation mode is normal

VE1L7 = DF1_MASTERHTRANS[1] & !DF1_MASTERHTRANS[0];

--VE1L23 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6634
--operation mode is normal

VE1L23 = DF1_MASTERHTRANS[1] & !DF1_MASTERHTRANS[0];


--VE1L81 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6599
--operation mode is normal

VE1L81 = VE1L1 & !VE1L94Q & (VE1L7 # VE1L74Q);


--VE1L91 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6600
--operation mode is normal

VE1L91 = VE1L05Q & (VE1L4 # DF1_MASTERHTRANS[0] & !DF1_MASTERHTRANS[1]);


--VE1L02 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6602
--operation mode is normal

VE1L02 = DF1_MASTERHWRITE & (VE1L5 # VE1L11 # VE1L21);


--RE1L21Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|n_tx[0]~reg0
--operation mode is normal

RE1L21Q_lut_out = TD1_i73 & L1_LC_ctrl_local.lc_length[0] # !TD1_i73 & (RE1_got_disc & L1_LC_ctrl_local.lc_length[0] # !RE1_got_disc & RE1L11);
RE1L21Q = DFFE(RE1L21Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , RE1_i16);


--TE1L21Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~24
--operation mode is normal

TE1L21Q_lut_out = TE1L11Q;
TE1L21Q = DFFE(TE1L21Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L11Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~23
--operation mode is normal

TE1L11Q_lut_out = TE1L01Q;
TE1L11Q = DFFE(TE1L11Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~294
--operation mode is normal

TE1L3 = RE1L21Q & (TE1L21Q # TE1L11Q);


--TE1L9Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~21
--operation mode is normal

TE1L9Q_lut_out = RE1_wait1clk & L1_LC_ctrl_local.lc_tx_enable[1] & !TE1L8Q;
TE1L9Q = DFFE(TE1L9Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L01Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~22
--operation mode is normal

TE1L01Q_lut_out = TE1L9Q;
TE1L01Q = DFFE(TE1L01Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L4 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~295
--operation mode is normal

TE1L4 = !RE1L21Q & (TE1L9Q # TE1L01Q);


--RE1L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|n_tx[1]~reg0
--operation mode is normal

RE1L31Q_lut_out = TD1_i73 & L1_LC_ctrl_local.lc_length[1] # !TD1_i73 & (RE1_got_disc & L1_LC_ctrl_local.lc_length[1] # !RE1_got_disc & RE1L01);
RE1L31Q = DFFE(RE1L31Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , RE1_i16);


--TE1L61Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~28
--operation mode is normal

TE1L61Q_lut_out = TE1L51Q;
TE1L61Q = DFFE(TE1L61Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~27
--operation mode is normal

TE1L51Q_lut_out = TE1L41Q;
TE1L51Q = DFFE(TE1L51Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L5 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~296
--operation mode is normal

TE1L5 = RE1L31Q & (TE1L61Q # TE1L51Q);


--TE1L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~25
--operation mode is normal

TE1L31Q_lut_out = TE1L21Q;
TE1L31Q = DFFE(TE1L31Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L41Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~26
--operation mode is normal

TE1L41Q_lut_out = TE1L31Q;
TE1L41Q = DFFE(TE1L41Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L6 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~297
--operation mode is normal

TE1L6 = !RE1L31Q & (TE1L31Q # TE1L41Q);


--TE1L91Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~31
--operation mode is normal

TE1L91Q_lut_out = TE1L81Q;
TE1L91Q = DFFE(TE1L91Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L81Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~30
--operation mode is normal

TE1L81Q_lut_out = TE1L71Q;
TE1L81Q = DFFE(TE1L81Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L02Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~32
--operation mode is normal

TE1L02Q_lut_out = TE1L91Q;
TE1L02Q = DFFE(TE1L02Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L71Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~29
--operation mode is normal

TE1L71Q_lut_out = TE1L61Q;
TE1L71Q = DFFE(TE1L71Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L8Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|state~20
--operation mode is normal

TE1L8Q_lut_out = !TE1L02Q & (TE1L8Q # RE1_wait1clk & L1_LC_ctrl_local.lc_tx_enable[1]);
TE1L8Q = DFFE(TE1L8Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE1L7 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_TX:LC_TX_inst|i~299
--operation mode is normal

TE1L7 = TE1L71Q # !TE1L8Q;


--RE2L21Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|n_tx[0]~reg0
--operation mode is normal

RE2L21Q_lut_out = TD1_i73 & L1_LC_ctrl_local.lc_length[0] # !TD1_i73 & (RE2_got_disc & L1_LC_ctrl_local.lc_length[0] # !RE2_got_disc & RE2L11);
RE2L21Q = DFFE(RE2L21Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , RE2_i16);


--TE2L21Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~24
--operation mode is normal

TE2L21Q_lut_out = TE2L11Q;
TE2L21Q = DFFE(TE2L21Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L11Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~23
--operation mode is normal

TE2L11Q_lut_out = TE2L01Q;
TE2L11Q = DFFE(TE2L11Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~294
--operation mode is normal

TE2L3 = RE2L21Q & (TE2L21Q # TE2L11Q);


--TE2L9Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~21
--operation mode is normal

TE2L9Q_lut_out = RE2_wait1clk & L1_LC_ctrl_local.lc_tx_enable[0] & !TE2L8Q;
TE2L9Q = DFFE(TE2L9Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L01Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~22
--operation mode is normal

TE2L01Q_lut_out = TE2L9Q;
TE2L01Q = DFFE(TE2L01Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L4 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~295
--operation mode is normal

TE2L4 = !RE2L21Q & (TE2L9Q # TE2L01Q);


--RE2L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|n_tx[1]~reg0
--operation mode is normal

RE2L31Q_lut_out = TD1_i73 & L1_LC_ctrl_local.lc_length[1] # !TD1_i73 & (RE2_got_disc & L1_LC_ctrl_local.lc_length[1] # !RE2_got_disc & RE2L01);
RE2L31Q = DFFE(RE2L31Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , RE2_i16);


--TE2L61Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~28
--operation mode is normal

TE2L61Q_lut_out = TE2L51Q;
TE2L61Q = DFFE(TE2L61Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~27
--operation mode is normal

TE2L51Q_lut_out = TE2L41Q;
TE2L51Q = DFFE(TE2L51Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L5 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~296
--operation mode is normal

TE2L5 = RE2L31Q & (TE2L61Q # TE2L51Q);


--TE2L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~25
--operation mode is normal

TE2L31Q_lut_out = TE2L21Q;
TE2L31Q = DFFE(TE2L31Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L41Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~26
--operation mode is normal

TE2L41Q_lut_out = TE2L31Q;
TE2L41Q = DFFE(TE2L41Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L6 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~297
--operation mode is normal

TE2L6 = !RE2L31Q & (TE2L31Q # TE2L41Q);


--TE2L91Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~31
--operation mode is normal

TE2L91Q_lut_out = TE2L81Q;
TE2L91Q = DFFE(TE2L91Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L81Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~30
--operation mode is normal

TE2L81Q_lut_out = TE2L71Q;
TE2L81Q = DFFE(TE2L81Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L02Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~32
--operation mode is normal

TE2L02Q_lut_out = TE2L91Q;
TE2L02Q = DFFE(TE2L02Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L71Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~29
--operation mode is normal

TE2L71Q_lut_out = TE2L61Q;
TE2L71Q = DFFE(TE2L71Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L8Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|state~20
--operation mode is normal

TE2L8Q_lut_out = !TE2L02Q & (TE2L8Q # RE2_wait1clk & L1_LC_ctrl_local.lc_tx_enable[0]);
TE2L8Q = DFFE(TE2L8Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TE2L7 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_TX:LC_TX_inst|i~299
--operation mode is normal

TE2L7 = TE2L71Q # !TE2L8Q;


--NB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~39
--operation mode is normal

NB1L31 = R3_sload_path[0] & !R3_sload_path[1];


--NB1_rxcteq5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5
--operation mode is normal

NB1_rxcteq5 = NB1L31 & R3_sload_path[2] & !R3_sload_path[3] & !R3_sload_path[4];


--NB1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31
--operation mode is normal

NB1L12Q_lut_out = !NB1_rxcteq5 & (NB1L12Q # AC1L51Q & NB1L52Q);
NB1L12Q = DFFE(NB1L12Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--AC1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|rxd~reg
--operation mode is normal

AC1L51Q_lut_out = EB1L95Q & (AC1L32 # AC1L02Q & !R6_sload_path[4]);
AC1L51Q = DFFE(AC1L51Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--NB1L52Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37
--operation mode is normal

NB1L52Q_lut_out = NB1L81 # NB1_rxcteq9 & NB1L82Q & R4_sload_path[3];
NB1L52Q = DFFE(NB1L52Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--MB1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~reg
--operation mode is normal

MB1L5Q_lut_out = VCC;
MB1L5Q = DFFE(MB1L5Q_lut_out, GLOBAL(UE1_outclock0), !T1L82, , MB1L4);


--BB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~11
--operation mode is normal

BB1L5 = DB1_DCMD_SEQ1 & NB1L01Q;


--DB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~166
--operation mode is normal

DB1L2 = !NB1L11Q & !NB1L92Q;


--BB1L21Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~reg
--operation mode is normal

BB1L21Q_lut_out = VCC;
BB1L21Q = DFFE(BB1L21Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , BB1L11);


--DB1_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE
--operation mode is normal

DB1_IDLE_lut_out = !DB1L82 & (HB1L7 # !NB1L11Q # !DB1L92);
DB1_IDLE = DFFE(DB1_IDLE_lut_out, GLOBAL(UE1_outclock0), !W1L81Q, , );


--DB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~167
--operation mode is normal

DB1L3 = BB1L21Q & !DB1_IDLE;


--DB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~176
--operation mode is normal

DB1L5 = DB1_BYTE0 & !NB1L11Q & (!DB1_DAT_MSG # !NB1L01Q);


--DB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~177
--operation mode is normal

DB1L6 = DB1_BYTE3 # BB1L21Q & DB1_DCMD_SEQ1;


--NB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~40
--operation mode is normal

NB1L41 = R3_sload_path[0] & !R3_sload_path[1] & !R3_sload_path[3] & !R3_sload_path[4];


--NB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~878
--operation mode is normal

NB1L1 = NB1L41 & NB1L52Q & R3_sload_path[2] & !AC1L51Q;


--NB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~879
--operation mode is normal

NB1L2 = SB1_dffs[7] & SB1_dffs[0] & !SB1_dffs[2];


--NB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~880
--operation mode is normal

NB1L3 = SB1_dffs[6] & SB1_dffs[5] & SB1_dffs[1] & !SB1_dffs[4];


--DB1_LEN0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|LEN0
--operation mode is normal

DB1_LEN0_lut_out = !NB1L92Q & (DB1_START # DB1_LEN0 & !NB1L01Q);
DB1_LEN0 = DFFE(DB1_LEN0_lut_out, GLOBAL(UE1_outclock0), , , );


--DB1_STF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT
--operation mode is normal

DB1_STF_WAIT_lut_out = DB1L83 & !NB1L92Q;
DB1_STF_WAIT = DFFE(DB1_STF_WAIT_lut_out, GLOBAL(UE1_outclock0), , , );


--DB1_START is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|START
--operation mode is normal

DB1_START_lut_out = NB1L92Q;
DB1_START = DFFE(DB1_START_lut_out, GLOBAL(UE1_outclock0), , , );


--DB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0a~12
--operation mode is normal

DB1L01 = DB1_LEN0 # DB1_STF_WAIT # DB1_START # DB1_BYTE0;


--NB1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg
--operation mode is normal

NB1L9Q_lut_out = !NB1L8 & DB1L2 & (NB1L9Q # AC1L51Q);
NB1L9Q = DFFE(NB1L9Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--NB1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen~reg
--operation mode is normal

NB1L02Q_lut_out = NB1_rxcteq5 & (NB1L72Q # NB1L32Q);
NB1L02Q = DFFE(NB1L02Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--NB1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg
--operation mode is normal

NB1L91Q_lut_out = NB1_rxcteq5 & (NB1L72Q # NB1L32Q & AC1L51Q);
NB1L91Q = DFFE(NB1L91Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--DB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR~50
--operation mode is normal

DB1L51 = HB1L21 # HB1L71 # !DB1_BYTE0;


--XC1_BYT3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT3
--operation mode is normal

XC1_BYT3_lut_out = XC1_BYT2;
XC1_BYT3 = DFFE(XC1_BYT3_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , GD1L9Q);


--SD1L344Q is daq:inst_daq|mem_interface:inst_mem_interface|state~33
--operation mode is normal

SD1L344Q_lut_out = SD1L244Q & DF1_SLAVEHREADYO & !SD1L773 & !QD1L612Q;
SD1L344Q = DFFE(SD1L344Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L044Q is daq:inst_daq|mem_interface:inst_mem_interface|state~29
--operation mode is normal

SD1L044Q_lut_out = SD1L803 # DF1_SLAVEHREADYO & (SD1L383 # SD1L483);
SD1L044Q = DFFE(SD1L044Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L444Q is daq:inst_daq|mem_interface:inst_mem_interface|state~34
--operation mode is normal

SD1L444Q_lut_out = SD1L344Q # SD1L903 # SD1L444Q & !SD1L43;
SD1L444Q = DFFE(SD1L444Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1_rdaddr[6] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[6]
--operation mode is normal

SD1_rdaddr[6]_lut_out = SD1L983 & (SD1_rdaddr[6] # SD1L293 & SD1L553) # !SD1L983 & SD1L293 & SD1L553;
SD1_rdaddr[6] = DFFE(SD1_rdaddr[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1_i329 is daq:inst_daq|mem_interface:inst_mem_interface|i329
--operation mode is normal

SD1_i329 = SD1_rdaddr[6] $ (SD1_AnB & XD1L882 # !SD1_AnB & XD2L782);


--SD1_rdaddr[7] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[7]
--operation mode is normal

SD1_rdaddr[7]_lut_out = SD1L983 & (SD1_rdaddr[7] # SD1L293 & SD1L753) # !SD1L983 & SD1L293 & SD1L753;
SD1_rdaddr[7] = DFFE(SD1_rdaddr[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1_i330 is daq:inst_daq|mem_interface:inst_mem_interface|i330
--operation mode is normal

SD1_i330 = SD1_rdaddr[7] $ (SD1_AnB & XD1L782 # !SD1_AnB & XD2L682);


--SD1L263 is daq:inst_daq|mem_interface:inst_mem_interface|i~4897
--operation mode is normal

SD1L263 = SD1L81 & SD1L934Q & !SD1_i329 & !SD1_i330;


--XD1_header_1.eventtype[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.eventtype[1]
--operation mode is normal

XD1_header_1.eventtype[1]_lut_out = YD1_eventtype[1];
XD1_header_1.eventtype[1] = DFFE(XD1_header_1.eventtype[1]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_1.eventtype[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.eventtype[0]
--operation mode is normal

XD1_header_1.eventtype[0]_lut_out = !YD1_eventtype[0];
XD1_header_1.eventtype[0] = DFFE(XD1_header_1.eventtype[0]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--SD1L5 is daq:inst_daq|mem_interface:inst_mem_interface|i177~583
--operation mode is normal

SD1L5 = XD1_rd_ptr[0] & (!XD1_header_1.eventtype[0] # !XD1_header_1.eventtype[1]);


--XD1_header_0.eventtype[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.eventtype[1]
--operation mode is normal

XD1_header_0.eventtype[1]_lut_out = YD1_eventtype[1];
XD1_header_0.eventtype[1] = DFFE(XD1_header_0.eventtype[1]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_0.eventtype[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.eventtype[0]
--operation mode is normal

XD1_header_0.eventtype[0]_lut_out = !YD1_eventtype[0];
XD1_header_0.eventtype[0] = DFFE(XD1_header_0.eventtype[0]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L6 is daq:inst_daq|mem_interface:inst_mem_interface|i177~584
--operation mode is normal

SD1L6 = !XD1_rd_ptr[0] & (!XD1_header_0.eventtype[0] # !XD1_header_0.eventtype[1]);


--SD1L7 is daq:inst_daq|mem_interface:inst_mem_interface|i177~585
--operation mode is normal

SD1L7 = XD1L682 & SD1_AnB & (SD1L5 # SD1L6);


--XD2_header_1.eventtype[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.eventtype[1]
--operation mode is normal

XD2_header_1.eventtype[1]_lut_out = YD2_eventtype[1];
XD2_header_1.eventtype[1] = DFFE(XD2_header_1.eventtype[1]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_1.eventtype[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.eventtype[0]
--operation mode is normal

XD2_header_1.eventtype[0]_lut_out = !YD2_eventtype[0];
XD2_header_1.eventtype[0] = DFFE(XD2_header_1.eventtype[0]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--SD1L8 is daq:inst_daq|mem_interface:inst_mem_interface|i177~586
--operation mode is normal

SD1L8 = XD2_rd_ptr[0] & (!XD2_header_1.eventtype[0] # !XD2_header_1.eventtype[1]);


--XD2_header_0.eventtype[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.eventtype[1]
--operation mode is normal

XD2_header_0.eventtype[1]_lut_out = YD2_eventtype[1];
XD2_header_0.eventtype[1] = DFFE(XD2_header_0.eventtype[1]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_0.eventtype[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.eventtype[0]
--operation mode is normal

XD2_header_0.eventtype[0]_lut_out = !YD2_eventtype[0];
XD2_header_0.eventtype[0] = DFFE(XD2_header_0.eventtype[0]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L9 is daq:inst_daq|mem_interface:inst_mem_interface|i177~587
--operation mode is normal

SD1L9 = !XD2_rd_ptr[0] & (!XD2_header_0.eventtype[0] # !XD2_header_0.eventtype[1]);


--SD1L01 is daq:inst_daq|mem_interface:inst_mem_interface|i177~588
--operation mode is normal

SD1L01 = XD2L582 & !SD1_AnB & (SD1L8 # SD1L9);


--SD1L363 is daq:inst_daq|mem_interface:inst_mem_interface|i~4898
--operation mode is normal

SD1L363 = SD1L734Q & DF1_SLAVEHREADYO & !SD1L7 & !SD1L01;


--HE2_compr_size[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[8]
--operation mode is normal

HE2_compr_size[8]_lut_out = !HE2_i1063 & (HE2L512 & HE2L162 # !HE2L512 & HE2_compr_size[8]);
HE2_compr_size[8] = DFFE(HE2_compr_size[8]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_compr_size[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[8]
--operation mode is normal

HE1_compr_size[8]_lut_out = !HE1_i1063 & (HE1L602 & HE1L252 # !HE1L602 & HE1_compr_size[8]);
HE1_compr_size[8] = DFFE(HE1_compr_size[8]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--SD1_rdaddr[8] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[8]
--operation mode is normal

SD1_rdaddr[8]_lut_out = SD1L983 & (SD1_rdaddr[8] # SD1L293 & SD1L953) # !SD1L983 & SD1L293 & SD1L953;
SD1_rdaddr[8] = DFFE(SD1_rdaddr[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1_i454 is daq:inst_daq|mem_interface:inst_mem_interface|i454
--operation mode is normal

SD1_i454 = SD1_rdaddr[8] $ (SD1_AnB & HE1_compr_size[8] # !SD1_AnB & HE2_compr_size[8]);


--HE2_compr_size[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[6]
--operation mode is normal

HE2_compr_size[6]_lut_out = !HE2_i1063 & (HE2L512 & HE2L752 # !HE2L512 & HE2_compr_size[6]);
HE2_compr_size[6] = DFFE(HE2_compr_size[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_compr_size[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[6]
--operation mode is normal

HE1_compr_size[6]_lut_out = !HE1_i1063 & (HE1L602 & HE1L842 # !HE1L602 & HE1_compr_size[6]);
HE1_compr_size[6] = DFFE(HE1_compr_size[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--SD1_i452 is daq:inst_daq|mem_interface:inst_mem_interface|i452
--operation mode is normal

SD1_i452 = SD1_rdaddr[6] $ (SD1_AnB & HE1_compr_size[6] # !SD1_AnB & HE2_compr_size[6]);


--HE2_compr_size[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[2]
--operation mode is normal

HE2_compr_size[2]_lut_out = !HE2_i1063 & (HE2L512 & HE2L942 # !HE2L512 & HE2_compr_size[2]);
HE2_compr_size[2] = DFFE(HE2_compr_size[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_compr_size[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[2]
--operation mode is normal

HE1_compr_size[2]_lut_out = !HE1_i1063 & (HE1L602 & HE1L042 # !HE1L602 & HE1_compr_size[2]);
HE1_compr_size[2] = DFFE(HE1_compr_size[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--SD1_rdaddr[2] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[2]
--operation mode is normal

SD1_rdaddr[2]_lut_out = SD1L983 & (SD1_rdaddr[2] # SD1L293 & SD1L743) # !SD1L983 & SD1L293 & SD1L743;
SD1_rdaddr[2] = DFFE(SD1_rdaddr[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1_i448 is daq:inst_daq|mem_interface:inst_mem_interface|i448
--operation mode is normal

SD1_i448 = SD1_rdaddr[2] $ (SD1_AnB & HE1_compr_size[2] # !SD1_AnB & HE2_compr_size[2]);


--HE2_compr_size[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[7]
--operation mode is normal

HE2_compr_size[7]_lut_out = !HE2_i1063 & (HE2L512 & HE2L952 # !HE2L512 & HE2_compr_size[7]);
HE2_compr_size[7] = DFFE(HE2_compr_size[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_compr_size[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[7]
--operation mode is normal

HE1_compr_size[7]_lut_out = !HE1_i1063 & (HE1L602 & HE1L052 # !HE1L602 & HE1_compr_size[7]);
HE1_compr_size[7] = DFFE(HE1_compr_size[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--SD1_i453 is daq:inst_daq|mem_interface:inst_mem_interface|i453
--operation mode is normal

SD1_i453 = SD1_rdaddr[7] $ (SD1_AnB & HE1_compr_size[7] # !SD1_AnB & HE2_compr_size[7]);


--SD1L463 is daq:inst_daq|mem_interface:inst_mem_interface|i~4899
--operation mode is normal

SD1L463 = SD1_i454 # SD1_i452 # SD1_i448 # SD1_i453;


--HE2_compr_size[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[5]
--operation mode is normal

HE2_compr_size[5]_lut_out = !HE2_i1063 & (HE2L512 & HE2L552 # !HE2L512 & HE2_compr_size[5]);
HE2_compr_size[5] = DFFE(HE2_compr_size[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_compr_size[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[5]
--operation mode is normal

HE1_compr_size[5]_lut_out = !HE1_i1063 & (HE1L602 & HE1L642 # !HE1L602 & HE1_compr_size[5]);
HE1_compr_size[5] = DFFE(HE1_compr_size[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--SD1_rdaddr[5] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[5]
--operation mode is normal

SD1_rdaddr[5]_lut_out = SD1L983 & (SD1_rdaddr[5] # SD1L293 & SD1L353) # !SD1L983 & SD1L293 & SD1L353;
SD1_rdaddr[5] = DFFE(SD1_rdaddr[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1_i451 is daq:inst_daq|mem_interface:inst_mem_interface|i451
--operation mode is normal

SD1_i451 = SD1_rdaddr[5] $ (SD1_AnB & HE1_compr_size[5] # !SD1_AnB & HE2_compr_size[5]);


--HE2_compr_size[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[0]
--operation mode is normal

HE2_compr_size[0]_lut_out = HE2_i1063 # HE2L512 & HE2L542 # !HE2L512 & HE2_compr_size[0];
HE2_compr_size[0] = DFFE(HE2_compr_size[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_compr_size[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[0]
--operation mode is normal

HE1_compr_size[0]_lut_out = HE1_i1063 # HE1L602 & HE1L632 # !HE1L602 & HE1_compr_size[0];
HE1_compr_size[0] = DFFE(HE1_compr_size[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--SD1_rdaddr[0] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[0]
--operation mode is normal

SD1_rdaddr[0]_lut_out = SD1L983 & (SD1_rdaddr[0] # SD1L293 & SD1L343) # !SD1L983 & SD1L293 & SD1L343;
SD1_rdaddr[0] = DFFE(SD1_rdaddr[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1_i446 is daq:inst_daq|mem_interface:inst_mem_interface|i446
--operation mode is normal

SD1_i446 = SD1_rdaddr[0] $ (SD1_AnB & HE1_compr_size[0] # !SD1_AnB & HE2_compr_size[0]);


--HE2_compr_size[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[3]
--operation mode is normal

HE2_compr_size[3]_lut_out = !HE2_i1063 & (HE2L512 & HE2L152 # !HE2L512 & HE2_compr_size[3]);
HE2_compr_size[3] = DFFE(HE2_compr_size[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_compr_size[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[3]
--operation mode is normal

HE1_compr_size[3]_lut_out = !HE1_i1063 & (HE1L602 & HE1L242 # !HE1L602 & HE1_compr_size[3]);
HE1_compr_size[3] = DFFE(HE1_compr_size[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--SD1_rdaddr[3] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[3]
--operation mode is normal

SD1_rdaddr[3]_lut_out = SD1L983 & (SD1_rdaddr[3] # SD1L293 & SD1L943) # !SD1L983 & SD1L293 & SD1L943;
SD1_rdaddr[3] = DFFE(SD1_rdaddr[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1_i449 is daq:inst_daq|mem_interface:inst_mem_interface|i449
--operation mode is normal

SD1_i449 = SD1_rdaddr[3] $ (SD1_AnB & HE1_compr_size[3] # !SD1_AnB & HE2_compr_size[3]);


--HE2_compr_size[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[4]
--operation mode is normal

HE2_compr_size[4]_lut_out = !HE2_i1063 & (HE2L512 & HE2L352 # !HE2L512 & HE2_compr_size[4]);
HE2_compr_size[4] = DFFE(HE2_compr_size[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_compr_size[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[4]
--operation mode is normal

HE1_compr_size[4]_lut_out = !HE1_i1063 & (HE1L602 & HE1L442 # !HE1L602 & HE1_compr_size[4]);
HE1_compr_size[4] = DFFE(HE1_compr_size[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--SD1_rdaddr[4] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[4]
--operation mode is normal

SD1_rdaddr[4]_lut_out = SD1L983 & (SD1_rdaddr[4] # SD1L293 & SD1L153) # !SD1L983 & SD1L293 & SD1L153;
SD1_rdaddr[4] = DFFE(SD1_rdaddr[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1_i450 is daq:inst_daq|mem_interface:inst_mem_interface|i450
--operation mode is normal

SD1_i450 = SD1_rdaddr[4] $ (SD1_AnB & HE1_compr_size[4] # !SD1_AnB & HE2_compr_size[4]);


--SD1L563 is daq:inst_daq|mem_interface:inst_mem_interface|i~4900
--operation mode is normal

SD1L563 = SD1_i451 # SD1_i446 # SD1_i449 # SD1_i450;


--HE2_compr_size[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[1]
--operation mode is normal

HE2_compr_size[1]_lut_out = HE2_i1063 # HE2L512 & HE2L742 # !HE2L512 & HE2_compr_size[1];
HE2_compr_size[1] = DFFE(HE2_compr_size[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_compr_size[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_size[1]
--operation mode is normal

HE1_compr_size[1]_lut_out = HE1_i1063 # HE1L602 & HE1L832 # !HE1L602 & HE1_compr_size[1];
HE1_compr_size[1] = DFFE(HE1_compr_size[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--SD1_rdaddr[1] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[1]
--operation mode is normal

SD1_rdaddr[1]_lut_out = SD1L983 & (SD1_rdaddr[1] # SD1L293 & SD1L543) # !SD1L983 & SD1L293 & SD1L543;
SD1_rdaddr[1] = DFFE(SD1_rdaddr[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1_i447 is daq:inst_daq|mem_interface:inst_mem_interface|i447
--operation mode is normal

SD1_i447 = SD1_rdaddr[1] $ (SD1_AnB & HE1_compr_size[1] # !SD1_AnB & HE2_compr_size[1]);


--SD1L703 is daq:inst_daq|mem_interface:inst_mem_interface|i~176
--operation mode is normal

SD1L703 = SD1L244Q & !SD1L463 & !SD1L563 & !SD1_i447;


--SD1L663 is daq:inst_daq|mem_interface:inst_mem_interface|i~4901
--operation mode is normal

SD1L663 = !SD1L634Q & !SD1L534Q & !SD1L434Q & !SD1L734Q;


--SD1L234Q is daq:inst_daq|mem_interface:inst_mem_interface|state~21
--operation mode is normal

SD1L234Q_lut_out = !SD1L134Q & (HE1_i1452 # HE2_bfr_dav_out & !HE2_lbm_read_done);
SD1L234Q = DFFE(SD1L234Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L144Q is daq:inst_daq|mem_interface:inst_mem_interface|state~30
--operation mode is normal

SD1L144Q_lut_out = SD1L044Q # SD1L22 & SD1L144Q & !SD1L43;
SD1L144Q = DFFE(SD1L144Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L763 is daq:inst_daq|mem_interface:inst_mem_interface|i~4902
--operation mode is normal

SD1L763 = !SD1L234Q & !SD1L144Q;


--SD1L863 is daq:inst_daq|mem_interface:inst_mem_interface|i~4903
--operation mode is normal

SD1L863 = SD1L1Q & (SD1L934Q # !SD1L763 # !SD1L663);


--SD1L45 is daq:inst_daq|mem_interface:inst_mem_interface|i885~6
--operation mode is normal

SD1L45 = XD1L582 & (XD2L482 # SD1_AnB) # !XD1L582 & XD2L482 & !SD1_AnB;


--SD1L61 is daq:inst_daq|mem_interface:inst_mem_interface|i332~172
--operation mode is normal

SD1L61 = SD1_rdaddr[3] & SD1_rdaddr[2] & SD1_rdaddr[1] & SD1_rdaddr[0];

--SD1L91 is daq:inst_daq|mem_interface:inst_mem_interface|i332~179
--operation mode is normal

SD1L91 = SD1_rdaddr[3] & SD1_rdaddr[2] & SD1_rdaddr[1] & SD1_rdaddr[0];


--SD1L603 is daq:inst_daq|mem_interface:inst_mem_interface|i~1
--operation mode is normal

SD1L603 = !SD1_rdaddr[6] # !SD1_rdaddr[4] # !SD1_rdaddr[5] # !SD1L61;


--SD1L963 is daq:inst_daq|mem_interface:inst_mem_interface|i~4904
--operation mode is normal

SD1L963 = SD1L863 # SD1L834Q & !SD1L45 & !SD1L603;


--SD1L073 is daq:inst_daq|mem_interface:inst_mem_interface|i~4905
--operation mode is normal

SD1L073 = SD1L263 # SD1L363 # SD1L703 # SD1L963;


--SD1L334Q is daq:inst_daq|mem_interface:inst_mem_interface|state~22
--operation mode is normal

SD1L334Q_lut_out = SD1L234Q;
SD1L334Q = DFFE(SD1L334Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L173 is daq:inst_daq|mem_interface:inst_mem_interface|i~4907
--operation mode is normal

SD1L173 = SD1L334Q # SD1L434Q # SD1L424Q & !SD1L763;


--SD1L02 is daq:inst_daq|mem_interface:inst_mem_interface|i391~1
--operation mode is normal

SD1L02 = L1_COMPR_ctrl_local.COMPR_mode[1] $ L1_COMPR_ctrl_local.COMPR_mode[0];


--HE2_bfr_dav_out is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|bfr_dav_out
--operation mode is normal

HE2_bfr_dav_out_lut_out = HE2L723 & HE2_bfr_dav_out # !HE2L823;
HE2_bfr_dav_out = DFFE(HE2_bfr_dav_out_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2_lbm_read_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|lbm_read_done
--operation mode is normal

HE2_lbm_read_done_lut_out = HE2_lbm_read_done & (SD1_read_done & !SD1_AnB # !HE2L332) # !HE2_lbm_read_done & SD1_read_done & !SD1_AnB;
HE2_lbm_read_done = DFFE(HE2_lbm_read_done_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SD1L12 is daq:inst_daq|mem_interface:inst_mem_interface|i392~72
--operation mode is normal

SD1L12 = HE2_bfr_dav_out & !HE2_lbm_read_done & !SD1_AnB;


--HE1_bfr_dav_out is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|bfr_dav_out
--operation mode is normal

HE1_bfr_dav_out_lut_out = HE1L913 & HE1_bfr_dav_out # !HE1L023;
HE1_bfr_dav_out = DFFE(HE1_bfr_dav_out_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1_lbm_read_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|lbm_read_done
--operation mode is normal

HE1_lbm_read_done_lut_out = SD1_read_done & (SD1_AnB # HE1_lbm_read_done & !HE1L522) # !SD1_read_done & HE1_lbm_read_done & !HE1L522;
HE1_lbm_read_done = DFFE(HE1_lbm_read_done_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_i1452 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1452
--operation mode is normal

HE1_i1452 = HE1_bfr_dav_out & !HE1_lbm_read_done;


--SD1L22 is daq:inst_daq|mem_interface:inst_mem_interface|i392~73
--operation mode is normal

SD1L22 = SD1L02 & (SD1L12 # HE1_i1452 & SD1_AnB);


--QD1L112 is daq:inst_daq|ahb_master:inst_ahb_master|i~9685
--operation mode is normal

QD1L112 = QD1L712Q & SD1L1Q & (DF1_SLAVEHRESP[1] # !DF1_SLAVEHRESP[0]);


--VE1L12 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6611
--operation mode is normal

VE1L12 = DF1_MASTERHTRANS[1] & (VE1L15Q # VE1L4 & VE1L05Q);


--VE1L22 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6612
--operation mode is normal

VE1L22 = VE1L1 & !VE1L94Q & (DF1_MASTERHTRANS[0] # DF1_MASTERHTRANS[1]);


--VE1L32 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6614
--operation mode is normal

VE1L32 = DF1_MASTERHTRANS[0] & !DF1_MASTERHTRANS[1];


--VE1L42 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6615
--operation mode is normal

VE1L42 = VE1L35Q # VE1L32 & (VE1L15Q # VE1L05Q);


--VE1L52 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6616
--operation mode is normal

VE1L52 = VE1L4 & VE1L05Q & (DF1_MASTERHTRANS[0] # DF1_MASTERHTRANS[1]);


--VE1L62 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6623
--operation mode is normal

VE1L62 = !VE1L6 & (VE1L15Q # VE1L05Q # !VE1L94Q);


--VE1L72 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6624
--operation mode is normal

VE1L72 = VE1L05Q & (DF1_MASTERHBURST[1] # DF1_MASTERHBURST[2] # !DF1_MASTERHBURST[0]);


--VE1L82 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6625
--operation mode is normal

VE1L82 = VE1L1 & (VE1L72 & !VE1L32 # !VE1L94Q) # !VE1L1 & VE1L72 & !VE1L32;


--SD1L134Q is daq:inst_daq|mem_interface:inst_mem_interface|state~20
--operation mode is normal

SD1L134Q_lut_out = SD1L43 & !SD1L444Q & (SD1L134Q # !SD1L393) # !SD1L43 & (SD1L134Q # !SD1L393);
SD1L134Q = DFFE(SD1L134Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L273 is daq:inst_daq|mem_interface:inst_mem_interface|i~4909
--operation mode is normal

SD1L273 = SD1L134Q & !SD1L444Q & !SD1L234Q & !SD1L144Q;


--SD1L373 is daq:inst_daq|mem_interface:inst_mem_interface|i~4910
--operation mode is normal

SD1L373 = SD1L934Q # SD1L834Q # !SD1L273 # !SD1L663;


--SD1L15 is daq:inst_daq|mem_interface:inst_mem_interface|i688~159
--operation mode is normal

SD1L15 = SD1_start_address[11] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L473 is daq:inst_daq|mem_interface:inst_mem_interface|i~4911
--operation mode is normal

SD1L473 = !SD1L344Q & !SD1L044Q;


--L1_DAQ_ctrl_local.LBM_ptr_RST is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_ptr_RST
--operation mode is normal

L1_DAQ_ctrl_local.LBM_ptr_RST_lut_out = L1L472 & L1L202 & DF1_MASTERHWDATA[0] & !L1_i433;
L1_DAQ_ctrl_local.LBM_ptr_RST = DFFE(L1_DAQ_ctrl_local.LBM_ptr_RST_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L05 is daq:inst_daq|mem_interface:inst_mem_interface|i687~159
--operation mode is normal

SD1L05 = SD1_start_address[12] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L94 is daq:inst_daq|mem_interface:inst_mem_interface|i686~159
--operation mode is normal

SD1L94 = SD1_start_address[13] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L84 is daq:inst_daq|mem_interface:inst_mem_interface|i685~159
--operation mode is normal

SD1L84 = SD1_start_address[14] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L74 is daq:inst_daq|mem_interface:inst_mem_interface|i684~159
--operation mode is normal

SD1L74 = SD1_start_address[15] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L64 is daq:inst_daq|mem_interface:inst_mem_interface|i683~159
--operation mode is normal

SD1L64 = SD1_start_address[16] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L54 is daq:inst_daq|mem_interface:inst_mem_interface|i682~159
--operation mode is normal

SD1L54 = SD1_start_address[17] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L44 is daq:inst_daq|mem_interface:inst_mem_interface|i681~159
--operation mode is normal

SD1L44 = SD1_start_address[18] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L34 is daq:inst_daq|mem_interface:inst_mem_interface|i680~159
--operation mode is normal

SD1L34 = SD1_start_address[19] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L24 is daq:inst_daq|mem_interface:inst_mem_interface|i679~159
--operation mode is normal

SD1L24 = SD1_start_address[20] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L14 is daq:inst_daq|mem_interface:inst_mem_interface|i678~159
--operation mode is normal

SD1L14 = SD1_start_address[21] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L04 is daq:inst_daq|mem_interface:inst_mem_interface|i677~159
--operation mode is normal

SD1L04 = SD1_start_address[22] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L93 is daq:inst_daq|mem_interface:inst_mem_interface|i676~159
--operation mode is normal

SD1L93 = SD1_start_address[23] & (SD1L334Q # SD1L373 # SD1L244Q);


--YD1_HEADER_data.trigger_word[0]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0
--operation mode is normal

YD1_HEADER_data.trigger_word[0]~reg0_lut_out = TD1L05Q;
YD1_HEADER_data.trigger_word[0]~reg0 = DFFE(YD1_HEADER_data.trigger_word[0]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--XD1L511 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDavail~0
--operation mode is normal

XD1L511 = YD1L28Q & XD1_wr_ptr[0] & !K1L4Q;


--XD1L2 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDavail~0
--operation mode is normal

XD1L2 = YD1L28Q & !XD1_wr_ptr[0] & !K1L4Q;


--GE1_compr_done_strb is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_done_strb
--operation mode is normal

GE1_compr_done_strb_lut_out = GE1L637 & (GE1_compr_done_strb # GE1L7311Q & !GE1_compr_done) # !GE1L637 & GE1L7311Q & !GE1_compr_done;
GE1_compr_done_strb = DFFE(GE1_compr_done_strb_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE1_compr_mode[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_mode[0]
--operation mode is normal

GE1_compr_mode[0]_lut_out = L1_COMPR_ctrl_local.COMPR_mode[0];
GE1_compr_mode[0] = DFFE(GE1_compr_mode[0]_lut_out, GLOBAL(UE1_outclock0), , , GE1L02);


--GE1_compr_done_strb_clk40 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_done_strb_clk40
--operation mode is normal

GE1_compr_done_strb_clk40_lut_out = GE1_compr_done_strb;
GE1_compr_done_strb_clk40 = DFFE(GE1_compr_done_strb_clk40_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_compr_mode[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_mode[1]
--operation mode is normal

GE1_compr_mode[1]_lut_out = L1_COMPR_ctrl_local.COMPR_mode[1];
GE1_compr_mode[1] = DFFE(GE1_compr_mode[1]_lut_out, GLOBAL(UE1_outclock0), , , GE1L02);


--GE1L327 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2610~119
--operation mode is normal

GE1L327 = GE1_compr_done_strb & GE1_compr_mode[0] & !GE1_compr_done_strb_clk40 & !GE1_compr_mode[1];


--SD1_read_done is daq:inst_daq|mem_interface:inst_mem_interface|read_done
--operation mode is normal

SD1_read_done_lut_out = SD1L444Q & !SD1_done_pulse_done_last;
SD1_read_done = DFFE(SD1_read_done_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L427 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2610~120
--operation mode is normal

GE1L427 = SD1_read_done & SD1_AnB & (GE1_compr_mode[1] # !GE1_compr_mode[0]);


--GE1L527 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2610~121
--operation mode is normal

GE1L527 = !K1L4Q & (GE1L327 # GE1L427);


--YD2_HEADER_data.trigger_word[0]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0
--operation mode is normal

YD2_HEADER_data.trigger_word[0]~reg0_lut_out = TD1L05Q;
YD2_HEADER_data.trigger_word[0]~reg0 = DFFE(YD2_HEADER_data.trigger_word[0]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--XD2L511 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDavail~0
--operation mode is normal

XD2L511 = YD2L88Q & XD2_wr_ptr[0] & !K1L4Q;


--XD2L2 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDavail~0
--operation mode is normal

XD2L2 = YD2L88Q & !XD2_wr_ptr[0] & !K1L4Q;


--GE2_compr_done_strb is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_done_strb
--operation mode is normal

GE2_compr_done_strb_lut_out = GE2L937 & (GE2_compr_done_strb # GE2L9311Q & !GE2_compr_done) # !GE2L937 & GE2L9311Q & !GE2_compr_done;
GE2_compr_done_strb = DFFE(GE2_compr_done_strb_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE2_compr_mode[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_mode[0]
--operation mode is normal

GE2_compr_mode[0]_lut_out = L1_COMPR_ctrl_local.COMPR_mode[0];
GE2_compr_mode[0] = DFFE(GE2_compr_mode[0]_lut_out, GLOBAL(UE1_outclock0), , , GE2L02);


--GE2_compr_done_strb_clk40 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_done_strb_clk40
--operation mode is normal

GE2_compr_done_strb_clk40_lut_out = GE2_compr_done_strb;
GE2_compr_done_strb_clk40 = DFFE(GE2_compr_done_strb_clk40_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_compr_mode[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_mode[1]
--operation mode is normal

GE2_compr_mode[1]_lut_out = L1_COMPR_ctrl_local.COMPR_mode[1];
GE2_compr_mode[1] = DFFE(GE2_compr_mode[1]_lut_out, GLOBAL(UE1_outclock0), , , GE2L02);


--GE2L627 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2610~119
--operation mode is normal

GE2L627 = GE2_compr_done_strb & GE2_compr_mode[0] & !GE2_compr_done_strb_clk40 & !GE2_compr_mode[1];


--GE2L727 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2610~120
--operation mode is normal

GE2L727 = SD1_read_done & !SD1_AnB & (GE2_compr_mode[1] # !GE2_compr_mode[0]);


--GE2L827 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2610~121
--operation mode is normal

GE2L827 = !K1L4Q & (GE2L627 # GE2L727);


--EE1L93 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~35
--operation mode is normal

EE1L93 = EE1L91 & EE1L02;


--CE1L41Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_we~reg0
--operation mode is normal

CE1L41Q_lut_out = CE1L123Q # CE1L41Q & (CE1L613Q # !CE1L032);
CE1L41Q = DFFE(CE1L41Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_readout_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]
--operation mode is normal

CE1_readout_cnt[0]_lut_out = CE1L07 # CE1L722 # CE1L17 & CE1_readout_cnt[0];
CE1_readout_cnt[0] = DFFE(CE1_readout_cnt[0]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--XD1_i1250 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1250
--operation mode is normal

XD1_i1250 = CE1L41Q & !CE1_readout_cnt[0];


--CE1_readout_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[1]
--operation mode is normal

CE1_readout_cnt[1]_lut_out = CE1L07 # CE1L622 # CE1L17 & CE1_readout_cnt[1];
CE1_readout_cnt[1] = DFFE(CE1_readout_cnt[1]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_readout_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[2]
--operation mode is normal

CE1_readout_cnt[2]_lut_out = CE1L07 # CE1L28 # CE1L412 & CE1L023Q;
CE1_readout_cnt[2] = DFFE(CE1_readout_cnt[2]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_readout_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[3]
--operation mode is normal

CE1_readout_cnt[3]_lut_out = CE1L07 # CE1L18 # CE1L612 & CE1L023Q;
CE1_readout_cnt[3] = DFFE(CE1_readout_cnt[3]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_readout_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[4]
--operation mode is normal

CE1_readout_cnt[4]_lut_out = CE1L07 # CE1L08 # CE1L812 & CE1L023Q;
CE1_readout_cnt[4] = DFFE(CE1_readout_cnt[4]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_readout_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[5]
--operation mode is normal

CE1_readout_cnt[5]_lut_out = CE1L07 # CE1L97 # CE1L022 & CE1L023Q;
CE1_readout_cnt[5] = DFFE(CE1_readout_cnt[5]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_readout_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[6]
--operation mode is normal

CE1_readout_cnt[6]_lut_out = CE1L07 # CE1L87 # CE1L222 & CE1L023Q;
CE1_readout_cnt[6] = DFFE(CE1_readout_cnt[6]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--GE1L707 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2579~106
--operation mode is normal

GE1L707 = GE1_compr_mode[1] & (GE1_compr_mode[0] # HE1_bfr_dav_out & !HE1_lbm_read_done) # !GE1_compr_mode[1] & !GE1_compr_mode[0];


--GE1L517 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2587~184
--operation mode is normal

GE1L517 = !K1L4Q & (GE1L707 & SD1_rdaddr[0] # !GE1L707 & !R72_counter_cell[2]);


--GE1L417 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2586~184
--operation mode is normal

GE1L417 = !K1L4Q & (GE1L707 & SD1_rdaddr[1] # !GE1L707 & !R72_counter_cell[3]);


--GE1L317 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2585~184
--operation mode is normal

GE1L317 = !K1L4Q & (GE1L707 & SD1_rdaddr[2] # !GE1L707 & !R72_counter_cell[4]);


--GE1L217 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2584~184
--operation mode is normal

GE1L217 = !K1L4Q & (GE1L707 & SD1_rdaddr[3] # !GE1L707 & !R72_counter_cell[5]);


--GE1L117 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2583~184
--operation mode is normal

GE1L117 = !K1L4Q & (GE1L707 & SD1_rdaddr[4] # !GE1L707 & !R72_counter_cell[6]);


--GE1L017 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2582~184
--operation mode is normal

GE1L017 = !K1L4Q & (GE1L707 & SD1_rdaddr[5] # !GE1L707 & !R72_counter_cell[7]);


--GE1L907 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2581~184
--operation mode is normal

GE1L907 = !K1L4Q & (GE1L707 & SD1_rdaddr[6] # !GE1L707 & !R72_counter_cell[8]);


--GE1L807 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2580~183
--operation mode is normal

GE1L807 = !K1L4Q & (GE1L707 & SD1_rdaddr[7] # !GE1L707 & !R72_counter_cell[9]);


--EE2L93 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~35
--operation mode is normal

EE2L93 = EE2L91 & EE2L02;


--CE2L41Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_we~reg0
--operation mode is normal

CE2L41Q_lut_out = CE2L123Q # CE2L41Q & (CE2L713Q # !CE2L032);
CE2L41Q = DFFE(CE2L41Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_readout_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]
--operation mode is normal

CE2_readout_cnt[0]_lut_out = CE2L442 # CE2_readout_cnt[0] & (CE2L423Q # !CE2L542);
CE2_readout_cnt[0] = DFFE(CE2_readout_cnt[0]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--XD2_i1250 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1250
--operation mode is normal

XD2_i1250 = CE2L41Q & !CE2_readout_cnt[0];


--CE2_readout_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[1]
--operation mode is normal

CE2_readout_cnt[1]_lut_out = CE2L642 # CE2_readout_cnt[1] & (CE2L423Q # !CE2L542);
CE2_readout_cnt[1] = DFFE(CE2_readout_cnt[1]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_readout_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[2]
--operation mode is normal

CE2_readout_cnt[2]_lut_out = CE2L18 # CE2L312 & CE2L023Q # !CE2L742;
CE2_readout_cnt[2] = DFFE(CE2_readout_cnt[2]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_readout_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[3]
--operation mode is normal

CE2_readout_cnt[3]_lut_out = CE2L08 # CE2L512 & CE2L023Q # !CE2L742;
CE2_readout_cnt[3] = DFFE(CE2_readout_cnt[3]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_readout_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[4]
--operation mode is normal

CE2_readout_cnt[4]_lut_out = CE2L97 # CE2L712 & CE2L023Q # !CE2L742;
CE2_readout_cnt[4] = DFFE(CE2_readout_cnt[4]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_readout_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[5]
--operation mode is normal

CE2_readout_cnt[5]_lut_out = CE2L87 # CE2L912 & CE2L023Q # !CE2L742;
CE2_readout_cnt[5] = DFFE(CE2_readout_cnt[5]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_readout_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[6]
--operation mode is normal

CE2_readout_cnt[6]_lut_out = CE2L77 # CE2L122 & CE2L023Q # !CE2L742;
CE2_readout_cnt[6] = DFFE(CE2_readout_cnt[6]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--GE2L017 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2579~106
--operation mode is normal

GE2L017 = GE2_compr_mode[1] & (GE2_compr_mode[0] # HE2_bfr_dav_out & !HE2_lbm_read_done) # !GE2_compr_mode[1] & !GE2_compr_mode[0];


--GE2L817 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2587~184
--operation mode is normal

GE2L817 = !K1L4Q & (GE2L017 & SD1_rdaddr[0] # !GE2L017 & !R33_counter_cell[2]);


--GE2L717 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2586~184
--operation mode is normal

GE2L717 = !K1L4Q & (GE2L017 & SD1_rdaddr[1] # !GE2L017 & !R33_counter_cell[3]);


--GE2L617 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2585~184
--operation mode is normal

GE2L617 = !K1L4Q & (GE2L017 & SD1_rdaddr[2] # !GE2L017 & !R33_counter_cell[4]);


--GE2L517 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2584~184
--operation mode is normal

GE2L517 = !K1L4Q & (GE2L017 & SD1_rdaddr[3] # !GE2L017 & !R33_counter_cell[5]);


--GE2L417 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2583~184
--operation mode is normal

GE2L417 = !K1L4Q & (GE2L017 & SD1_rdaddr[4] # !GE2L017 & !R33_counter_cell[6]);


--GE2L317 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2582~184
--operation mode is normal

GE2L317 = !K1L4Q & (GE2L017 & SD1_rdaddr[5] # !GE2L017 & !R33_counter_cell[7]);


--GE2L217 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2581~184
--operation mode is normal

GE2L217 = !K1L4Q & (GE2L017 & SD1_rdaddr[6] # !GE2L017 & !R33_counter_cell[8]);


--GE2L117 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2580~191
--operation mode is normal

GE2L117 = !K1L4Q & (GE2L017 & SD1_rdaddr[7] # !GE2L017 & !R33_counter_cell[9]);


--HE1_ram_data_in[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[0]
--operation mode is normal

HE1_ram_data_in[0]_lut_out = !HE1L81Q & (HE1_header_write & HE1_ram_data_hdr_dly[0] # !HE1_header_write & GE1_h_compr_data[0]);
HE1_ram_data_in[0] = DFFE(HE1_ram_data_in[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_ram_we3 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we3
--operation mode is normal

HE1_ram_we3_lut_out = HE1_ram_address[1] & HE1L21Q & HE1L702;
HE1_ram_we3 = DFFE(HE1_ram_we3_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_ram_address[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[2]
--operation mode is normal

HE1_ram_address[2]_lut_out = HE1_i1063 # HE1L61Q & HE1L872 # !HE1L61Q & HE1L123;
HE1_ram_address[2] = DFFE(HE1_ram_address[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_ram_address[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[3]
--operation mode is normal

HE1_ram_address[3]_lut_out = HE1_i1063 # HE1L61Q & HE1L082 # !HE1L61Q & HE1L223;
HE1_ram_address[3] = DFFE(HE1_ram_address[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_ram_address[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[4]
--operation mode is normal

HE1_ram_address[4]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L282 # !HE1L61Q & HE1L323);
HE1_ram_address[4] = DFFE(HE1_ram_address[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_ram_address[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[5]
--operation mode is normal

HE1_ram_address[5]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L482 # !HE1L61Q & HE1L423);
HE1_ram_address[5] = DFFE(HE1_ram_address[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_ram_address[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[6]
--operation mode is normal

HE1_ram_address[6]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L682 # !HE1L61Q & HE1L523);
HE1_ram_address[6] = DFFE(HE1_ram_address[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_ram_address[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[7]
--operation mode is normal

HE1_ram_address[7]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L882 # !HE1L61Q & HE1L623);
HE1_ram_address[7] = DFFE(HE1_ram_address[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_ram_address[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[8]
--operation mode is normal

HE1_ram_address[8]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L092 # !HE1L61Q & HE1L723);
HE1_ram_address[8] = DFFE(HE1_ram_address[8]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_ram_address[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[9]
--operation mode is normal

HE1_ram_address[9]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L292 # !HE1L61Q & HE1L823);
HE1_ram_address[9] = DFFE(HE1_ram_address[9]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_ram_address[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[10]
--operation mode is normal

HE1_ram_address[10]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L492 # !HE1L61Q & HE1L923);
HE1_ram_address[10] = DFFE(HE1_ram_address[10]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_in[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[0]
--operation mode is normal

HE2_ram_data_in[0]_lut_out = !HE2L81Q & (HE2_header_write & HE2_ram_data_hdr_dly[0] # !HE2_header_write & GE2_h_compr_data[0]);
HE2_ram_data_in[0] = DFFE(HE2_ram_data_in[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_we3 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we3
--operation mode is normal

HE2_ram_we3_lut_out = HE2_ram_address[1] & HE2L21Q & HE2L612;
HE2_ram_we3 = DFFE(HE2_ram_we3_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_address[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[2]
--operation mode is normal

HE2_ram_address[2]_lut_out = HE2_i1063 # HE2L61Q & HE2L782 # !HE2L61Q & HE2L923;
HE2_ram_address[2] = DFFE(HE2_ram_address[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_address[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[3]
--operation mode is normal

HE2_ram_address[3]_lut_out = HE2_i1063 # HE2L61Q & HE2L982 # !HE2L61Q & HE2L033;
HE2_ram_address[3] = DFFE(HE2_ram_address[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_address[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[4]
--operation mode is normal

HE2_ram_address[4]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L192 # !HE2L61Q & HE2L133);
HE2_ram_address[4] = DFFE(HE2_ram_address[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_address[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[5]
--operation mode is normal

HE2_ram_address[5]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L392 # !HE2L61Q & HE2L233);
HE2_ram_address[5] = DFFE(HE2_ram_address[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_address[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[6]
--operation mode is normal

HE2_ram_address[6]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L592 # !HE2L61Q & HE2L333);
HE2_ram_address[6] = DFFE(HE2_ram_address[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_address[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[7]
--operation mode is normal

HE2_ram_address[7]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L792 # !HE2L61Q & HE2L433);
HE2_ram_address[7] = DFFE(HE2_ram_address[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_address[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[8]
--operation mode is normal

HE2_ram_address[8]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L992 # !HE2L61Q & HE2L533);
HE2_ram_address[8] = DFFE(HE2_ram_address[8]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_address[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[9]
--operation mode is normal

HE2_ram_address[9]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L103 # !HE2L61Q & HE2L633);
HE2_ram_address[9] = DFFE(HE2_ram_address[9]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_address[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[10]
--operation mode is normal

HE2_ram_address[10]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L303 # !HE2L61Q & HE2L733);
HE2_ram_address[10] = DFFE(HE2_ram_address[10]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--SD1L32 is daq:inst_daq|mem_interface:inst_mem_interface|i392~74
--operation mode is normal

SD1L32 = HE1_bfr_dav_out & SD1_AnB & !HE1_lbm_read_done;


--SD1L4 is daq:inst_daq|mem_interface:inst_mem_interface|i121~73
--operation mode is normal

SD1L4 = L1_COMPR_ctrl_local.COMPR_mode[0] & !L1_COMPR_ctrl_local.COMPR_mode[1] & (SD1L32 # SD1L12);


--SD1L573 is daq:inst_daq|mem_interface:inst_mem_interface|i~4912
--operation mode is normal

SD1L573 = SD1L02 & SD1L144Q & (SD1L32 # SD1L12);


--SD1L673 is daq:inst_daq|mem_interface:inst_mem_interface|i~4913
--operation mode is normal

SD1L673 = SD1L43 & (SD1L573 # SD1L334Q & SD1L4) # !SD1L43 & SD1L334Q & SD1L4;


--SD1L85 is daq:inst_daq|mem_interface:inst_mem_interface|i1261~6
--operation mode is normal

SD1L85 = HE1_compr_size[1] & (HE2_compr_size[1] # SD1_AnB) # !HE1_compr_size[1] & HE2_compr_size[1] & !SD1_AnB;


--SD1L773 is daq:inst_daq|mem_interface:inst_mem_interface|i~4914
--operation mode is normal

SD1L773 = SD1L463 # SD1L563 # SD1L85 $ SD1_rdaddr[1];


--SD1L873 is daq:inst_daq|mem_interface:inst_mem_interface|i~4915
--operation mode is normal

SD1L873 = DF1_SLAVEHREADYO & !QD1L612Q;

--SD1L493 is daq:inst_daq|mem_interface:inst_mem_interface|i~4946
--operation mode is normal

SD1L493 = DF1_SLAVEHREADYO & !QD1L612Q;


--RD1L1Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[0]~reg0
--operation mode is normal

RD1L1Q_lut_out = FLASH_AD_D[2];
RD1L1Q = DFFE(RD1L1Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--XD1_i1271 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1271
--operation mode is normal

XD1_i1271 = BE1L1Q & !R62_sload_path[0];


--GE1L227 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2608~184
--operation mode is normal

GE1L227 = !K1L4Q & (GE1L707 & SD1_rdaddr[0] # !GE1L707 & !R92_counter_cell[2]);


--GE1L127 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2607~184
--operation mode is normal

GE1L127 = !K1L4Q & (GE1L707 & SD1_rdaddr[1] # !GE1L707 & !R92_counter_cell[3]);


--GE1L027 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2606~184
--operation mode is normal

GE1L027 = !K1L4Q & (GE1L707 & SD1_rdaddr[2] # !GE1L707 & !R92_counter_cell[4]);


--GE1L917 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2605~184
--operation mode is normal

GE1L917 = !K1L4Q & (GE1L707 & SD1_rdaddr[3] # !GE1L707 & !R92_counter_cell[5]);


--GE1L817 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2604~184
--operation mode is normal

GE1L817 = !K1L4Q & (GE1L707 & SD1_rdaddr[4] # !GE1L707 & !R92_counter_cell[6]);


--GE1L717 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2603~184
--operation mode is normal

GE1L717 = !K1L4Q & (GE1L707 & SD1_rdaddr[5] # !GE1L707 & !R92_counter_cell[7]);


--GE1L617 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2602~184
--operation mode is normal

GE1L617 = !K1L4Q & (GE1L707 & SD1_rdaddr[6] # !GE1L707 & !R92_counter_cell[8]);


--XD2_i1271 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1271
--operation mode is normal

XD2_i1271 = BE2L1Q & !R23_sload_path[0];


--GE2L527 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2608~184
--operation mode is normal

GE2L527 = !K1L4Q & (GE2L017 & SD1_rdaddr[0] # !GE2L017 & !R53_counter_cell[2]);


--GE2L427 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2607~184
--operation mode is normal

GE2L427 = !K1L4Q & (GE2L017 & SD1_rdaddr[1] # !GE2L017 & !R53_counter_cell[3]);


--GE2L327 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2606~184
--operation mode is normal

GE2L327 = !K1L4Q & (GE2L017 & SD1_rdaddr[2] # !GE2L017 & !R53_counter_cell[4]);


--GE2L227 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2605~184
--operation mode is normal

GE2L227 = !K1L4Q & (GE2L017 & SD1_rdaddr[3] # !GE2L017 & !R53_counter_cell[5]);


--GE2L127 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2604~184
--operation mode is normal

GE2L127 = !K1L4Q & (GE2L017 & SD1_rdaddr[4] # !GE2L017 & !R53_counter_cell[6]);


--GE2L027 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2603~184
--operation mode is normal

GE2L027 = !K1L4Q & (GE2L017 & SD1_rdaddr[5] # !GE2L017 & !R53_counter_cell[7]);


--GE2L917 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2602~184
--operation mode is normal

GE2L917 = !K1L4Q & (GE2L017 & SD1_rdaddr[6] # !GE2L017 & !R53_counter_cell[8]);


--YD1_HEADER_data.timestamp[0]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[0]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[0]~reg0_lut_out = R34_sload_path[0];
YD1_HEADER_data.timestamp[0]~reg0 = DFFE(YD1_HEADER_data.timestamp[0]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[0]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[0]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[0]~reg0_lut_out = R34_sload_path[0];
YD2_HEADER_data.timestamp[0]~reg0 = DFFE(YD2_HEADER_data.timestamp[0]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[16]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[16]~reg0_lut_out = R34_sload_path[16];
YD1_HEADER_data.timestamp[16]~reg0 = DFFE(YD1_HEADER_data.timestamp[16]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[16]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[16]~reg0_lut_out = R34_sload_path[16];
YD2_HEADER_data.timestamp[16]~reg0 = DFFE(YD2_HEADER_data.timestamp[16]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.trigger_word[1]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[1]~reg0
--operation mode is normal

YD1_HEADER_data.trigger_word[1]~reg0_lut_out = TD1L15Q;
YD1_HEADER_data.trigger_word[1]~reg0 = DFFE(YD1_HEADER_data.trigger_word[1]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.trigger_word[1]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[1]~reg0
--operation mode is normal

YD2_HEADER_data.trigger_word[1]~reg0_lut_out = TD1L15Q;
YD2_HEADER_data.trigger_word[1]~reg0 = DFFE(YD2_HEADER_data.trigger_word[1]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--EE1L04 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~36
--operation mode is normal

EE1L04 = EE1L91 & EE1L22;


--EE2L04 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~36
--operation mode is normal

EE2L04 = EE2L91 & EE2L22;


--HE1_ram_data_in[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[1]
--operation mode is normal

HE1_ram_data_in[1]_lut_out = !HE1L81Q & (HE1_header_write & HE1_ram_data_hdr_dly[1] # !HE1_header_write & GE1_h_compr_data[1]);
HE1_ram_data_in[1] = DFFE(HE1_ram_data_in[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_in[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[1]
--operation mode is normal

HE2_ram_data_in[1]_lut_out = !HE2L81Q & (HE2_header_write & HE2_ram_data_hdr_dly[1] # !HE2_header_write & GE2_h_compr_data[1]);
HE2_ram_data_in[1] = DFFE(HE2_ram_data_in[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--RD1L2Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[1]~reg0
--operation mode is normal

RD1L2Q_lut_out = FLASH_AD_D[3];
RD1L2Q = DFFE(RD1L2Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[1]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[1]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[1]~reg0_lut_out = R34_sload_path[1];
YD1_HEADER_data.timestamp[1]~reg0 = DFFE(YD1_HEADER_data.timestamp[1]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[1]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[1]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[1]~reg0_lut_out = R34_sload_path[1];
YD2_HEADER_data.timestamp[1]~reg0 = DFFE(YD2_HEADER_data.timestamp[1]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[17]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[17]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[17]~reg0_lut_out = R34_sload_path[17];
YD1_HEADER_data.timestamp[17]~reg0 = DFFE(YD1_HEADER_data.timestamp[17]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[17]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[17]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[17]~reg0_lut_out = R34_sload_path[17];
YD2_HEADER_data.timestamp[17]~reg0 = DFFE(YD2_HEADER_data.timestamp[17]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.trigger_word[2]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[2]~reg0
--operation mode is normal

YD1_HEADER_data.trigger_word[2]~reg0_lut_out = TD1L25Q;
YD1_HEADER_data.trigger_word[2]~reg0 = DFFE(YD1_HEADER_data.trigger_word[2]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.trigger_word[2]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[2]~reg0
--operation mode is normal

YD2_HEADER_data.trigger_word[2]~reg0_lut_out = TD1L25Q;
YD2_HEADER_data.trigger_word[2]~reg0 = DFFE(YD2_HEADER_data.trigger_word[2]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--EE1L14 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~37
--operation mode is normal

EE1L14 = EE1L91 & EE1L42;


--EE2L14 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~37
--operation mode is normal

EE2L14 = EE2L91 & EE2L42;


--HE1_ram_data_in[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[2]
--operation mode is normal

HE1_ram_data_in[2]_lut_out = !HE1L81Q & (HE1_header_write & HE1_ram_data_hdr_dly[2] # !HE1_header_write & GE1_h_compr_data[2]);
HE1_ram_data_in[2] = DFFE(HE1_ram_data_in[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_in[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[2]
--operation mode is normal

HE2_ram_data_in[2]_lut_out = !HE2L81Q & (HE2_header_write & HE2_ram_data_hdr_dly[2] # !HE2_header_write & GE2_h_compr_data[2]);
HE2_ram_data_in[2] = DFFE(HE2_ram_data_in[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--RD1L3Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[2]~reg0
--operation mode is normal

RD1L3Q_lut_out = FLASH_AD_D[4];
RD1L3Q = DFFE(RD1L3Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[2]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[2]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[2]~reg0_lut_out = R34_sload_path[2];
YD1_HEADER_data.timestamp[2]~reg0 = DFFE(YD1_HEADER_data.timestamp[2]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[2]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[2]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[2]~reg0_lut_out = R34_sload_path[2];
YD2_HEADER_data.timestamp[2]~reg0 = DFFE(YD2_HEADER_data.timestamp[2]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[18]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[18]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[18]~reg0_lut_out = R34_sload_path[18];
YD1_HEADER_data.timestamp[18]~reg0 = DFFE(YD1_HEADER_data.timestamp[18]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[18]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[18]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[18]~reg0_lut_out = R34_sload_path[18];
YD2_HEADER_data.timestamp[18]~reg0 = DFFE(YD2_HEADER_data.timestamp[18]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.trigger_word[3]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[3]~reg0
--operation mode is normal

YD1_HEADER_data.trigger_word[3]~reg0_lut_out = TD1L35Q;
YD1_HEADER_data.trigger_word[3]~reg0 = DFFE(YD1_HEADER_data.trigger_word[3]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.trigger_word[3]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[3]~reg0
--operation mode is normal

YD2_HEADER_data.trigger_word[3]~reg0_lut_out = TD1L35Q;
YD2_HEADER_data.trigger_word[3]~reg0 = DFFE(YD2_HEADER_data.trigger_word[3]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--EE1L24 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~38
--operation mode is normal

EE1L24 = EE1L91 & EE1L62;


--EE2L24 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~38
--operation mode is normal

EE2L24 = EE2L91 & EE2L62;


--HE1_ram_data_in[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[3]
--operation mode is normal

HE1_ram_data_in[3]_lut_out = !HE1L81Q & (HE1_header_write & HE1_ram_data_hdr_dly[3] # !HE1_header_write & GE1_h_compr_data[3]);
HE1_ram_data_in[3] = DFFE(HE1_ram_data_in[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_in[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[3]
--operation mode is normal

HE2_ram_data_in[3]_lut_out = !HE2L81Q & (HE2_header_write & HE2_ram_data_hdr_dly[3] # !HE2_header_write & GE2_h_compr_data[3]);
HE2_ram_data_in[3] = DFFE(HE2_ram_data_in[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--RD1L4Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[3]~reg0
--operation mode is normal

RD1L4Q_lut_out = FLASH_AD_D[5];
RD1L4Q = DFFE(RD1L4Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[3]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[3]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[3]~reg0_lut_out = R34_sload_path[3];
YD1_HEADER_data.timestamp[3]~reg0 = DFFE(YD1_HEADER_data.timestamp[3]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[3]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[3]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[3]~reg0_lut_out = R34_sload_path[3];
YD2_HEADER_data.timestamp[3]~reg0 = DFFE(YD2_HEADER_data.timestamp[3]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[19]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[19]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[19]~reg0_lut_out = R34_sload_path[19];
YD1_HEADER_data.timestamp[19]~reg0 = DFFE(YD1_HEADER_data.timestamp[19]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[19]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[19]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[19]~reg0_lut_out = R34_sload_path[19];
YD2_HEADER_data.timestamp[19]~reg0 = DFFE(YD2_HEADER_data.timestamp[19]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.trigger_word[4]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[4]~reg0
--operation mode is normal

YD1_HEADER_data.trigger_word[4]~reg0_lut_out = TD1L45Q;
YD1_HEADER_data.trigger_word[4]~reg0 = DFFE(YD1_HEADER_data.trigger_word[4]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.trigger_word[4]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[4]~reg0
--operation mode is normal

YD2_HEADER_data.trigger_word[4]~reg0_lut_out = TD1L45Q;
YD2_HEADER_data.trigger_word[4]~reg0 = DFFE(YD2_HEADER_data.trigger_word[4]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--EE1L34 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~39
--operation mode is normal

EE1L34 = EE1L91 & EE1L82;


--EE2L34 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~39
--operation mode is normal

EE2L34 = EE2L91 & EE2L82;


--HE1_ram_data_in[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[4]
--operation mode is normal

HE1_ram_data_in[4]_lut_out = !HE1L81Q & (HE1_header_write & HE1_ram_data_hdr_dly[4] # !HE1_header_write & GE1_h_compr_data[4]);
HE1_ram_data_in[4] = DFFE(HE1_ram_data_in[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_in[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[4]
--operation mode is normal

HE2_ram_data_in[4]_lut_out = !HE2L81Q & (HE2_header_write & HE2_ram_data_hdr_dly[4] # !HE2_header_write & GE2_h_compr_data[4]);
HE2_ram_data_in[4] = DFFE(HE2_ram_data_in[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--RD1L5Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[4]~reg0
--operation mode is normal

RD1L5Q_lut_out = FLASH_AD_D[6];
RD1L5Q = DFFE(RD1L5Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[4]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[4]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[4]~reg0_lut_out = R34_sload_path[4];
YD1_HEADER_data.timestamp[4]~reg0 = DFFE(YD1_HEADER_data.timestamp[4]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[4]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[4]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[4]~reg0_lut_out = R34_sload_path[4];
YD2_HEADER_data.timestamp[4]~reg0 = DFFE(YD2_HEADER_data.timestamp[4]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[20]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[20]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[20]~reg0_lut_out = R34_sload_path[20];
YD1_HEADER_data.timestamp[20]~reg0 = DFFE(YD1_HEADER_data.timestamp[20]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[20]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[20]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[20]~reg0_lut_out = R34_sload_path[20];
YD2_HEADER_data.timestamp[20]~reg0 = DFFE(YD2_HEADER_data.timestamp[20]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.trigger_word[5]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[5]~reg0
--operation mode is normal

YD1_HEADER_data.trigger_word[5]~reg0_lut_out = TD1L55Q;
YD1_HEADER_data.trigger_word[5]~reg0 = DFFE(YD1_HEADER_data.trigger_word[5]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.trigger_word[5]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[5]~reg0
--operation mode is normal

YD2_HEADER_data.trigger_word[5]~reg0_lut_out = TD1L55Q;
YD2_HEADER_data.trigger_word[5]~reg0 = DFFE(YD2_HEADER_data.trigger_word[5]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--EE1L44 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~40
--operation mode is normal

EE1L44 = EE1L91 & EE1L03;


--EE2L44 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~40
--operation mode is normal

EE2L44 = EE2L91 & EE2L03;


--HE1_ram_data_in[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[5]
--operation mode is normal

HE1_ram_data_in[5]_lut_out = !HE1L81Q & (HE1_header_write & HE1_ram_data_hdr_dly[5] # !HE1_header_write & GE1_h_compr_data[5]);
HE1_ram_data_in[5] = DFFE(HE1_ram_data_in[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_in[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[5]
--operation mode is normal

HE2_ram_data_in[5]_lut_out = !HE2L81Q & (HE2_header_write & HE2_ram_data_hdr_dly[5] # !HE2_header_write & GE2_h_compr_data[5]);
HE2_ram_data_in[5] = DFFE(HE2_ram_data_in[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--RD1L6Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[5]~reg0
--operation mode is normal

RD1L6Q_lut_out = FLASH_AD_D[7];
RD1L6Q = DFFE(RD1L6Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[5]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[5]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[5]~reg0_lut_out = R34_sload_path[5];
YD1_HEADER_data.timestamp[5]~reg0 = DFFE(YD1_HEADER_data.timestamp[5]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[5]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[5]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[5]~reg0_lut_out = R34_sload_path[5];
YD2_HEADER_data.timestamp[5]~reg0 = DFFE(YD2_HEADER_data.timestamp[5]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[21]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[21]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[21]~reg0_lut_out = R34_sload_path[21];
YD1_HEADER_data.timestamp[21]~reg0 = DFFE(YD1_HEADER_data.timestamp[21]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[21]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[21]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[21]~reg0_lut_out = R34_sload_path[21];
YD2_HEADER_data.timestamp[21]~reg0 = DFFE(YD2_HEADER_data.timestamp[21]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.trigger_word[6]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[6]~reg0
--operation mode is normal

YD1_HEADER_data.trigger_word[6]~reg0_lut_out = TD1L65Q;
YD1_HEADER_data.trigger_word[6]~reg0 = DFFE(YD1_HEADER_data.trigger_word[6]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.trigger_word[6]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[6]~reg0
--operation mode is normal

YD2_HEADER_data.trigger_word[6]~reg0_lut_out = TD1L65Q;
YD2_HEADER_data.trigger_word[6]~reg0 = DFFE(YD2_HEADER_data.trigger_word[6]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--EE1L54 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~41
--operation mode is normal

EE1L54 = EE1L91 & EE1L23;


--EE2L54 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~41
--operation mode is normal

EE2L54 = EE2L91 & EE2L23;


--HE1_ram_data_in[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[6]
--operation mode is normal

HE1_ram_data_in[6]_lut_out = !HE1L81Q & (HE1_header_write & HE1_ram_data_hdr_dly[6] # !HE1_header_write & GE1_h_compr_data[6]);
HE1_ram_data_in[6] = DFFE(HE1_ram_data_in[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_in[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[6]
--operation mode is normal

HE2_ram_data_in[6]_lut_out = !HE2L81Q & (HE2_header_write & HE2_ram_data_hdr_dly[6] # !HE2_header_write & GE2_h_compr_data[6]);
HE2_ram_data_in[6] = DFFE(HE2_ram_data_in[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--RD1L7Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[6]~reg0
--operation mode is normal

RD1L7Q_lut_out = FLASH_AD_D[8];
RD1L7Q = DFFE(RD1L7Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[6]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[6]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[6]~reg0_lut_out = R34_sload_path[6];
YD1_HEADER_data.timestamp[6]~reg0 = DFFE(YD1_HEADER_data.timestamp[6]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[6]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[6]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[6]~reg0_lut_out = R34_sload_path[6];
YD2_HEADER_data.timestamp[6]~reg0 = DFFE(YD2_HEADER_data.timestamp[6]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[22]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[22]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[22]~reg0_lut_out = R34_sload_path[22];
YD1_HEADER_data.timestamp[22]~reg0 = DFFE(YD1_HEADER_data.timestamp[22]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[22]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[22]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[22]~reg0_lut_out = R34_sload_path[22];
YD2_HEADER_data.timestamp[22]~reg0 = DFFE(YD2_HEADER_data.timestamp[22]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.trigger_word[7]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[7]~reg0
--operation mode is normal

YD1_HEADER_data.trigger_word[7]~reg0_lut_out = TD1L75Q;
YD1_HEADER_data.trigger_word[7]~reg0 = DFFE(YD1_HEADER_data.trigger_word[7]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.trigger_word[7]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[7]~reg0
--operation mode is normal

YD2_HEADER_data.trigger_word[7]~reg0_lut_out = TD1L75Q;
YD2_HEADER_data.trigger_word[7]~reg0 = DFFE(YD2_HEADER_data.trigger_word[7]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--EE1L64 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~42
--operation mode is normal

EE1L64 = EE1L91 & EE1L43;


--EE2L64 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~42
--operation mode is normal

EE2L64 = EE2L91 & EE2L43;


--HE1_ram_data_in[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[7]
--operation mode is normal

HE1_ram_data_in[7]_lut_out = !HE1L81Q & (HE1_header_write & HE1_ram_data_hdr_dly[7] # !HE1_header_write & GE1_h_compr_data[7]);
HE1_ram_data_in[7] = DFFE(HE1_ram_data_in[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_in[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_in[7]
--operation mode is normal

HE2_ram_data_in[7]_lut_out = !HE2L81Q & (HE2_header_write & HE2_ram_data_hdr_dly[7] # !HE2_header_write & GE2_h_compr_data[7]);
HE2_ram_data_in[7] = DFFE(HE2_ram_data_in[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--RD1L8Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[7]~reg0
--operation mode is normal

RD1L8Q_lut_out = FLASH_AD_D[9];
RD1L8Q = DFFE(RD1L8Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[7]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[7]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[7]~reg0_lut_out = R34_sload_path[7];
YD1_HEADER_data.timestamp[7]~reg0 = DFFE(YD1_HEADER_data.timestamp[7]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[7]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[7]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[7]~reg0_lut_out = R34_sload_path[7];
YD2_HEADER_data.timestamp[7]~reg0 = DFFE(YD2_HEADER_data.timestamp[7]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[23]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[23]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[23]~reg0_lut_out = R34_sload_path[23];
YD1_HEADER_data.timestamp[23]~reg0 = DFFE(YD1_HEADER_data.timestamp[23]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[23]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[23]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[23]~reg0_lut_out = R34_sload_path[23];
YD2_HEADER_data.timestamp[23]~reg0 = DFFE(YD2_HEADER_data.timestamp[23]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.trigger_word[8]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[8]~reg0
--operation mode is normal

YD1_HEADER_data.trigger_word[8]~reg0_lut_out = TD1L85Q;
YD1_HEADER_data.trigger_word[8]~reg0 = DFFE(YD1_HEADER_data.trigger_word[8]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.trigger_word[8]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[8]~reg0
--operation mode is normal

YD2_HEADER_data.trigger_word[8]~reg0_lut_out = TD1L85Q;
YD2_HEADER_data.trigger_word[8]~reg0 = DFFE(YD2_HEADER_data.trigger_word[8]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--EE1L74 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~43
--operation mode is normal

EE1L74 = EE1L91 & EE1L63;


--EE2L74 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~43
--operation mode is normal

EE2L74 = EE2L91 & EE2L63;


--HE1_ram_we2 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we2
--operation mode is normal

HE1_ram_we2_lut_out = HE1L21Q & (HE1_ram_address[1] & HE1L802 # !HE1_ram_address[1] & HE1L902);
HE1_ram_we2 = DFFE(HE1_ram_we2_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_we2 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we2
--operation mode is normal

HE2_ram_we2_lut_out = HE2L21Q & (HE2_ram_address[1] & HE2L712 # !HE2_ram_address[1] & HE2L812);
HE2_ram_we2 = DFFE(HE2_ram_we2_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--RD1L9Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[8]~reg0
--operation mode is normal

RD1L9Q_lut_out = FLASH_AD_D[10];
RD1L9Q = DFFE(RD1L9Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[8]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[8]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[8]~reg0_lut_out = R34_sload_path[8];
YD1_HEADER_data.timestamp[8]~reg0 = DFFE(YD1_HEADER_data.timestamp[8]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[8]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[8]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[8]~reg0_lut_out = R34_sload_path[8];
YD2_HEADER_data.timestamp[8]~reg0 = DFFE(YD2_HEADER_data.timestamp[8]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[24]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[24]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[24]~reg0_lut_out = R34_sload_path[24];
YD1_HEADER_data.timestamp[24]~reg0 = DFFE(YD1_HEADER_data.timestamp[24]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[24]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[24]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[24]~reg0_lut_out = R34_sload_path[24];
YD2_HEADER_data.timestamp[24]~reg0 = DFFE(YD2_HEADER_data.timestamp[24]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.trigger_word[9]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[9]~reg0
--operation mode is normal

YD1_HEADER_data.trigger_word[9]~reg0_lut_out = TD1L95Q;
YD1_HEADER_data.trigger_word[9]~reg0 = DFFE(YD1_HEADER_data.trigger_word[9]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.trigger_word[9]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[9]~reg0
--operation mode is normal

YD2_HEADER_data.trigger_word[9]~reg0_lut_out = TD1L95Q;
YD2_HEADER_data.trigger_word[9]~reg0 = DFFE(YD2_HEADER_data.trigger_word[9]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--EE1L84 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~44
--operation mode is normal

EE1L84 = EE1L91 & EE1L83;


--EE2L84 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~44
--operation mode is normal

EE2L84 = EE2L91 & EE2L83;


--RD1L01Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[9]~reg0
--operation mode is normal

RD1L01Q_lut_out = FLASH_AD_D[11];
RD1L01Q = DFFE(RD1L01Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[9]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[9]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[9]~reg0_lut_out = R34_sload_path[9];
YD1_HEADER_data.timestamp[9]~reg0 = DFFE(YD1_HEADER_data.timestamp[9]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[9]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[9]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[9]~reg0_lut_out = R34_sload_path[9];
YD2_HEADER_data.timestamp[9]~reg0 = DFFE(YD2_HEADER_data.timestamp[9]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[25]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[25]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[25]~reg0_lut_out = R34_sload_path[25];
YD1_HEADER_data.timestamp[25]~reg0 = DFFE(YD1_HEADER_data.timestamp[25]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[25]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[25]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[25]~reg0_lut_out = R34_sload_path[25];
YD2_HEADER_data.timestamp[25]~reg0 = DFFE(YD2_HEADER_data.timestamp[25]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[26]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[26]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[26]~reg0_lut_out = R34_sload_path[26];
YD1_HEADER_data.timestamp[26]~reg0 = DFFE(YD1_HEADER_data.timestamp[26]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[26]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[26]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[26]~reg0_lut_out = R34_sload_path[26];
YD2_HEADER_data.timestamp[26]~reg0 = DFFE(YD2_HEADER_data.timestamp[26]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--RD1L11Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_NCO~reg0
--operation mode is normal

RD1L11Q_lut_out = FLASH_NCO;
RD1L11Q = DFFE(RD1L11Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[10]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[10]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[10]~reg0_lut_out = R34_sload_path[10];
YD1_HEADER_data.timestamp[10]~reg0 = DFFE(YD1_HEADER_data.timestamp[10]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[10]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[10]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[10]~reg0_lut_out = R34_sload_path[10];
YD2_HEADER_data.timestamp[10]~reg0 = DFFE(YD2_HEADER_data.timestamp[10]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[27]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[27]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[27]~reg0_lut_out = R34_sload_path[27];
YD1_HEADER_data.timestamp[27]~reg0 = DFFE(YD1_HEADER_data.timestamp[27]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[27]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[27]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[27]~reg0_lut_out = R34_sload_path[27];
YD2_HEADER_data.timestamp[27]~reg0 = DFFE(YD2_HEADER_data.timestamp[27]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[11]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[11]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[11]~reg0_lut_out = R34_sload_path[11];
YD1_HEADER_data.timestamp[11]~reg0 = DFFE(YD1_HEADER_data.timestamp[11]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[11]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[11]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[11]~reg0_lut_out = R34_sload_path[11];
YD2_HEADER_data.timestamp[11]~reg0 = DFFE(YD2_HEADER_data.timestamp[11]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[28]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[28]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[28]~reg0_lut_out = R34_sload_path[28];
YD1_HEADER_data.timestamp[28]~reg0 = DFFE(YD1_HEADER_data.timestamp[28]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[28]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[28]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[28]~reg0_lut_out = R34_sload_path[28];
YD2_HEADER_data.timestamp[28]~reg0 = DFFE(YD2_HEADER_data.timestamp[28]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[12]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[12]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[12]~reg0_lut_out = R34_sload_path[12];
YD1_HEADER_data.timestamp[12]~reg0 = DFFE(YD1_HEADER_data.timestamp[12]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[12]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[12]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[12]~reg0_lut_out = R34_sload_path[12];
YD2_HEADER_data.timestamp[12]~reg0 = DFFE(YD2_HEADER_data.timestamp[12]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[29]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[29]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[29]~reg0_lut_out = R34_sload_path[29];
YD1_HEADER_data.timestamp[29]~reg0 = DFFE(YD1_HEADER_data.timestamp[29]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[29]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[29]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[29]~reg0_lut_out = R34_sload_path[29];
YD2_HEADER_data.timestamp[29]~reg0 = DFFE(YD2_HEADER_data.timestamp[29]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[13]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[13]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[13]~reg0_lut_out = R34_sload_path[13];
YD1_HEADER_data.timestamp[13]~reg0 = DFFE(YD1_HEADER_data.timestamp[13]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[13]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[13]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[13]~reg0_lut_out = R34_sload_path[13];
YD2_HEADER_data.timestamp[13]~reg0 = DFFE(YD2_HEADER_data.timestamp[13]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[30]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[30]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[30]~reg0_lut_out = R34_sload_path[30];
YD1_HEADER_data.timestamp[30]~reg0 = DFFE(YD1_HEADER_data.timestamp[30]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[30]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[30]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[30]~reg0_lut_out = R34_sload_path[30];
YD2_HEADER_data.timestamp[30]~reg0 = DFFE(YD2_HEADER_data.timestamp[30]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[14]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[14]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[14]~reg0_lut_out = R34_sload_path[14];
YD1_HEADER_data.timestamp[14]~reg0 = DFFE(YD1_HEADER_data.timestamp[14]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[14]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[14]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[14]~reg0_lut_out = R34_sload_path[14];
YD2_HEADER_data.timestamp[14]~reg0 = DFFE(YD2_HEADER_data.timestamp[14]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[15]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[15]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[15]~reg0_lut_out = R34_sload_path[15];
YD1_HEADER_data.timestamp[15]~reg0 = DFFE(YD1_HEADER_data.timestamp[15]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[15]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[15]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[15]~reg0_lut_out = R34_sload_path[15];
YD2_HEADER_data.timestamp[15]~reg0 = DFFE(YD2_HEADER_data.timestamp[15]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[31]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[31]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[31]~reg0_lut_out = R34_sload_path[31];
YD1_HEADER_data.timestamp[31]~reg0 = DFFE(YD1_HEADER_data.timestamp[31]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[31]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[31]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[31]~reg0_lut_out = R34_sload_path[31];
YD2_HEADER_data.timestamp[31]~reg0 = DFFE(YD2_HEADER_data.timestamp[31]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD2_HEADER_data.timestamp[32]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[32]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[32]~reg0_lut_out = R34_sload_path[32];
YD2_HEADER_data.timestamp[32]~reg0 = DFFE(YD2_HEADER_data.timestamp[32]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--XD1L292 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1273~8
--operation mode is normal

XD1L292 = BE1L1Q & R62_sload_path[0];


--XD2L192 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1273~8
--operation mode is normal

XD2L192 = BE2L1Q & R23_sload_path[0];


--XD1_i1252 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1252
--operation mode is normal

XD1_i1252 = CE1L41Q & CE1_readout_cnt[0];


--XD2_i1252 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1252
--operation mode is normal

XD2_i1252 = CE2L41Q & CE2_readout_cnt[0];


--HE1_ram_we1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we1
--operation mode is normal

HE1_ram_we1_lut_out = HE1L21Q & HE1L702 & !HE1_ram_address[1];
HE1_ram_we1 = DFFE(HE1_ram_we1_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_we1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we1
--operation mode is normal

HE2_ram_we1_lut_out = HE2L21Q & HE2L612 & !HE2_ram_address[1];
HE2_ram_we1 = DFFE(HE2_ram_we1_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[32]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[32]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[32]~reg0_lut_out = R34_sload_path[32];
YD1_HEADER_data.timestamp[32]~reg0 = DFFE(YD1_HEADER_data.timestamp[32]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD1_HEADER_data.timestamp[33]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[33]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[33]~reg0_lut_out = R34_sload_path[33];
YD1_HEADER_data.timestamp[33]~reg0 = DFFE(YD1_HEADER_data.timestamp[33]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[33]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[33]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[33]~reg0_lut_out = R34_sload_path[33];
YD2_HEADER_data.timestamp[33]~reg0 = DFFE(YD2_HEADER_data.timestamp[33]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_eventtype[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[0]
--operation mode is normal

YD1_eventtype[0]_lut_out = !YD1L18Q & !YD1L48Q & (YD1_eventtype[0] # !YD1L37);
YD1_eventtype[0] = DFFE(YD1_eventtype[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_eventtype[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[1]
--operation mode is normal

YD1_eventtype[1]_lut_out = YD1L48Q # YD1L37 & YD1_eventtype[1];
YD1_eventtype[1] = DFFE(YD1_eventtype[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD2_eventtype[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[0]
--operation mode is normal

YD2_eventtype[0]_lut_out = !YD2L78Q & !YD2L09Q & (YD2_eventtype[0] # !YD2L18);
YD2_eventtype[0] = DFFE(YD2_eventtype[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD2_eventtype[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[1]
--operation mode is normal

YD2_eventtype[1]_lut_out = YD2L09Q # YD2L18 & YD2_eventtype[1];
YD2_eventtype[1] = DFFE(YD2_eventtype[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[34]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[34]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[34]~reg0_lut_out = R34_sload_path[34];
YD1_HEADER_data.timestamp[34]~reg0 = DFFE(YD1_HEADER_data.timestamp[34]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[34]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[34]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[34]~reg0_lut_out = R34_sload_path[34];
YD2_HEADER_data.timestamp[34]~reg0 = DFFE(YD2_HEADER_data.timestamp[34]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1L66 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i570~26
--operation mode is normal

YD1L66 = !L1_DAQ_ctrl_local.DAQ_mode[1] & !L1_DAQ_ctrl_local.DAQ_mode[0] & (!L1_DAQ_ctrl_local.LC_mode[0] # !L1_DAQ_ctrl_local.LC_mode[1]);


--YD1_HEADER_data.timestamp[35]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[35]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[35]~reg0_lut_out = R34_sload_path[35];
YD1_HEADER_data.timestamp[35]~reg0 = DFFE(YD1_HEADER_data.timestamp[35]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[35]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[35]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[35]~reg0_lut_out = R34_sload_path[35];
YD2_HEADER_data.timestamp[35]~reg0 = DFFE(YD2_HEADER_data.timestamp[35]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--CE1L51Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[0]~reg0
--operation mode is normal

CE1L51Q_lut_out = CE1L27 & (CE1L51Q # CE1L223Q & CE1_channel[0]) # !CE1L27 & CE1L223Q & CE1_channel[0];
CE1L51Q = DFFE(CE1L51Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L51Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[0]~reg0
--operation mode is normal

CE2L51Q_lut_out = CE2L27 # CE2L51Q & (!CE2L842 # !CE2L132);
CE2L51Q = DFFE(CE2L51Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--YD1_HEADER_data.timestamp[36]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[36]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[36]~reg0_lut_out = R34_sload_path[36];
YD1_HEADER_data.timestamp[36]~reg0 = DFFE(YD1_HEADER_data.timestamp[36]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[36]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[36]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[36]~reg0_lut_out = R34_sload_path[36];
YD2_HEADER_data.timestamp[36]~reg0 = DFFE(YD2_HEADER_data.timestamp[36]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--CE1L61Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[1]~reg0
--operation mode is normal

CE1L61Q_lut_out = CE1L27 & (CE1L61Q # CE1L223Q & CE1_channel[1]) # !CE1L27 & CE1L223Q & CE1_channel[1];
CE1L61Q = DFFE(CE1L61Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L61Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[1]~reg0
--operation mode is normal

CE2L61Q_lut_out = CE2L37 # CE2L61Q & (!CE2L842 # !CE2L132);
CE2L61Q = DFFE(CE2L61Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--YD1_HEADER_data.timestamp[37]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[37]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[37]~reg0_lut_out = R34_sload_path[37];
YD1_HEADER_data.timestamp[37]~reg0 = DFFE(YD1_HEADER_data.timestamp[37]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[37]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[37]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[37]~reg0_lut_out = R34_sload_path[37];
YD2_HEADER_data.timestamp[37]~reg0 = DFFE(YD2_HEADER_data.timestamp[37]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[38]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[38]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[38]~reg0_lut_out = R34_sload_path[38];
YD1_HEADER_data.timestamp[38]~reg0 = DFFE(YD1_HEADER_data.timestamp[38]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[38]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[38]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[38]~reg0_lut_out = R34_sload_path[38];
YD2_HEADER_data.timestamp[38]~reg0 = DFFE(YD2_HEADER_data.timestamp[38]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[39]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[39]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[39]~reg0_lut_out = R34_sload_path[39];
YD1_HEADER_data.timestamp[39]~reg0 = DFFE(YD1_HEADER_data.timestamp[39]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[39]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[39]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[39]~reg0_lut_out = R34_sload_path[39];
YD2_HEADER_data.timestamp[39]~reg0 = DFFE(YD2_HEADER_data.timestamp[39]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[40]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[40]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[40]~reg0_lut_out = R34_sload_path[40];
YD1_HEADER_data.timestamp[40]~reg0 = DFFE(YD1_HEADER_data.timestamp[40]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[40]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[40]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[40]~reg0_lut_out = R34_sload_path[40];
YD2_HEADER_data.timestamp[40]~reg0 = DFFE(YD2_HEADER_data.timestamp[40]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--HE1_ram_we0 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we0
--operation mode is normal

HE1_ram_we0_lut_out = HE1L21Q & (HE1_ram_address[1] & HE1L902 # !HE1_ram_address[1] & HE1L802);
HE1_ram_we0 = DFFE(HE1_ram_we0_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_we0 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_we0
--operation mode is normal

HE2_ram_we0_lut_out = HE2L21Q & (HE2_ram_address[1] & HE2L812 # !HE2_ram_address[1] & HE2L712);
HE2_ram_we0 = DFFE(HE2_ram_we0_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1_HEADER_data.timestamp[41]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[41]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[41]~reg0_lut_out = R34_sload_path[41];
YD1_HEADER_data.timestamp[41]~reg0 = DFFE(YD1_HEADER_data.timestamp[41]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[41]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[41]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[41]~reg0_lut_out = R34_sload_path[41];
YD2_HEADER_data.timestamp[41]~reg0 = DFFE(YD2_HEADER_data.timestamp[41]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[42]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[42]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[42]~reg0_lut_out = R34_sload_path[42];
YD1_HEADER_data.timestamp[42]~reg0 = DFFE(YD1_HEADER_data.timestamp[42]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[42]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[42]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[42]~reg0_lut_out = R34_sload_path[42];
YD2_HEADER_data.timestamp[42]~reg0 = DFFE(YD2_HEADER_data.timestamp[42]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[43]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[43]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[43]~reg0_lut_out = R34_sload_path[43];
YD1_HEADER_data.timestamp[43]~reg0 = DFFE(YD1_HEADER_data.timestamp[43]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[43]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[43]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[43]~reg0_lut_out = R34_sload_path[43];
YD2_HEADER_data.timestamp[43]~reg0 = DFFE(YD2_HEADER_data.timestamp[43]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[44]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[44]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[44]~reg0_lut_out = R34_sload_path[44];
YD1_HEADER_data.timestamp[44]~reg0 = DFFE(YD1_HEADER_data.timestamp[44]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[44]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[44]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[44]~reg0_lut_out = R34_sload_path[44];
YD2_HEADER_data.timestamp[44]~reg0 = DFFE(YD2_HEADER_data.timestamp[44]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[45]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[45]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[45]~reg0_lut_out = R34_sload_path[45];
YD1_HEADER_data.timestamp[45]~reg0 = DFFE(YD1_HEADER_data.timestamp[45]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[45]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[45]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[45]~reg0_lut_out = R34_sload_path[45];
YD2_HEADER_data.timestamp[45]~reg0 = DFFE(YD2_HEADER_data.timestamp[45]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1_HEADER_data.timestamp[46]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[46]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[46]~reg0_lut_out = R34_sload_path[46];
YD1_HEADER_data.timestamp[46]~reg0 = DFFE(YD1_HEADER_data.timestamp[46]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[46]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[46]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[46]~reg0_lut_out = R34_sload_path[46];
YD2_HEADER_data.timestamp[46]~reg0 = DFFE(YD2_HEADER_data.timestamp[46]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--YD1L18Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~21
--operation mode is normal

YD1L18Q_lut_out = YD1_i31 & (YD1L47 # TD1_ATWDTrigger_A_sig & !YD1L08Q) # !YD1_i31 & TD1_ATWDTrigger_A_sig & !YD1L08Q;
YD1L18Q = DFFE(YD1L18Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1L96 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~696
--operation mode is normal

YD1L96 = YD1L18Q # YD1L38Q;


--YD1L07 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~697
--operation mode is normal

YD1L07 = YD1L68Q # YD1L48Q # YD1L58Q # YD1L28Q;


--YD1L88Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~28
--operation mode is normal

YD1L88Q_lut_out = YD1L67 # YD1L88Q & !XD1L392 & !XD1L492;
YD1L88Q = DFFE(YD1L88Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1L78Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~27
--operation mode is normal

YD1L78Q_lut_out = YD1L97 # YD1L78Q & (CE1L2Q # BE1L1Q);
YD1L78Q = DFFE(YD1L78Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1L17 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~698
--operation mode is normal

YD1L17 = YD1L88Q # YD1L78Q;


--L1L372 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~0
--operation mode is normal

L1L372 = L1_i38 & L1L472 & L1L892 & !VE1L73Q;


--L1L8131 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][0]~12
--operation mode is normal

L1L8131 = L1L472 & (VE1L34Q # VE1L24Q # !L1L192);


--L1L481 is slaveregister:inst_slaveregister|COMPR_ctrl_local.COMPR_mode[1]~0
--operation mode is normal

L1L481 = L1L8131 & L1L892 & VE1L73Q;


--L1_i1292 is slaveregister:inst_slaveregister|i1292
--operation mode is normal

L1_i1292 = VE1L14Q # !L1L813 # !L1L3421 # !L1L613;


--L1L422 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~0
--operation mode is normal

L1L422 = L1L9431 & !L1_i1292 & (L1_i959 # !VE1L53Q);


--L1L903 is slaveregister:inst_slaveregister|i854~16
--operation mode is normal

L1L903 = !L1_i1064 & !VE1L63Q & !VE1L53Q;


--L1L4041 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_tx_enable[1]~0
--operation mode is normal

L1L4041 = L1_i433 & L1L903 & L1L302 & L1L402;


--L1L7431 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][0]~0
--operation mode is normal

L1L7431 = L1L9431 & VE1L53Q & !L1_i1064 & !VE1L63Q;


--L1L7131 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][0]~0
--operation mode is normal

L1L7131 = L1L8131 & VE1L63Q & !L1_i1064 & !VE1L53Q;


--J1L222 is rate_meters:inst_rate_meters|RM_rate_SPE[0]~31
--operation mode is normal

J1L222 = L1_RM_ctrl_local.rm_rate_enable[0] & J1_second_cnt[26];


--J1L881 is rate_meters:inst_rate_meters|RM_rate_MPE[0]~31
--operation mode is normal

J1L881 = L1_RM_ctrl_local.rm_rate_enable[1] & J1_second_cnt[26];


--L1L5821 is slaveregister:inst_slaveregister|i14861~31
--operation mode is normal

L1L5821 = VE1L53Q # L1_i1064 & L1_i1653 # !VE1L63Q;

--L1L6821 is slaveregister:inst_slaveregister|i14861~36
--operation mode is normal

L1L6821 = VE1L53Q # L1_i1064 & L1_i1653 # !VE1L63Q;


--L1L9821 is slaveregister:inst_slaveregister|i14878~23
--operation mode is normal

L1L9821 = L1_i1176 & VE1L63Q & !L1_i2439 & !VE1L53Q;


--L1L8821 is slaveregister:inst_slaveregister|i14878~0
--operation mode is normal

L1L8821 = L1L952 & L1_i2284 & L1L5821 & L1L9821;


--L1L923 is slaveregister:inst_slaveregister|i1763~15
--operation mode is normal

L1L923 = L1L623 & VE1L53Q & !L1_i1639 & !VE1L63Q;


--L1L3821 is slaveregister:inst_slaveregister|i14810~43
--operation mode is normal

L1L3821 = L1_i1499 & L1_i1292 & !L1L923 & !L1L064;


--L1L4821 is slaveregister:inst_slaveregister|i14810~44
--operation mode is normal

L1L4821 = L1L9431 & L1L3821 & (L1_i959 # !VE1L53Q);


--L1L83 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~0
--operation mode is normal

L1L83 = L1L4821 & L1L04 & VE1L53Q & !L1_i3270;


--U1_inst39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst39
--operation mode is normal

U1_inst39 = DB1_CRC_ERR & !R5L43;


--L1_i3277 is slaveregister:inst_slaveregister|i3277
--operation mode is normal

L1_i3277 = L1_i2425 # !VE1L83Q # !VE1L53Q # !L1L163;


--L1_i966 is slaveregister:inst_slaveregister|i966
--operation mode is normal

L1_i966 = L1_i1064 # VE1L63Q # !VE1L53Q;


--L1L93 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~24
--operation mode is normal

L1L93 = L1_i966 & L1L9431 & L1L3821 & L1L04;


--L1L061 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0]~17
--operation mode is normal

L1L061 = L1L163 & VE1L53Q & !L1_i3537 & !L1L753;


--L1L161 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0]~18
--operation mode is normal

L1L161 = L1_i3464 & L1_i3277 & L1L93 & L1L061;


--L1L1541 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~76
--operation mode is normal

L1L1541 = L1_i334 & L1_i1583 & (L1_i412 # !L1L403);


--L1L3 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~25
--operation mode is normal

L1L3 = L1L952 & L1_i2284 & L1L4 & L1L1541;


--L1L931 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0]~26
--operation mode is normal

L1L931 = VE1L73Q & !L1_i3537 & !VE1L63Q & !VE1L53Q;


--L1L831 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[0]~0
--operation mode is normal

L1L831 = L1L3 & L1L931 & (L1_i3270 # VE1L53Q);


--N1_i162 is xfer_time:Inst_xfer_time|i162
--operation mode is normal

N1_i162_lut_out = !N1_i5 & (N1L43 & N1L411 # !N1L43 & N1_i162);
N1_i162 = DFFE(N1_i162_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L973 is daq:inst_daq|mem_interface:inst_mem_interface|i~4917
--operation mode is normal

SD1L973 = !SD1L634Q & !SD1L534Q;


--SD1L083 is daq:inst_daq|mem_interface:inst_mem_interface|i~4918
--operation mode is normal

SD1L083 = SD1L973 & !SD1L434Q & !SD1L734Q & !SD1L934Q;


--N1L43 is xfer_time:Inst_xfer_time|i88~0
--operation mode is normal

N1L43 = N1L28 & L1_DAQ_ctrl_local.enable_DAQ & (SD1L834Q # !SD1L083);


--N1_i164 is xfer_time:Inst_xfer_time|i164
--operation mode is normal

N1_i164_lut_out = L1_DAQ_ctrl_local.enable_DAQ;
N1_i164 = DFFE(N1_i164_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--N1_i5 is xfer_time:Inst_xfer_time|i5
--operation mode is normal

N1_i5 = L1_DAQ_ctrl_local.enable_DAQ & !N1_i164;


--L1_i3662 is slaveregister:inst_slaveregister|i3662
--operation mode is normal

L1_i3662 = L1_i3537 # VE1L73Q # !VE1L53Q # !VE1L63Q;


--L1L711 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[0]~0
--operation mode is normal

L1L711 = L1_i3464 & L1_i3277 & L1L93 & !L1_i3662;


--L1L59 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0]~0
--operation mode is normal

L1L59 = L1L952 & L1_i2284 & L1L5821 & L1L69;


--L1L681 is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[0]~0
--operation mode is normal

L1L681 = L1L93 & !L1_i3464 & (L1_i3270 # !VE1L53Q);


--L1L791 is slaveregister:inst_slaveregister|COMPR_ctrl_local.LASTonly~0
--operation mode is normal

L1L791 = L1_i3270 & L1L3 & !L1_i3457 & !VE1L53Q;


--L1L85 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~18
--operation mode is normal

L1L85 = L1L952 & L1_i2284 & L1L1541;


--L1L2 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~0
--operation mode is normal

L1L2 = L1L4 & L1L85 & !L1_i3270 & !VE1L53Q;


--L1L2921 is slaveregister:inst_slaveregister|i14894~25
--operation mode is normal

L1L2921 = VE1L53Q # L1_i2439 & (L1_i1176 # !VE1L63Q);

--L1L4921 is slaveregister:inst_slaveregister|i14894~28
--operation mode is normal

L1L4921 = VE1L53Q # L1_i2439 & (L1_i1176 # !VE1L63Q);


--L1L0921 is slaveregister:inst_slaveregister|i14894~0
--operation mode is normal

L1L0921 = L1L2921 & L1L85 & !L1_i2901 & !VE1L53Q;


--DB1_DATA_OK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DATA_OK
--operation mode is normal

DB1_DATA_OK_lut_out = NB1L11Q & DB1_BYTE0 & !HB1L7 & !NB1L92Q;
DB1_DATA_OK = DFFE(DB1_DATA_OK_lut_out, GLOBAL(UE1_outclock0), , , );


--U1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst36~29
--operation mode is normal

U1L3 = DB1_DATA_OK & (!R7_pre_out[14] # !BC1_and_node[0][6] # !R7_pre_out[15]);


--U1_inst44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst44
--operation mode is normal

U1_inst44_lut_out = L1_COMM_ctrl_local.rx_dpr_raddr_stb;
U1_inst44 = DFFE(U1_inst44_lut_out, GLOBAL(UE1_outclock0), , , );


--L1_COMM_ctrl_local.rx_dpr_raddr_stb is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_dpr_raddr_stb
--operation mode is normal

L1_COMM_ctrl_local.rx_dpr_raddr_stb_lut_out = L1L3921 & (L1_i2439 # VE1L63Q # VE1L53Q);
L1_COMM_ctrl_local.rx_dpr_raddr_stb = DFFE(L1_COMM_ctrl_local.rx_dpr_raddr_stb_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--U1_inst22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst22
--operation mode is normal

U1_inst22 = U1L3 $ (!U1_inst44 & L1_COMM_ctrl_local.rx_dpr_raddr_stb & YB1L1);


--J1_RM_sn_data_int[0] is rate_meters:inst_rate_meters|RM_sn_data_int[0]
--operation mode is normal

J1_RM_sn_data_int[0]_lut_out = R24_q[0];
J1_RM_sn_data_int[0] = DFFE(J1_RM_sn_data_int[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--J1_delay_bit is rate_meters:inst_rate_meters|delay_bit
--operation mode is normal

J1_delay_bit_lut_out = R34_sload_path[15];
J1_delay_bit = DFFE(J1_delay_bit_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--J1_sn_t_cnt[0] is rate_meters:inst_rate_meters|sn_t_cnt[0]
--operation mode is normal

J1_sn_t_cnt[0]_lut_out = !J1_sn_t_cnt[0];
J1_sn_t_cnt[0] = DFFE(J1_sn_t_cnt[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1_i598);


--J1_sn_t_cnt[1] is rate_meters:inst_rate_meters|sn_t_cnt[1]
--operation mode is normal

J1_sn_t_cnt[1]_lut_out = !J1_sn_t_cnt[1];
J1_sn_t_cnt[1] = DFFE(J1_sn_t_cnt[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L792);


--J1L752 is rate_meters:inst_rate_meters|RM_sn_data[0]~31
--operation mode is normal

J1L752 = J1_delay_bit & J1_sn_t_cnt[0] & J1_sn_t_cnt[1] & !R34_sload_path[15];


--T1_SND_DRBT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_DRBT
--operation mode is normal

T1_SND_DRBT_lut_out = T1L2 # T1L8 & L1_COMM_ctrl_local.reboot_req & !YB2L1;
T1_SND_DRBT = DFFE(T1_SND_DRBT_lut_out, GLOBAL(UE1_outclock0), , , );


--L1L2541 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~77
--operation mode is normal

L1L2541 = L1L0541 & L1_i433 & L1L468 & L1_i1408;

--L1L4541 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~81
--operation mode is normal

L1L4541 = L1L0541 & L1_i433 & L1L468 & L1_i1408;


--L1L0131 is slaveregister:inst_slaveregister|int_enable[0]~30
--operation mode is normal

L1L0131 = L1_i1924 & !L1_i2187 & !VE1L53Q & !K1L4Q;


--L1L9031 is slaveregister:inst_slaveregister|int_enable[0]~5
--operation mode is normal

L1L9031 = L1L2541 & L1L0131 & !L1L823;


--L1L0641 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~0
--operation mode is normal

L1L0641 = L1L2541 & !L1_i1924 & !L1L823 & !VE1L53Q;


--BE1L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~162
--operation mode is normal

BE1L7 = BE1L1Q # YD1_enable & TD1_ATWDTrigger_A_sig & !L1_DAQ_ctrl_local.DAQ_mode[1];

--BE1L01 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~168
--operation mode is normal

BE1L01 = BE1L1Q # YD1_enable & TD1_ATWDTrigger_A_sig & !L1_DAQ_ctrl_local.DAQ_mode[1];


--BE1L2 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~49
--operation mode is normal

BE1L2 = !R62_sload_path[2] # !R62_sload_path[1] # !R62_sload_path[0] # !BE1L1Q;


--BE1L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~50
--operation mode is normal

BE1L3 = !R62_sload_path[4] # !R62_sload_path[3];


--BE1L4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~51
--operation mode is normal

BE1L4 = BE1L3 # !R62_sload_path[7] # !R62_sload_path[6] # !R62_sload_path[5];


--BE1L8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~163
--operation mode is normal

BE1L8 = !BE1L2 & !BE1L4 # !BE1L7 # !BE1L6;


--N1_i160 is xfer_time:Inst_xfer_time|i160
--operation mode is normal

N1_i160_lut_out = !N1_i5 & (N1L43 & N1L611 # !N1L43 & N1_i160);
N1_i160 = DFFE(N1_i160_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[1] is rate_meters:inst_rate_meters|RM_sn_data_int[1]
--operation mode is normal

J1_RM_sn_data_int[1]_lut_out = R24_q[1];
J1_RM_sn_data_int[1] = DFFE(J1_RM_sn_data_int[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--L1_COMM_ctrl_local.tx_packet_ready is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_packet_ready
--operation mode is normal

L1_COMM_ctrl_local.tx_packet_ready_lut_out = (L1L8131 & L1_i1408 & !L1_i2716 & !VE1L53Q) & CASCADE(L1L6821);
L1_COMM_ctrl_local.tx_packet_ready = DFFE(L1_COMM_ctrl_local.tx_packet_ready_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--V1_inst44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst44
--operation mode is normal

V1_inst44_lut_out = L1_COMM_ctrl_local.tx_packet_ready;
V1_inst44 = DFFE(V1_inst44_lut_out, GLOBAL(UE1_outclock0), , , );


--V1_inst46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst46
--operation mode is normal

V1_inst46 = L1_COMM_ctrl_local.tx_packet_ready & !V1_inst44;


--V1_inst48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst48
--operation mode is normal

V1_inst48 = V1_inst46 $ (YB2L1 & XC1L26Q & ZC1L9Q);


--XC1_EOF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT
--operation mode is normal

XC1_EOF_WAIT_lut_out = XC1_EOF & (GD1L9Q # XC1_EOF_WAIT & GD1L7Q) # !XC1_EOF & XC1_EOF_WAIT & GD1L7Q;
XC1_EOF_WAIT = DFFE(XC1_EOF_WAIT_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XD1L203 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[1]~16
--operation mode is normal

XD1L203 = YD1L28Q & XD1_wr_ptr[0];


--XD1L892 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[1]~0
--operation mode is normal

XD1L892 = XD1_rd_ptr[0] & !K1L4Q & (GE1L327 # GE1L427);


--N1_i156 is xfer_time:Inst_xfer_time|i156
--operation mode is normal

N1_i156_lut_out = !N1_i5 & (N1L43 & N1L021 # !N1L43 & N1_i156);
N1_i156 = DFFE(N1_i156_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[3] is rate_meters:inst_rate_meters|RM_sn_data_int[3]
--operation mode is normal

J1_RM_sn_data_int[3]_lut_out = R24_q[3];
J1_RM_sn_data_int[3] = DFFE(J1_RM_sn_data_int[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--N1_i154 is xfer_time:Inst_xfer_time|i154
--operation mode is normal

N1_i154_lut_out = !N1_i5 & (N1L43 & N1L221 # !N1L43 & N1_i154);
N1_i154 = DFFE(N1_i154_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[4] is rate_meters:inst_rate_meters|RM_sn_data_int[4]
--operation mode is normal

J1_RM_sn_data_int[4]_lut_out = R24_q[0];
J1_RM_sn_data_int[4] = DFFE(J1_RM_sn_data_int[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L692);


--BB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~25
--operation mode is normal

BB1L71 = BB1L01Q & DB1_CTRL_OK;


--BB1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~13
--operation mode is normal

BB1L91 = BB1L2Q & BB1L3Q;


--YD2L78Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~21
--operation mode is normal

YD2L78Q_lut_out = YD2_i31 & (YD2L28 # TD1_ATWDTrigger_B_sig & !YD2L68Q) # !YD2_i31 & TD1_ATWDTrigger_B_sig & !YD2L68Q;
YD2L78Q = DFFE(YD2L78Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD2L17 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~776
--operation mode is normal

YD2L17 = YD2L78Q # YD2L98Q;


--YD2L27 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~777
--operation mode is normal

YD2L27 = YD2L29Q # YD2L09Q # YD2L19Q # YD2L88Q;


--YD2L49Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~28
--operation mode is normal

YD2L49Q_lut_out = YD2L48 # YD2L49Q & !XD2L292 & !XD2L392;
YD2L49Q = DFFE(YD2L49Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD2L39Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~27
--operation mode is normal

YD2L39Q_lut_out = YD2L58 # YD2L39Q & (CE2L2Q # BE2L1Q);
YD2L39Q = DFFE(YD2L39Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD2L37 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~778
--operation mode is normal

YD2L37 = YD2L49Q # YD2L39Q;


--J1_RM_sn_data_int[8] is rate_meters:inst_rate_meters|RM_sn_data_int[8]
--operation mode is normal

J1_RM_sn_data_int[8]_lut_out = R24_q[0];
J1_RM_sn_data_int[8] = DFFE(J1_RM_sn_data_int[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L203);


--BE2L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~162
--operation mode is normal

BE2L7 = BE2L1Q # YD2_enable & TD1_ATWDTrigger_B_sig & !L1_DAQ_ctrl_local.DAQ_mode[1];

--BE2L01 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~168
--operation mode is normal

BE2L01 = BE2L1Q # YD2_enable & TD1_ATWDTrigger_B_sig & !L1_DAQ_ctrl_local.DAQ_mode[1];


--BE2L2 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~49
--operation mode is normal

BE2L2 = !R23_sload_path[2] # !R23_sload_path[1] # !R23_sload_path[0] # !BE2L1Q;


--BE2L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~50
--operation mode is normal

BE2L3 = !R23_sload_path[4] # !R23_sload_path[3];


--BE2L4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~51
--operation mode is normal

BE2L4 = BE2L3 # !R23_sload_path[7] # !R23_sload_path[6] # !R23_sload_path[5];


--BE2L8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~163
--operation mode is normal

BE2L8 = !BE2L2 & !BE2L4 # !BE2L7 # !BE2L6;


--XD2L103 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[1]~16
--operation mode is normal

XD2L103 = YD2L88Q & XD2_wr_ptr[0];


--XD2L792 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[1]~0
--operation mode is normal

XD2L792 = XD2_rd_ptr[0] & !K1L4Q & (GE2L627 # GE2L727);


--N1_i142 is xfer_time:Inst_xfer_time|i142
--operation mode is normal

N1_i142_lut_out = !N1_i5 & (N1L43 & N1L431 # !N1L43 & N1_i142);
N1_i142 = DFFE(N1_i142_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[10] is rate_meters:inst_rate_meters|RM_sn_data_int[10]
--operation mode is normal

J1_RM_sn_data_int[10]_lut_out = R24_q[2];
J1_RM_sn_data_int[10] = DFFE(J1_RM_sn_data_int[10]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L203);


--N1_i140 is xfer_time:Inst_xfer_time|i140
--operation mode is normal

N1_i140_lut_out = !N1_i5 & (N1L43 & N1L631 # !N1L43 & N1_i140);
N1_i140 = DFFE(N1_i140_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[11] is rate_meters:inst_rate_meters|RM_sn_data_int[11]
--operation mode is normal

J1_RM_sn_data_int[11]_lut_out = R24_q[3];
J1_RM_sn_data_int[11] = DFFE(J1_RM_sn_data_int[11]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L203);


--N1_i138 is xfer_time:Inst_xfer_time|i138
--operation mode is normal

N1_i138_lut_out = !N1_i5 & (N1L43 & N1L831 # !N1L43 & N1_i138);
N1_i138 = DFFE(N1_i138_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--N1_max_cnt[0] is xfer_time:Inst_xfer_time|max_cnt[0]
--operation mode is normal

N1_max_cnt[0]_lut_out = !N1_i5 & (N1L05 & N1L541 # !N1L05 & N1_max_cnt[0]);
N1_max_cnt[0] = DFFE(N1_max_cnt[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--N1L05 is xfer_time:Inst_xfer_time|i303~0
--operation mode is normal

N1L05 = N1L311 & L1_DAQ_ctrl_local.enable_DAQ & SD1L244Q;


--J1_RM_sn_data_int[16] is rate_meters:inst_rate_meters|RM_sn_data_int[16]
--operation mode is normal

J1_RM_sn_data_int[16]_lut_out = R34_sload_path[16];
J1_RM_sn_data_int[16] = DFFE(J1_RM_sn_data_int[16]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--J1_RM_sn_data_int[18] is rate_meters:inst_rate_meters|RM_sn_data_int[18]
--operation mode is normal

J1_RM_sn_data_int[18]_lut_out = R34_sload_path[18];
J1_RM_sn_data_int[18] = DFFE(J1_RM_sn_data_int[18]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--N1_max_cnt[2] is xfer_time:Inst_xfer_time|max_cnt[2]
--operation mode is normal

N1_max_cnt[2]_lut_out = !N1_i5 & (N1L05 & N1L941 # !N1L05 & N1_max_cnt[2]);
N1_max_cnt[2] = DFFE(N1_max_cnt[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L183 is daq:inst_daq|mem_interface:inst_mem_interface|i~4919
--operation mode is normal

SD1L183 = SD1_i329 # SD1_i330 # !SD1L81 # !SD1L873;


--SD1L55 is daq:inst_daq|mem_interface:inst_mem_interface|i885~110
--operation mode is normal

SD1L55 = QD1L612Q & (SD1_AnB & !XD1L582 # !SD1_AnB & !XD2L482);


--SD1L283 is daq:inst_daq|mem_interface:inst_mem_interface|i~4920
--operation mode is normal

SD1L283 = SD1L834Q & DF1_SLAVEHREADYO & !SD1L603 & !SD1L55;


--SD1L21 is daq:inst_daq|mem_interface:inst_mem_interface|i297~0
--operation mode is normal

SD1L21 = SD1L603 # QD1L612Q & !SD1L45 # !DF1_SLAVEHREADYO;


--SD1L11 is daq:inst_daq|mem_interface:inst_mem_interface|i177~589
--operation mode is normal

SD1L11 = DF1_SLAVEHREADYO & (SD1L7 # SD1L01);


--J1_RM_sn_data_int[20] is rate_meters:inst_rate_meters|RM_sn_data_int[20]
--operation mode is normal

J1_RM_sn_data_int[20]_lut_out = R34_sload_path[20];
J1_RM_sn_data_int[20] = DFFE(J1_RM_sn_data_int[20]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--N1_max_cnt[4] is xfer_time:Inst_xfer_time|max_cnt[4]
--operation mode is normal

N1_max_cnt[4]_lut_out = !N1_i5 & (N1L05 & N1L351 # !N1L05 & N1_max_cnt[4]);
N1_max_cnt[4] = DFFE(N1_max_cnt[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[21] is rate_meters:inst_rate_meters|RM_sn_data_int[21]
--operation mode is normal

J1_RM_sn_data_int[21]_lut_out = R34_sload_path[21];
J1_RM_sn_data_int[21] = DFFE(J1_RM_sn_data_int[21]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--N1_max_cnt[5] is xfer_time:Inst_xfer_time|max_cnt[5]
--operation mode is normal

N1_max_cnt[5]_lut_out = !N1_i5 & (N1L05 & N1L551 # !N1L05 & N1_max_cnt[5]);
N1_max_cnt[5] = DFFE(N1_max_cnt[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[23] is rate_meters:inst_rate_meters|RM_sn_data_int[23]
--operation mode is normal

J1_RM_sn_data_int[23]_lut_out = R34_sload_path[23];
J1_RM_sn_data_int[23] = DFFE(J1_RM_sn_data_int[23]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--SD1L83 is daq:inst_daq|mem_interface:inst_mem_interface|i675~159
--operation mode is normal

SD1L83 = SD1_start_address[24] & (SD1L334Q # SD1L373 # SD1L244Q);


--N1_max_cnt[8] is xfer_time:Inst_xfer_time|max_cnt[8]
--operation mode is normal

N1_max_cnt[8]_lut_out = !N1_i5 & (N1L05 & N1L161 # !N1L05 & N1_max_cnt[8]);
N1_max_cnt[8] = DFFE(N1_max_cnt[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[24] is rate_meters:inst_rate_meters|RM_sn_data_int[24]
--operation mode is normal

J1_RM_sn_data_int[24]_lut_out = R34_sload_path[24];
J1_RM_sn_data_int[24] = DFFE(J1_RM_sn_data_int[24]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--SD1L73 is daq:inst_daq|mem_interface:inst_mem_interface|i674~159
--operation mode is normal

SD1L73 = SD1_start_address[25] & (SD1L334Q # SD1L373 # SD1L244Q);


--SD1L63 is daq:inst_daq|mem_interface:inst_mem_interface|i673~159
--operation mode is normal

SD1L63 = SD1_start_address[26] & (SD1L334Q # SD1L373 # SD1L244Q);


--J1_RM_sn_data_int[26] is rate_meters:inst_rate_meters|RM_sn_data_int[26]
--operation mode is normal

J1_RM_sn_data_int[26]_lut_out = R34_sload_path[26];
J1_RM_sn_data_int[26] = DFFE(J1_RM_sn_data_int[26]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--N1_max_cnt[10] is xfer_time:Inst_xfer_time|max_cnt[10]
--operation mode is normal

N1_max_cnt[10]_lut_out = !N1_i5 & (N1L05 & N1L561 # !N1L05 & N1_max_cnt[10]);
N1_max_cnt[10] = DFFE(N1_max_cnt[10]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--SD1L53 is daq:inst_daq|mem_interface:inst_mem_interface|i672~159
--operation mode is normal

SD1L53 = SD1_start_address[27] & (SD1L334Q # SD1L373 # SD1L244Q);


--N1_max_cnt[11] is xfer_time:Inst_xfer_time|max_cnt[11]
--operation mode is normal

N1_max_cnt[11]_lut_out = !N1_i5 & (N1L05 & N1L761 # !N1L05 & N1_max_cnt[11]);
N1_max_cnt[11] = DFFE(N1_max_cnt[11]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--E1L5Q is DOMstatus:inst_DOMstatus|didvide[1]~1
--operation mode is normal

E1L5Q_lut_out = !E1L5Q;
E1L5Q = DFFE(E1L5Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , E1_i37);


--E1L6Q is DOMstatus:inst_DOMstatus|didvide[2]~0
--operation mode is normal

E1L6Q_lut_out = !E1L6Q;
E1L6Q = DFFE(E1L6Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , E1L01);


--VE1L92 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6627
--operation mode is normal

VE1L92 = !VE1L94Q & (DF1_MASTERHTRANS[0] # DF1_MASTERHTRANS[1]);


--VE1L03 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6628
--operation mode is normal

VE1L03 = VE1L43Q & (DF1_MASTERHTRANS[0] # !DF1_MASTERHTRANS[1]);


--BB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~3
--operation mode is normal

BB1L8 = DB1_MTYPE_LEN1 & NB1L01Q;


--NB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~881
--operation mode is normal

NB1L4 = SB1_dffs[6] & SB1_dffs[5] & !SB1_dffs[4];


--BB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~41
--operation mode is normal

BB1L9 = BB1L8 & NB1L4 & (A_nB $ !SB1_dffs[7]);


--T1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|REC_PULSE~11
--operation mode is normal

T1L13 = T1_REC_PULSE & !EC1L5Q & !NB1L92Q;


--BB1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~reg
--operation mode is normal

BB1L81Q_lut_out = (BB1L01Q & BB1L4Q & DB1_CTRL_OK & !BB1L6Q) & CASCADE(BB1L22);
BB1L81Q = DFFE(BB1L81Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , );


--T1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~257
--operation mode is normal

T1L8 = BB1L81Q & T1_CMD_WAIT & !W1L81Q;


--T1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~98
--operation mode is normal

T1L4 = XC1L26Q # W1L81Q;


--BB1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~reg
--operation mode is normal

BB1L12Q_lut_out = BB1L71 & BB1L91 & !BB1L4Q & !BB1L6Q;
BB1L12Q = DFFE(BB1L12Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , );


--V1_inst9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst9
--operation mode is normal

V1_inst9_lut_out = L1_id_set[0] & L1_id_set[1];
V1_inst9 = DFFE(V1_inst9_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--T1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~91
--operation mode is normal

T1L3 = BB1L12Q & V1_inst9 & T1_CMD_WAIT & !W1L81Q;


--T1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~125
--operation mode is normal

T1L7 = T1_SND_TC_DAT & !XC1L26Q & !W1L81Q;


--T1_DRREQ_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|DRREQ_WT
--operation mode is normal

T1_DRREQ_WT_lut_out = !W1L81Q & (T1L62 # W1L61Q & T1_SND_PULSE);
T1_DRREQ_WT = DFFE(T1_DRREQ_WT_lut_out, GLOBAL(UE1_outclock0), , , );


--BB1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~reg
--operation mode is normal

BB1L02Q_lut_out = BB1L2Q & BB1L3Q & BB1L6Q & BB1L61;
BB1L02Q = DFFE(BB1L02Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , );


--T1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_IDLE~53
--operation mode is normal

T1L44 = BB1L02Q & (T1_CMD_WAIT # T1_SND_IDLE & !XC1L26Q) # !BB1L02Q & T1_SND_IDLE & !XC1L26Q;


--T1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~108
--operation mode is normal

T1L5 = T1_SND_MRNB & !XC1L26Q & !W1L81Q;


--BB1L1Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~reg
--operation mode is normal

BB1L1Q_lut_out = BB1L6Q & BB1L61 & !BB1L2Q & !BB1L3Q;
BB1L1Q = DFFE(BB1L1Q_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , );


--T1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|SND_MRWB~21
--operation mode is normal

T1L74 = T1_CMD_WAIT & !W1L81Q & (BB1L1Q # DB1_DATA_OK);


--T1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~117
--operation mode is normal

T1L6 = T1_SND_MRWB & !XC1L26Q & !W1L81Q;


--T1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~82
--operation mode is normal

T1L1 = T1_SND_DRAND & !XC1L26Q & !W1L81Q;


--L1_COMM_ctrl_local.reboot_req is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req
--operation mode is normal

L1_COMM_ctrl_local.reboot_req_lut_out = DF1_MASTERHWDATA[0];
L1_COMM_ctrl_local.reboot_req = DFFE(L1_COMM_ctrl_local.reboot_req_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L75);


--W1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|RES~78
--operation mode is normal

W1L71 = R32_sload_path[4] & R32_sload_path[5] & R32_sload_path[6] & R32_sload_path[7];


--GD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~178
--operation mode is normal

GD1L2 = GD1_TXCNT & (R51_sload_path[0] # !R51_sload_path[4] # !XB9L3);


--XC1_STF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|STF
--operation mode is normal

XC1_STF_lut_out = GD1L9Q & !XC1L3 & !XC1_SEND_IDLE # !GD1L9Q & (XC1_STF # !XC1L3 & !XC1_SEND_IDLE);
XC1_STF = DFFE(XC1_STF_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1775
--operation mode is normal

XC1L2 = XC1_STF & !GD1L9Q;


--ZC1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_ctrl_del~reg
--operation mode is normal

ZC1L6Q_lut_out = VCC;
ZC1L6Q = DFFE(ZC1L6Q_lut_out, GLOBAL(UE1_outclock0), !T1L43, , ZC1L8);


--XC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1776
--operation mode is normal

XC1L3 = !ZC1L6Q & !T1_SND_ID & !T1_SND_TC_DAT & !ZC1L9Q;


--XC1_SEND_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SEND_IDLE
--operation mode is normal

XC1_SEND_IDLE_lut_out = !XC1L26Q & (XC1_SEND_IDLE # ZC1L9Q # !XC1L8);
XC1_SEND_IDLE = DFFE(XC1_SEND_IDLE_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_EOF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF
--operation mode is normal

XC1_EOF_lut_out = GD1L9Q & XC1_CRC0 # !GD1L9Q & XC1_EOF;
XC1_EOF = DFFE(XC1_EOF_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_CRC0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0
--operation mode is normal

XC1_CRC0_lut_out = XC1_CRC1 & (XC1_CRC0 # GD1L9Q) # !XC1_CRC1 & XC1_CRC0 & !GD1L9Q;
XC1_CRC0 = DFFE(XC1_CRC0_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1777
--operation mode is normal

XC1L4 = GD1L9Q & !XC1_CRC0 # !GD1L9Q & !XC1_EOF;


--XC1_BYT0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0
--operation mode is normal

XC1_BYT0_lut_out = XC1L42 # XC1L01 & XC1L7 & ZC1L9Q;
XC1_BYT0 = DFFE(XC1_BYT0_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_CRC2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC2
--operation mode is normal

XC1_CRC2_lut_out = XC1_CRC3;
XC1_CRC2 = DFFE(XC1_CRC2_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , GD1L9Q);


--XC1_TCWFM_L is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L
--operation mode is normal

XC1_TCWFM_L_lut_out = XC1L11 # XC1L21 # R12L9 & XC1_TXSHR8;
XC1_TCWFM_L = DFFE(XC1_TCWFM_L_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_CRC3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC3
--operation mode is normal

XC1_CRC3_lut_out = SC1L3Q & (XC1L43Q # XC1_CRC3 & !GD1L9Q) # !SC1L3Q & XC1_CRC3 & !GD1L9Q;
XC1_CRC3 = DFFE(XC1_CRC3_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--SC1L3Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|done~reg0
--operation mode is normal

SC1L3Q_lut_out = SC1L55Q & !XC1_STF;
SC1L3Q = DFFE(SC1L3Q_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--XC1L43Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_last~reg
--operation mode is normal

XC1L43Q_lut_out = XC1L31 # XC1L53 # R71L43 & XC1L55Q;
XC1L43Q = DFFE(XC1L43Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_BYT2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT2
--operation mode is normal

XC1_BYT2_lut_out = XC1_BYT1;
XC1_BYT2 = DFFE(XC1_BYT2_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , GD1L9Q);


--XC1_PTYPE_SEQ0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0
--operation mode is normal

XC1_PTYPE_SEQ0_lut_out = XC1_MTYPE_LEN1;
XC1_PTYPE_SEQ0 = DFFE(XC1_PTYPE_SEQ0_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , GD1L9Q);


--XC1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~218
--operation mode is normal

XC1L83 = !XC1_BYT2 & !XC1_PTYPE_SEQ0 & (!XC1L43Q # !SC1L3Q);


--XC1_TCWF_CHK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWF_CHK
--operation mode is normal

XC1_TCWF_CHK_lut_out = XC1_TCWFM_WT;
XC1_TCWF_CHK = DFFE(XC1_TCWF_CHK_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_ID_BYTE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE
--operation mode is normal

XC1_ID_BYTE_lut_out = XC1L61 # XC1_ID_LOAD # XC1_ID_BYTE & !GD1L9Q;
XC1_ID_BYTE = DFFE(XC1_ID_BYTE_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_ID_LOAD is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD
--operation mode is normal

XC1_ID_LOAD_lut_out = XC1_DCMD_SEQ1 & T1_SND_ID & GD1L9Q;
XC1_ID_LOAD = DFFE(XC1_ID_LOAD_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~219
--operation mode is normal

XC1L93 = !XC1_ID_BYTE & !XC1_ID_LOAD & (R9L41 # !XC1_TCWF_CHK);


--XC1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~220
--operation mode is normal

XC1L04 = XC1_TCWFM_L # XC1_CRC3 # !XC1L93 # !XC1L83;


--XC1_TC_RX_TIME is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME
--operation mode is normal

XC1_TC_RX_TIME_lut_out = XC1L71 # XC1L1 # XC1_TC_RX_TIME & !GD1L9Q;
XC1_TC_RX_TIME = DFFE(XC1_TC_RX_TIME_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_TC_TX_TIME is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME
--operation mode is normal

XC1_TC_TX_TIME_lut_out = XC1_TC_TX_TIME & !GD1L9Q # !XC1L111;
XC1_TC_TX_TIME = DFFE(XC1_TC_TX_TIME_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~221
--operation mode is normal

XC1L14 = !XC1_TC_RX_TIME & !XC1_TC_TX_TIME;


--XC1_TCWFM_H is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H
--operation mode is normal

XC1_TCWFM_H_lut_out = XC1_TCWFM_L;
XC1_TCWFM_H = DFFE(XC1_TCWFM_H_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , GD1L9Q);


--XC1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~222
--operation mode is normal

XC1L24 = !XC1_TCWFM_H & !XC1_BYT3;


--XC1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~223
--operation mode is normal

XC1L34 = !GD1L9Q & (XC1_CRC0 # !XC1L24 # !XC1L14);


--XC1_RXSHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8
--operation mode is normal

XC1_RXSHR8_lut_out = XC1L81 # XC1_RXSHR8 & !R02L8 & !R12L9;
XC1_RXSHR8 = DFFE(XC1_RXSHR8_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_TXSHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8
--operation mode is normal

XC1_TXSHR8_lut_out = XC1L91 # XC1_TXSHR8 & !R02L8 & !R12L9;
XC1_TXSHR8 = DFFE(XC1_TXSHR8_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~224
--operation mode is normal

XC1L44 = R12L9 & (XC1_RXSHR8 # XC1_TXSHR8);


--XC1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~225
--operation mode is normal

XC1L54 = XC1_CRC2 # XC1L04 # XC1L34 # XC1L44;


--XC1_PL_INC is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC
--operation mode is normal

XC1_PL_INC_lut_out = XC1_STF & ZC1L9Q & GD1L9Q & !XC1L01;
XC1_PL_INC = DFFE(XC1_PL_INC_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_CRC1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC1
--operation mode is normal

XC1_CRC1_lut_out = XC1_CRC2;
XC1_CRC1 = DFFE(XC1_CRC1_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , GD1L9Q);


--XC1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~226
--operation mode is normal

XC1L64 = XC1_PL_INC # XC1_CRC1 # XC1L55Q & !R71L43;


--XC1_BYT1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1
--operation mode is normal

XC1_BYT1_lut_out = XC1_BYT0 & (XC1_BYT1 # GD1L9Q) # !XC1_BYT0 & XC1_BYT1 & !GD1L9Q;
XC1_BYT1 = DFFE(XC1_BYT1_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_ID_SHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8
--operation mode is normal

XC1_ID_SHR8_lut_out = XC1L02 # XC1_ID_SHR8 & !R02L8 & !R12L9;
XC1_ID_SHR8 = DFFE(XC1_ID_SHR8_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~227
--operation mode is normal

XC1L74 = XC1_BYT1 # XC1_ID_SHR8 & !R12L9;


--XC1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~46
--operation mode is normal

XC1L35 = !ZC1L6Q & !T1_SND_ID & !T1_SND_TC_DAT # !GD1L9Q;


--XC1_DCMD_SEQ1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1
--operation mode is normal

XC1_DCMD_SEQ1_lut_out = XC1_DCMD_SEQ1 & (XC1_PTYPE_SEQ0 # XC1L8 # !GD1L9Q) # !XC1_DCMD_SEQ1 & XC1_PTYPE_SEQ0 & GD1L9Q;
XC1_DCMD_SEQ1 = DFFE(XC1_DCMD_SEQ1_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_LEN0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|LEN0
--operation mode is normal

XC1_LEN0_lut_out = GD1L9Q & XC1_STF & !ZC1L9Q # !GD1L9Q & XC1_LEN0;
XC1_LEN0 = DFFE(XC1_LEN0_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1_MTYPE_LEN1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1
--operation mode is normal

XC1_MTYPE_LEN1_lut_out = XC1_LEN0;
XC1_MTYPE_LEN1 = DFFE(XC1_MTYPE_LEN1_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , GD1L9Q);


--XC1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~228
--operation mode is normal

XC1L84 = !XC1_LEN0 & !XC1_MTYPE_LEN1;


--XC1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~229
--operation mode is normal

XC1L94 = XC1L74 # XC1L35 & XC1_DCMD_SEQ1 # !XC1L84;


--XC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1778
--operation mode is normal

XC1L5 = R02L8 & !R12L9;


--XC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1779
--operation mode is normal

XC1L6 = R02L8 & XC1_TXSHR8 & !R12L9;


--XC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~390
--operation mode is normal

XC1L1 = XC1_DCMD_SEQ1 & T1_SND_TC_DAT & GD1L9Q;


--XC1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~345
--operation mode is normal

XC1L78 = !XC1L6 & !XC1L1 & (!XC1_RXSHR8 # !XC1L5);


--XC1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~230
--operation mode is normal

XC1L05 = XC1L54 # XC1L64 # XC1L94 # !XC1L78;


--XC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1780
--operation mode is normal

XC1L7 = XC1_STF & GD1L9Q;


--XC1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~41
--operation mode is normal

XC1L99 = ZC1L9Q & (EF1_portadataout[0] # EF1_portadataout[1]);


--XB9_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

XB9_aeb_out = R51_sload_path[0] & R51_sload_path[1] & !R51_sload_path[2] & !R51_sload_path[3];


--NB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~882
--operation mode is normal

NB1L5 = SB1_dffs[4] & SB1_dffs[3] & !SB1_dffs[5] & !SB1_dffs[1];


--HB1_crc32_en is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_en
--operation mode is normal

HB1_crc32_en_lut_out = HB1L34Q & !DB1_STF_WAIT & !DB1_START;
HB1_crc32_en = DFFE(HB1_crc32_en_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--DB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~233
--operation mode is normal

DB1L61 = !DB1_STF_WAIT & !DB1_START;


--CC1_i16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i16
--operation mode is normal

CC1_i16 = CC1_SRG[31] $ CC1_SRG[22];


--CC1_i17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i17
--operation mode is normal

CC1_i17 = CC1_SRG[31] $ CC1_SRG[25];


--CC1_i15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i15
--operation mode is normal

CC1_i15 = CC1_SRG[31] $ CC1_SRG[21];


--CC1_i14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i14
--operation mode is normal

CC1_i14 = CC1_SRG[31] $ CC1_SRG[15];


--CC1_i12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i12
--operation mode is normal

CC1_i12 = CC1_SRG[31] $ CC1_SRG[10];


--CC1_i13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i13
--operation mode is normal

CC1_i13 = CC1_SRG[31] $ CC1_SRG[11];


--CC1_i9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i9
--operation mode is normal

CC1_i9 = CC1_SRG[31] $ CC1_SRG[6];


--CC1_i10 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i10
--operation mode is normal

CC1_i10 = CC1_SRG[31] $ CC1_SRG[7];


--CC1_i11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i11
--operation mode is normal

CC1_i11 = CC1_SRG[31] $ CC1_SRG[9];


--CC1_i7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i7
--operation mode is normal

CC1_i7 = CC1_SRG[31] $ CC1_SRG[3];


--CC1_i8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i8
--operation mode is normal

CC1_i8 = CC1_SRG[31] $ CC1_SRG[4];


--HB1_crc32_data is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_data
--operation mode is normal

HB1_crc32_data_lut_out = HB1_srg[7];
HB1_crc32_data = DFFE(HB1_crc32_data_lut_out, GLOBAL(UE1_outclock0), , , MB1L5Q);


--CC1_i4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i4
--operation mode is normal

CC1_i4 = HB1_crc32_data $ CC1_SRG[31];


--CC1_i5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i5
--operation mode is normal

CC1_i5 = CC1_SRG[31] $ CC1_SRG[0];


--CC1_i6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i6
--operation mode is normal

CC1_i6 = CC1_SRG[31] $ CC1_SRG[1];


--T1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CRES_WAIT~16
--operation mode is normal

T1L32 = T1_CRES_WAIT & !BB1L7Q;


--T1_PON is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|PON
--operation mode is normal

T1_PON_lut_out = W1L81Q # T1_PON & !R34_sload_path[5];
T1_PON = DFFE(T1_PON_lut_out, GLOBAL(UE1_outclock0), , , );


--XC1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~52
--operation mode is normal

XC1L59 = XC1_TCWFM_H # R12L9 & XC1_TXSHR8 # !R12L9 & XC1_ID_SHR8;


--XC1_TCWFM_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_WT
--operation mode is normal

XC1_TCWFM_WT_lut_out = XC1L311Q;
XC1_TCWFM_WT = DFFE(XC1_TCWFM_WT_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L311Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|tcwf_rd_next~reg
--operation mode is normal

XC1L311Q_lut_out = XC1_TCWFM_H & GD1L9Q;
XC1L311Q = DFFE(XC1L311Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~53
--operation mode is normal

XC1L69 = XC1_TCWFM_WT # XC1L311Q;


--SC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~827
--operation mode is normal

SC1L31 = ED62L2 & (ED52L2 # XC1L79Q) # !ED62L2 & ED52L2 & !XC1L79Q;


--SB4_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

SB4_dffs[3]_lut_out = SC1L41 & (SB4_dffs[4] # GD1L9Q) # !SC1L41 & SB4_dffs[4] & !GD1L9Q;
SB4_dffs[3] = DFFE(SB4_dffs[3]_lut_out, GLOBAL(UE1_outclock0), GD1L7Q, , GD1L8Q);


--W1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~109
--operation mode is normal

W1L5 = (T1_SND_PULSE & R42_sload_path[1]) & CASCADE(W1L11);


--XB91_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

XB91_aeb_out = XB81_aeb_out & XB71_aeb_out & XB51_aeb_out & XB61_aeb_out;


--EC1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~34
--operation mode is normal

EC1L9Q_lut_out = XB6_agb_out & (EC1L9Q # EC1L8Q & EB1L95Q) # !XB6_agb_out & EC1L8Q & EB1L95Q;
EC1L9Q = DFFE(EC1L9Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--W1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~106
--operation mode is normal

W1L3 = R42_sload_path[1] & R42_sload_path[6] & !R42_sload_path[2] & !R42_sload_path[4];


--W1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~110
--operation mode is normal

W1L6 = (W1L7 & W1L8 & W1L3 & !R42_sload_path[0]) & CASCADE(W1L4);


--W1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|_~108
--operation mode is normal

W1L4 = !R42_sload_path[3] & !R42_sload_path[5];


--L1_CS_ctrl_local.CS_offset[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[3]
--operation mode is normal

L1_CS_ctrl_local.CS_offset[3]_lut_out = DF1_MASTERHWDATA[19];
L1_CS_ctrl_local.CS_offset[3] = DFFE(L1_CS_ctrl_local.CS_offset[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1_CS_ctrl_local.CS_offset[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[2]
--operation mode is normal

L1_CS_ctrl_local.CS_offset[2]_lut_out = DF1_MASTERHWDATA[18];
L1_CS_ctrl_local.CS_offset[2] = DFFE(L1_CS_ctrl_local.CS_offset[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--B1L821 is calibration_sources:inst_calibration_sources|i~585
--operation mode is normal

B1L821 = L1_CS_ctrl_local.CS_offset[3] & (B1_now_cnt[3] # L1_CS_ctrl_local.CS_offset[2] $ B1_now_cnt[2]) # !L1_CS_ctrl_local.CS_offset[3] & (L1_CS_ctrl_local.CS_offset[2] $ B1_now_cnt[2] # !B1_now_cnt[3]);


--L1_CS_ctrl_local.CS_offset[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[1]
--operation mode is normal

L1_CS_ctrl_local.CS_offset[1]_lut_out = DF1_MASTERHWDATA[17];
L1_CS_ctrl_local.CS_offset[1] = DFFE(L1_CS_ctrl_local.CS_offset[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1_CS_ctrl_local.CS_offset[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[0]
--operation mode is normal

L1_CS_ctrl_local.CS_offset[0]_lut_out = DF1_MASTERHWDATA[16];
L1_CS_ctrl_local.CS_offset[0] = DFFE(L1_CS_ctrl_local.CS_offset[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--B1L921 is calibration_sources:inst_calibration_sources|i~586
--operation mode is normal

B1L921 = L1_CS_ctrl_local.CS_offset[1] & (L1_CS_ctrl_local.CS_offset[0] $ B1_now_cnt[0] # !B1_now_cnt[1]) # !L1_CS_ctrl_local.CS_offset[1] & (B1_now_cnt[1] # L1_CS_ctrl_local.CS_offset[0] $ B1_now_cnt[0]);


--B1_i81 is calibration_sources:inst_calibration_sources|i81
--operation mode is normal

B1_i81 = L1_CS_ctrl_local.CS_offset[3] $ B1_now_cnt[4];


--QE1L41Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|state~11
--operation mode is normal

QE1L41Q_lut_out = QE1L41Q & (QE1L2 # K1L4Q # !QE1L1) # !QE1L41Q & QE1L2 & !K1L4Q;
QE1L41Q = DFFE(QE1L41Q_lut_out, GLOBAL(UE1_outclock1), , , );


--QE1_rx_decode_time_cnt[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[1]
--operation mode is normal

QE1_rx_decode_time_cnt[1]_lut_out = QE1L41Q & (QE1_rx_decode_time_cnt[0] $ QE1_rx_decode_time_cnt[1]);
QE1_rx_decode_time_cnt[1] = DFFE(QE1_rx_decode_time_cnt[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--QE1_rx_decode_time_cnt[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[2]
--operation mode is normal

QE1_rx_decode_time_cnt[2]_lut_out = QE1L41Q & (QE1_rx_decode_time_cnt[2] $ (QE1_rx_decode_time_cnt[0] & QE1_rx_decode_time_cnt[1]));
QE1_rx_decode_time_cnt[2] = DFFE(QE1_rx_decode_time_cnt[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--QE1_rx_decode_time_cnt[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[0]
--operation mode is normal

QE1_rx_decode_time_cnt[0]_lut_out = QE1L41Q & !QE1_rx_decode_time_cnt[0];
QE1_rx_decode_time_cnt[0] = DFFE(QE1_rx_decode_time_cnt[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--QE1L1 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|i~157
--operation mode is normal

QE1L1 = QE1_rx_decode_time_cnt[1] & QE1_rx_decode_time_cnt[2] & !QE1_rx_decode_time_cnt[0];


--QE2L41Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|state~11
--operation mode is normal

QE2L41Q_lut_out = QE2L41Q & (QE2L2 # K1L4Q # !QE2L1) # !QE2L41Q & QE2L2 & !K1L4Q;
QE2L41Q = DFFE(QE2L41Q_lut_out, GLOBAL(UE1_outclock1), , , );


--QE2_rx_decode_time_cnt[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[1]
--operation mode is normal

QE2_rx_decode_time_cnt[1]_lut_out = QE2L41Q & (QE2_rx_decode_time_cnt[0] $ QE2_rx_decode_time_cnt[1]);
QE2_rx_decode_time_cnt[1] = DFFE(QE2_rx_decode_time_cnt[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--QE2_rx_decode_time_cnt[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[2]
--operation mode is normal

QE2_rx_decode_time_cnt[2]_lut_out = QE2L41Q & (QE2_rx_decode_time_cnt[2] $ (QE2_rx_decode_time_cnt[0] & QE2_rx_decode_time_cnt[1]));
QE2_rx_decode_time_cnt[2] = DFFE(QE2_rx_decode_time_cnt[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--QE2_rx_decode_time_cnt[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_time_cnt[0]
--operation mode is normal

QE2_rx_decode_time_cnt[0]_lut_out = QE2L41Q & !QE2_rx_decode_time_cnt[0];
QE2_rx_decode_time_cnt[0] = DFFE(QE2_rx_decode_time_cnt[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--QE2L1 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|i~157
--operation mode is normal

QE2L1 = QE2_rx_decode_time_cnt[1] & QE2_rx_decode_time_cnt[2] & !QE2_rx_decode_time_cnt[0];


--YD1L76 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~93
--operation mode is normal

YD1L76 = VD1_TriggerComplete_sync & YD1L38Q;


--CE1L2Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_busy~reg0
--operation mode is normal

CE1L2Q_lut_out = CE1L842 # CE1L2Q & (CE1L942 # !CE1L832);
CE1L2Q = DFFE(CE1L2Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--YD1_i31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i31
--operation mode is normal

YD1_i31 = CE1L2Q # BE1L1Q;


--TD1L63 is daq:inst_daq|trigger:inst_trigger|i125~47
--operation mode is normal

TD1L63 = L1_DAQ_ctrl_local.trigger_enable[1] & !L1_DAQ_ctrl_local.trigger_enable[0];


--TD1_discMPE_pulse is daq:inst_daq|trigger:inst_trigger|discMPE_pulse
--operation mode is normal

TD1_discMPE_pulse_lut_out = !TD1_discMPE_latch;
TD1_discMPE_pulse = DFFE(TD1_discMPE_pulse_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_discMPE_latch is daq:inst_daq|trigger:inst_trigger|discMPE_latch
--operation mode is normal

TD1_discMPE_latch_lut_out = !TD1_discMPE;
TD1_discMPE_latch = DFFE(TD1_discMPE_latch_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_i87 is daq:inst_daq|trigger:inst_trigger|i87
--operation mode is normal

TD1_i87 = !TD1_discMPE_pulse & !TD1_discMPE_latch;


--TD1_discSPE_pulse is daq:inst_daq|trigger:inst_trigger|discSPE_pulse
--operation mode is normal

TD1_discSPE_pulse_lut_out = !TD1_discSPE_latch;
TD1_discSPE_pulse = DFFE(TD1_discSPE_pulse_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_discSPE_latch is daq:inst_daq|trigger:inst_trigger|discSPE_latch
--operation mode is normal

TD1_discSPE_latch_lut_out = !TD1_discSPE;
TD1_discSPE_latch = DFFE(TD1_discSPE_latch_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_i73 is daq:inst_daq|trigger:inst_trigger|i73
--operation mode is normal

TD1_i73 = !TD1_discSPE_pulse & !TD1_discSPE_latch;


--K1L2Q is ROC:inst_ROC|RST_state~11
--operation mode is normal

K1L2Q_lut_out = !K1L1Q;
K1L2Q = DFFE(K1L2Q_lut_out, GLOBAL(UE1_outclock0), , , );


--YD2L66 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i73~2
--operation mode is normal

YD2L66 = L1_DAQ_ctrl_local.LC_mode[1] & L1_DAQ_ctrl_local.LC_mode[0];


--NE1L1Q is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|abort~reg0
--operation mode is normal

NE1L1Q_lut_out = NE1L65 & !NE1_got_selfLC & (NE1L34 # NE1L25);
NE1L1Q = DFFE(NE1L1Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L65Q is daq:inst_daq|trigger:inst_trigger|trigger_word[6]~reg0
--operation mode is normal

TD1L65Q_lut_out = B1L6Q;
TD1L65Q = DFFE(TD1L65Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L75Q is daq:inst_daq|trigger:inst_trigger|trigger_word[7]~reg0
--operation mode is normal

TD1L75Q_lut_out = B1L7Q;
TD1L75Q = DFFE(TD1L75Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L85Q is daq:inst_daq|trigger:inst_trigger|trigger_word[8]~reg0
--operation mode is normal

TD1L85Q_lut_out = QE2L51Q;
TD1L85Q = DFFE(TD1L85Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L95Q is daq:inst_daq|trigger:inst_trigger|trigger_word[9]~reg0
--operation mode is normal

TD1L95Q_lut_out = QE1L51Q;
TD1L95Q = DFFE(TD1L95Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD2L47 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~779
--operation mode is normal

YD2L47 = TD1L65Q # TD1L75Q # TD1L85Q # TD1L95Q;


--TD1L25Q is daq:inst_daq|trigger:inst_trigger|trigger_word[2]~reg0
--operation mode is normal

TD1L25Q_lut_out = B1L2Q;
TD1L25Q = DFFE(TD1L25Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L35Q is daq:inst_daq|trigger:inst_trigger|trigger_word[3]~reg0
--operation mode is normal

TD1L35Q_lut_out = B1L3Q;
TD1L35Q = DFFE(TD1L35Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L45Q is daq:inst_daq|trigger:inst_trigger|trigger_word[4]~reg0
--operation mode is normal

TD1L45Q_lut_out = B1L4Q;
TD1L45Q = DFFE(TD1L45Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L55Q is daq:inst_daq|trigger:inst_trigger|trigger_word[5]~reg0
--operation mode is normal

TD1L55Q_lut_out = B1L5Q;
TD1L55Q = DFFE(TD1L55Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD2L57 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~780
--operation mode is normal

YD2L57 = TD1L25Q # TD1L35Q # TD1L45Q # TD1L55Q;


--YD1L27 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~700
--operation mode is normal

YD1L27 = NE1L1Q & YD1L18Q & !YD2L47 & !YD2L57;


--YD2L67 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~781
--operation mode is normal

YD2L67 = L1_DAQ_ctrl_local.LC_mode[1] & !L1_DAQ_ctrl_local.LC_mode[0];


--YD2L77 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~782
--operation mode is normal

YD2L77 = L1_DAQ_ctrl_local.LC_mode[0] & !L1_DAQ_ctrl_local.LC_mode[1];


--CE1L31Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~reg0
--operation mode is normal

CE1L31Q_lut_out = ATWD0_D[9];
CE1L31Q = DFFE(CE1L31Q_lut_out, GLOBAL(UE1_outclock1), , , CE1L21);


--CE1L11Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[8]~reg0
--operation mode is normal

CE1L11Q_lut_out = ATWD0_D[8];
CE1L11Q = DFFE(CE1L11Q_lut_out, GLOBAL(UE1_outclock1), , , CE1L21);


--CE1L01Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[7]~reg0
--operation mode is normal

CE1L01Q_lut_out = ATWD0_D[7];
CE1L01Q = DFFE(CE1L01Q_lut_out, GLOBAL(UE1_outclock1), , , CE1L21);


--CE1L96 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i625~48
--operation mode is normal

CE1L96 = CE1L123Q & !CE1L01Q & (CE1L11Q $ CE1L31Q);


--YD1L08Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~20
--operation mode is normal

YD1L08Q_lut_out = YD1L38Q & VD1_TriggerComplete_sync & (YD1L08Q # TD1_ATWDTrigger_A_sig) # !YD1L38Q & (YD1L08Q # TD1_ATWDTrigger_A_sig);
YD1L08Q = DFFE(YD1L08Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--VD1_TrigC is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|TrigC
--operation mode is normal

VD1_TrigC_lut_out = !TriggerComplete_0;
VD1_TrigC = DFFE(VD1_TrigC_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD2L76 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~94
--operation mode is normal

YD2L76 = VD2_TriggerComplete_sync & YD2L98Q;


--CE2L2Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_busy~reg0
--operation mode is normal

CE2L2Q_lut_out = CE2L942 # CE2L2Q & (CE2L052 # !CE2L542);
CE2L2Q = DFFE(CE2L2Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--YD2_i31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i31
--operation mode is normal

YD2_i31 = CE2L2Q # BE2L1Q;


--XD2L392 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i~87
--operation mode is normal

XD2L392 = XD2_wr_ptr[1] $ XD2_rd_ptr[1] $ (XD2_wr_ptr[0] # !XD2_rd_ptr[0]);


--NE2L1Q is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|abort~reg0
--operation mode is normal

NE2L1Q_lut_out = NE2L65 & !NE2_got_selfLC & (NE2L34 # NE2L25);
NE2L1Q = DFFE(NE2L1Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD2L87 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~784
--operation mode is normal

YD2L87 = NE2L1Q & YD2L78Q;


--YD2L97 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~785
--operation mode is normal

YD2L97 = YD2L87 & YD2L66 & !YD2L47 & !YD2L57;


--YD2L86 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~117
--operation mode is normal

YD2L86 = YD2L87 & YD2L67 & !YD2L47 & !YD2L57;


--YD2L08 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~786
--operation mode is normal

YD2L08 = YD2L87 & YD2L77 & !YD2L47 & !YD2L57;


--YD2L68Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~20
--operation mode is normal

YD2L68Q_lut_out = YD2L98Q & VD2_TriggerComplete_sync & (YD2L68Q # TD1_ATWDTrigger_B_sig) # !YD2L98Q & (YD2L68Q # TD1_ATWDTrigger_B_sig);
YD2L68Q = DFFE(YD2L68Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--VD2_TrigC is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|TrigC
--operation mode is normal

VD2_TrigC_lut_out = !TriggerComplete_1;
VD2_TrigC = DFFE(VD2_TrigC_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE2L31Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~reg0
--operation mode is normal

CE2L31Q_lut_out = ATWD1_D[9];
CE2L31Q = DFFE(CE2L31Q_lut_out, GLOBAL(UE1_outclock1), , , CE2L21);


--CE2L11Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[8]~reg0
--operation mode is normal

CE2L11Q_lut_out = ATWD1_D[8];
CE2L11Q = DFFE(CE2L11Q_lut_out, GLOBAL(UE1_outclock1), , , CE2L21);


--CE2L01Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[7]~reg0
--operation mode is normal

CE2L01Q_lut_out = ATWD1_D[7];
CE2L01Q = DFFE(CE2L01Q_lut_out, GLOBAL(UE1_outclock1), , , CE2L21);


--CE2L96 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i625~48
--operation mode is normal

CE2L96 = CE2L123Q & !CE2L01Q & (CE2L11Q $ CE2L31Q);


--CE2L342 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6921
--operation mode is normal

CE2L342 = !CE2L223Q & !CE2L123Q & !CE2L813Q & !CE1L713Q;

--CE2L552 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6934
--operation mode is normal

CE2L552 = !CE2L223Q & !CE2L123Q & !CE2L813Q & !CE1L713Q;


--CE2L452 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6933
--operation mode is normal

CE2L452 = (!CE2L513Q & !CE2L913Q & !CE2L713Q) & CASCADE(CE2L552);


--B1_now is calibration_sources:inst_calibration_sources|now
--operation mode is normal

B1_now_lut_out = !L1_CS_ctrl_local.CS_mode[2] & (B1L331 # B1L131 & L1_CS_ctrl_local.CS_mode[1]);
B1_now = DFFE(B1_now_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--B1L021 is calibration_sources:inst_calibration_sources|i~5
--operation mode is normal

B1L021 = B1_now_cnt[4] # B1_now_cnt[3] # B1_now_cnt[2] # !B1L521;


--B1L031 is calibration_sources:inst_calibration_sources|i~587
--operation mode is normal

B1L031 = !R1_q[5] # !R1_q[4];


--B1L211 is calibration_sources:inst_calibration_sources|i412~0
--operation mode is normal

B1L211 = R1_q[6] & (B1L031 # B1L721 # !R1_q[7]);


--B1_ATWD_R2R is calibration_sources:inst_calibration_sources|ATWD_R2R
--operation mode is normal

B1_ATWD_R2R_lut_out = B1L801;
B1_ATWD_R2R = DFFE(B1_ATWD_R2R_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--B1L901 is calibration_sources:inst_calibration_sources|i400~38
--operation mode is normal

B1L901 = B1_now_action & (L1_CS_ctrl_local.CS_enable[5] # L1_CS_ctrl_local.CS_enable[4]);


--B1L011 is calibration_sources:inst_calibration_sources|i400~39
--operation mode is normal

B1L011 = !B1_ATWD_R2R & !B1_fe_R2R & !B1L901 # !B1L221;


--B1L111 is calibration_sources:inst_calibration_sources|i411~0
--operation mode is normal

B1L111 = R1_q[7] & (B1L031 # B1L721 # !R1_q[6]);


--B1L811 is calibration_sources:inst_calibration_sources|i418~0
--operation mode is normal

B1L811 = R1_q[0] & (B1L621 # B1L031 # B1L721);


--B1L711 is calibration_sources:inst_calibration_sources|i417~0
--operation mode is normal

B1L711 = R1_q[1] & (B1L621 # B1L031 # B1L721);


--B1L611 is calibration_sources:inst_calibration_sources|i416~0
--operation mode is normal

B1L611 = R1_q[2] & (B1L621 # B1L031 # B1L721);


--B1L511 is calibration_sources:inst_calibration_sources|i415~0
--operation mode is normal

B1L511 = R1_q[3] & (B1L621 # B1L031 # B1L721);


--B1L411 is calibration_sources:inst_calibration_sources|i414~0
--operation mode is normal

B1L411 = R1_q[4] & (B1L621 # B1L721 # !R1_q[5]);


--B1L311 is calibration_sources:inst_calibration_sources|i413~0
--operation mode is normal

B1L311 = R1_q[5] & (B1L621 # B1L721 # !R1_q[4]);


--RE1_got_rx_n[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|got_rx_n[0]
--operation mode is normal

RE1_got_rx_n[0]_lut_out = RE1_got_rx_n[0] & (!QE1L5Q # !QE1L51Q) # !RE1_got_rx_n[0] & QE1L6Q & QE1L51Q & !QE1L5Q;
RE1_got_rx_n[0] = DFFE(RE1_got_rx_n[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--QE1L6Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|n_rx[1]~reg0
--operation mode is normal

QE1L6Q_lut_out = !SE1L51Q & (QE1_rx_decode_edge_last # SE1L61Q);
QE1L6Q = DFFE(QE1L6Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , QE1L3);


--QE1L5Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|n_rx[0]~reg0
--operation mode is normal

QE1L5Q_lut_out = QE1_rx_decode_edge_first;
QE1L5Q = DFFE(QE1L5Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , QE1L3);


--RE1L8 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i14~40
--operation mode is normal

RE1L8 = RE1_got_rx_n[0] & (!QE1L5Q # !QE1L51Q) # !RE1_got_rx_n[0] & QE1L6Q & QE1L51Q & !QE1L5Q;


--RE1_got_rx is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|got_rx
--operation mode is normal

RE1_got_rx_lut_out = !RE1L6 & (TD1_i73 # RE1_got_disc # !RE1_i16);
RE1_got_rx = DFFE(RE1_got_rx_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--RE1L6 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i12~45
--operation mode is normal

RE1L6 = !RE1_got_rx & (!QE1L5Q & !QE1L6Q # !QE1L51Q);


--RE1L11 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i20~265
--operation mode is normal

RE1L11 = RE1L21Q & (RE1L8 # RE1L6) # !RE1L21Q & RE1L8 & !RE1L6;


--RE1_got_disc is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|got_disc
--operation mode is normal

RE1_got_disc_lut_out = TD1_i73 & (RE1_wait1clk # TE1L8Q) # !TD1_i73 & RE1_got_disc & (RE1_wait1clk # TE1L8Q);
RE1_got_disc = DFFE(RE1_got_disc_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--RE1_wait1clk is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|wait1clk
--operation mode is normal

RE1_wait1clk_lut_out = RE1_i16 & (TD1_i73 # RE1_got_disc # !RE1L6);
RE1_wait1clk = DFFE(RE1_wait1clk_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--RE1_i16 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i16
--operation mode is normal

RE1_i16 = !RE1_wait1clk & !TE1L8Q;


--RE1_got_rx_n[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|got_rx_n[1]
--operation mode is normal

RE1_got_rx_n[1]_lut_out = QE1L5Q & (QE1L51Q & QE1L6Q # !QE1L51Q & RE1_got_rx_n[1]) # !QE1L5Q & RE1_got_rx_n[1] & (!QE1L51Q # !QE1L6Q);
RE1_got_rx_n[1] = DFFE(RE1_got_rx_n[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--RE1L7 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i13~69
--operation mode is normal

RE1L7 = QE1L5Q & (QE1L51Q & QE1L6Q # !QE1L51Q & RE1_got_rx_n[1]) # !QE1L5Q & RE1_got_rx_n[1] & (!QE1L51Q # !QE1L6Q);


--RE1L01 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_relais:LC_relais_inst|i19~265
--operation mode is normal

RE1L01 = RE1L31Q & (RE1L7 # RE1L6) # !RE1L31Q & RE1L7 & !RE1L6;


--RE2_got_rx_n[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|got_rx_n[0]
--operation mode is normal

RE2_got_rx_n[0]_lut_out = RE2_got_rx_n[0] & (!QE2L5Q # !QE2L51Q) # !RE2_got_rx_n[0] & QE2L6Q & QE2L51Q & !QE2L5Q;
RE2_got_rx_n[0] = DFFE(RE2_got_rx_n[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--QE2L6Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|n_rx[1]~reg0
--operation mode is normal

QE2L6Q_lut_out = !SE2L51Q & (QE2_rx_decode_edge_last # SE2L61Q);
QE2L6Q = DFFE(QE2L6Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , QE2L3);


--QE2L5Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|n_rx[0]~reg0
--operation mode is normal

QE2L5Q_lut_out = QE2_rx_decode_edge_first;
QE2L5Q = DFFE(QE2L5Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , QE2L3);


--RE2L8 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i14~40
--operation mode is normal

RE2L8 = RE2_got_rx_n[0] & (!QE2L5Q # !QE2L51Q) # !RE2_got_rx_n[0] & QE2L6Q & QE2L51Q & !QE2L5Q;


--RE2_got_rx is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|got_rx
--operation mode is normal

RE2_got_rx_lut_out = !RE2L6 & (TD1_i73 # RE2_got_disc # !RE2_i16);
RE2_got_rx = DFFE(RE2_got_rx_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--RE2L6 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i12~45
--operation mode is normal

RE2L6 = !RE2_got_rx & (!QE2L5Q & !QE2L6Q # !QE2L51Q);


--RE2L11 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i20~280
--operation mode is normal

RE2L11 = RE2L21Q & (RE2L8 # RE2L6) # !RE2L21Q & RE2L8 & !RE2L6;


--RE2_got_disc is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|got_disc
--operation mode is normal

RE2_got_disc_lut_out = TD1_i73 & (RE2_wait1clk # TE2L8Q) # !TD1_i73 & RE2_got_disc & (RE2_wait1clk # TE2L8Q);
RE2_got_disc = DFFE(RE2_got_disc_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--RE2_wait1clk is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|wait1clk
--operation mode is normal

RE2_wait1clk_lut_out = RE2_i16 & (TD1_i73 # RE2_got_disc # !RE2L6);
RE2_wait1clk = DFFE(RE2_wait1clk_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--RE2_i16 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i16
--operation mode is normal

RE2_i16 = !RE2_wait1clk & !TE2L8Q;


--RE2_got_rx_n[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|got_rx_n[1]
--operation mode is normal

RE2_got_rx_n[1]_lut_out = QE2L5Q & (QE2L51Q & QE2L6Q # !QE2L51Q & RE2_got_rx_n[1]) # !QE2L5Q & RE2_got_rx_n[1] & (!QE2L51Q # !QE2L6Q);
RE2_got_rx_n[1] = DFFE(RE2_got_rx_n[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--RE2L7 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i13~69
--operation mode is normal

RE2L7 = QE2L5Q & (QE2L51Q & QE2L6Q # !QE2L51Q & RE2_got_rx_n[1]) # !QE2L5Q & RE2_got_rx_n[1] & (!QE2L51Q # !QE2L6Q);


--RE2L01 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_relais:LC_relais_inst|i19~265
--operation mode is normal

RE2L01 = RE2L31Q & (RE2L7 # RE2L6) # !RE2L31Q & RE2L7 & !RE2L6;


--L1L9921 is slaveregister:inst_slaveregister|i16542~18
--operation mode is normal

L1L9921 = (VE1L74Q & VE1L84Q & !VE1L53Q) & CASCADE(L1L224);


--EB1L95Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|hl_edge~reg
--operation mode is normal

EB1L95Q_lut_out = EB1L25 & (EB1L741 # EB1L051 & !EB1L641);
EB1L95Q = DFFE(EB1L95Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--AC1L71Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~31
--operation mode is normal

AC1L71Q_lut_out = NB1L9Q & (AC1L8 # AC1L12Q & R6_sload_path[4]);
AC1L71Q = DFFE(AC1L71Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--AC1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|STB~18
--operation mode is normal

AC1L32 = AC1L71Q & NB1L9Q;


--AC1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~34
--operation mode is normal

AC1L02Q_lut_out = AC1L22 & (R6_sload_path[2] # AC1L1 & AC1L02Q) # !AC1L22 & AC1L1 & AC1L02Q;
AC1L02Q = DFFE(AC1L02Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--NB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP~234
--operation mode is normal

NB1L81 = NB1L52Q & !AC1L51Q & (!R3_sload_path[2] # !NB1L41);


--NB1_rxcteq9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9
--operation mode is normal

NB1_rxcteq9 = NB1L31 & R3_sload_path[3] & !R3_sload_path[2] & !R3_sload_path[4];

--NB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~21
--operation mode is normal

NB1L61 = NB1L31 & R3_sload_path[3] & !R3_sload_path[2] & !R3_sload_path[4];


--NB1L82Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~42
--operation mode is normal

NB1L82Q_lut_out = NB1L62Q # NB1L91Q # NB1L82Q & !NB1_rxcteq9;
NB1L82Q = DFFE(NB1L82Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--T1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|rec_ena~25
--operation mode is normal

T1L92 = !T1_CRES_WAIT & !T1_CMD_WAIT;


--T1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|rec_ena~0
--operation mode is normal

T1L82 = T1L92 & !T1_DRREQ_WT & !T1_REC_PULSE & !T1_REC_WT;


--BB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~48
--operation mode is normal

BB1L11 = BB1L8 & !NB1L4 & (A_nB $ !SB1_dffs[7]);


--DB1_CTR_ERR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR
--operation mode is normal

DB1_CTR_ERR_lut_out = DB1_CTR_MSG & (NB1L92Q # DB1L81 & NB1L11Q);
DB1_CTR_ERR = DFFE(DB1_CTR_ERR_lut_out, GLOBAL(UE1_outclock0), !W1L81Q, , );


--DB1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~88
--operation mode is normal

DB1L72 = !BB1L21Q & !BB1L01Q # !NB1L01Q # !DB1_DCMD_SEQ1;


--DB1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~89
--operation mode is normal

DB1L82 = DB1_CTR_ERR # DB1_CRC_ERR # DB1L72 & !DB1_IDLE;


--DB1_CTR_MSG is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_MSG
--operation mode is normal

DB1_CTR_MSG_lut_out = DB1L2 & (DB1_CTR_MSG # DB1L1 & !DB1_IDLE) # !DB1L2 & DB1L1 & !DB1_IDLE;
DB1_CTR_MSG = DFFE(DB1_CTR_MSG_lut_out, GLOBAL(UE1_outclock0), !W1L81Q, , );


--DB1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~90
--operation mode is normal

DB1L92 = DB1_CTR_MSG & (DB1_EOF_WAIT # DB1_DAT_MSG & DB1_BYTE0) # !DB1_CTR_MSG & DB1_DAT_MSG & DB1_BYTE0;


--DB1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~73
--operation mode is normal

DB1L53 = DB1_STF_WAIT # DB1_DATA_OK # DB1_CTRL_OK;


--DB1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~74
--operation mode is normal

DB1L63 = DB1L53 # BB1L5 & !BB1L21Q & !BB1L01Q;


--DB1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~75
--operation mode is normal

DB1L73 = NB1L11Q & (DB1_EOF_WAIT # DB1_BYTE0);


--DB1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~76
--operation mode is normal

DB1L83 = DB1L63 # DB1L73 & (HB1L21 # HB1L71);


--NB1L22Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34
--operation mode is normal

NB1L22Q_lut_out = NB1L1 & (NB1L6 # NB1L7 # !NB1L2);
NB1L22Q = DFFE(NB1L22Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--NB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~25
--operation mode is normal

NB1L8 = NB1L22Q # NB1L01Q;


--NB1L72Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40
--operation mode is normal

NB1L72Q_lut_out = !NB1_rxcteq5 & (NB1L72Q # NB1L32Q & AC1L51Q);
NB1L72Q = DFFE(NB1L72Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--NB1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35
--operation mode is normal

NB1L32Q_lut_out = NB1L71 # NB1L32Q & !NB1_rxcteq5 & !AC1L51Q;
NB1L32Q = DFFE(NB1L32Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--SD1L31 is daq:inst_daq|mem_interface:inst_mem_interface|i297~66
--operation mode is normal

SD1L31 = !DF1_SLAVEHREADYO # !SD1_rdaddr[6] # !SD1L81;


--SD1L803 is daq:inst_daq|mem_interface:inst_mem_interface|i~318
--operation mode is normal

SD1L803 = SD1L834Q & !SD1L45 & !SD1L31 & !QD1L612Q;


--SD1L383 is daq:inst_daq|mem_interface:inst_mem_interface|i~4923
--operation mode is normal

SD1L383 = SD1L734Q & (!SD1L7 & !SD1L01 # !DF1_SLAVEHREADYO);


--SD1L65 is daq:inst_daq|mem_interface:inst_mem_interface|i887~4
--operation mode is normal

SD1L65 = SD1_AnB & (XD1_rd_ptr[0] & XD1_header_1.ATWDsize[1] # !XD1_rd_ptr[0] & XD1_header_0.ATWDsize[1]);


--SD1L75 is daq:inst_daq|mem_interface:inst_mem_interface|i887~5
--operation mode is normal

SD1L75 = !SD1_AnB & (XD2_rd_ptr[0] & XD2_header_1.ATWDsize[1] # !XD2_rd_ptr[0] & XD2_header_0.ATWDsize[1]);


--SD1L71 is daq:inst_daq|mem_interface:inst_mem_interface|i332~173
--operation mode is normal

SD1L71 = SD1L81 & (SD1_rdaddr[7] $ (!SD1L65 & !SD1L75));


--SD1L483 is daq:inst_daq|mem_interface:inst_mem_interface|i~4924
--operation mode is normal

SD1L483 = SD1L71 & SD1L934Q & !SD1_i329 & !QD1L612Q;


--SD1L903 is daq:inst_daq|mem_interface:inst_mem_interface|i~345
--operation mode is normal

SD1L903 = SD1L144Q & (!SD1L32 & !SD1L12 # !SD1L02);


--SD1L583 is daq:inst_daq|mem_interface:inst_mem_interface|i~4926
--operation mode is normal

SD1L583 = SD1L934Q & (SD1L71 & !SD1_i329 # !DF1_SLAVEHREADYO);


--SD1L683 is daq:inst_daq|mem_interface:inst_mem_interface|i~4927
--operation mode is normal

SD1L683 = SD1L634Q # SD1L534Q # SD1L434Q # !SD1L273;


--SD1L25 is daq:inst_daq|mem_interface:inst_mem_interface|i885~4
--operation mode is normal

SD1L25 = SD1_AnB & (XD1_rd_ptr[0] & XD1_header_1.ATWDavail # !XD1_rd_ptr[0] & XD1_header_0.ATWDavail);


--SD1L35 is daq:inst_daq|mem_interface:inst_mem_interface|i885~5
--operation mode is normal

SD1L35 = !SD1_AnB & (XD2_rd_ptr[0] & XD2_header_1.ATWDavail # !XD2_rd_ptr[0] & XD2_header_0.ATWDavail);


--SD1L783 is daq:inst_daq|mem_interface:inst_mem_interface|i~4928
--operation mode is normal

SD1L783 = SD1L81 & SD1_rdaddr[6] & !SD1L25 & !SD1L35;


--SD1L883 is daq:inst_daq|mem_interface:inst_mem_interface|i~4929
--operation mode is normal

SD1L883 = SD1L683 # SD1L834Q & (SD1L783 # !DF1_SLAVEHREADYO);


--SD1L33 is daq:inst_daq|mem_interface:inst_mem_interface|i508~0
--operation mode is normal

SD1L33 = DF1_SLAVEHREADYO & (SD1L463 # SD1L563 # SD1_i447);


--SD1L983 is daq:inst_daq|mem_interface:inst_mem_interface|i~4930
--operation mode is normal

SD1L983 = SD1L583 # SD1L883 # SD1L244Q & !SD1L33;


--SD1L093 is daq:inst_daq|mem_interface:inst_mem_interface|i~4931
--operation mode is normal

SD1L093 = SD1L934Q & DF1_SLAVEHREADYO & (SD1_i329 # !SD1L71);


--SD1L193 is daq:inst_daq|mem_interface:inst_mem_interface|i~4932
--operation mode is normal

SD1L193 = SD1L603 & SD1L834Q & DF1_SLAVEHREADYO;


--SD1L293 is daq:inst_daq|mem_interface:inst_mem_interface|i~4933
--operation mode is normal

SD1L293 = SD1L093 # SD1L193 # SD1L33 & SD1L244Q;


--HE2L61Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~24
--operation mode is normal

HE2L61Q_lut_out = GE2_compr_active & (HE2L61Q # HE2L51Q & !HE2L212);
HE2L61Q = DFFE(HE2L61Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_ram_wr_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ram_wr_en
--operation mode is normal

GE2_ram_wr_en_lut_out = GE2_ring_rd_en_dly & GE2_st_mach_init;
GE2_ram_wr_en = DFFE(GE2_ram_wr_en_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2L512 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1172~0
--operation mode is normal

HE2L512 = HE2L61Q & !GE2_ram_wr_en;


--HE2L51Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~23
--operation mode is normal

HE2L51Q_lut_out = HE2L833 # HE2L41Q & (L1_COMPR_ctrl_local.COMPR_mode[1] # L1_COMPR_ctrl_local.COMPR_mode[0]);
HE2L51Q = DFFE(HE2L51Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L31Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~21
--operation mode is normal

HE2L31Q_lut_out = XD2L392 & HE2L31Q & !XD2L292 # !HE2L21Q;
HE2L31Q = DFFE(HE2L31Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L21Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~20
--operation mode is normal

HE2L21Q_lut_out = HE2_event_end_wait[2] # !HE2_event_end_wait[1] # !HE2_event_end_wait[0] # !HE2L32Q;
HE2L21Q = DFFE(HE2L21Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2_i1063 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1063
--operation mode is normal

HE2_i1063 = HE2L51Q # HE2L31Q # !HE2L21Q;


--HE1L61Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~24
--operation mode is normal

HE1L61Q_lut_out = GE1_compr_active & (HE1L61Q # HE1L51Q & !HE1L302);
HE1L61Q = DFFE(HE1L61Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_ram_wr_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ram_wr_en
--operation mode is normal

GE1_ram_wr_en_lut_out = GE1_ring_rd_en_dly & GE1_st_mach_init;
GE1_ram_wr_en = DFFE(GE1_ram_wr_en_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1L602 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1172~0
--operation mode is normal

HE1L602 = HE1L61Q & !GE1_ram_wr_en;


--HE1L51Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~23
--operation mode is normal

HE1L51Q_lut_out = HE1L033 # HE1L41Q & (L1_COMPR_ctrl_local.COMPR_mode[1] # L1_COMPR_ctrl_local.COMPR_mode[0]);
HE1L51Q = DFFE(HE1L51Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L31Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~21
--operation mode is normal

HE1L31Q_lut_out = XD1L492 & HE1L31Q & !XD1L392 # !HE1L21Q;
HE1L31Q = DFFE(HE1L31Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L21Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~20
--operation mode is normal

HE1L21Q_lut_out = HE1_event_end_wait[2] # !HE1_event_end_wait[1] # !HE1_event_end_wait[0] # !HE1L32Q;
HE1L21Q = DFFE(HE1L21Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1_i1063 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1063
--operation mode is normal

HE1_i1063 = HE1L51Q # HE1L31Q # !HE1L21Q;


--HE2L32Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~31
--operation mode is normal

HE2L32Q_lut_out = HE2L22Q & (HE2_lbm_read_done # HE2L32Q & !HE2L332) # !HE2L22Q & HE2L32Q & !HE2L332;
HE2L32Q = DFFE(HE2L32Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2_event_end_wait[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[2]
--operation mode is normal

HE2_event_end_wait[2]_lut_out = HE2L32Q & (HE2_event_end_wait[2] $ (HE2_event_end_wait[0] & HE2_event_end_wait[1]));
HE2_event_end_wait[2] = DFFE(HE2_event_end_wait[2]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2_event_end_wait[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[0]
--operation mode is normal

HE2_event_end_wait[0]_lut_out = !HE2_event_end_wait[0] & HE2L32Q;
HE2_event_end_wait[0] = DFFE(HE2_event_end_wait[0]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2_event_end_wait[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[1]
--operation mode is normal

HE2_event_end_wait[1]_lut_out = HE2L32Q & (HE2_event_end_wait[0] $ HE2_event_end_wait[1]);
HE2_event_end_wait[1] = DFFE(HE2_event_end_wait[1]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L632 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~115
--operation mode is normal

HE2L632 = HE2L32Q & (HE2_event_end_wait[2] # !HE2_event_end_wait[1] # !HE2_event_end_wait[0]);


--HE2L02Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~28
--operation mode is normal

HE2L02Q_lut_out = HE2L143 & HE2L243 & HE2_ram_address_header[2] & HE2L91Q;
HE2L02Q = DFFE(HE2L02Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L91Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~27
--operation mode is normal

HE2L91Q_lut_out = HE2L81Q # HE2L91Q & (!HE2L243 # !HE2L343);
HE2L91Q = DFFE(HE2L91Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L81Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~26
--operation mode is normal

HE2L81Q_lut_out = HE2L71Q # HE2L61Q & !GE2_compr_active;
HE2L81Q = DFFE(HE2L81Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L523 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10780
--operation mode is normal

HE2L523 = HE2L02Q # HE2L91Q # HE2L81Q;


--HE2L71Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~25
--operation mode is normal

HE2L71Q_lut_out = !XD2L582 & !XD2L482 & HE2L51Q;
HE2L71Q = DFFE(HE2L71Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L41Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~22
--operation mode is normal

HE2L41Q_lut_out = HE2L31Q & (XD2_wr_ptr[0] $ XD2_rd_ptr[0] # !XD2L392);
HE2L41Q = DFFE(HE2L41Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L623 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10781
--operation mode is normal

HE2L623 = !HE2L71Q & !HE2L61Q & !HE2L41Q;


--HE2L412 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1063~58
--operation mode is normal

HE2L412 = !HE2L51Q & !HE2L31Q;


--HE2L723 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10782
--operation mode is normal

HE2L723 = HE2L632 # HE2L523 # !HE2L412 # !HE2L623;


--HE2L22Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~30
--operation mode is normal

HE2L22Q_lut_out = HE2L41Q & !L1_COMPR_ctrl_local.COMPR_mode[1] & !L1_COMPR_ctrl_local.COMPR_mode[0] # !HE2L823;
HE2L22Q = DFFE(HE2L22Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L12Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~29
--operation mode is normal

HE2L12Q_lut_out = HE2L02Q;
HE2L12Q = DFFE(HE2L12Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L823 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10783
--operation mode is normal

HE2L823 = !HE2L12Q & (HE2_lbm_read_done # !HE2L22Q);


--HE2L332 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~17
--operation mode is normal

HE2L332 = HE2_event_end_wait[0] & HE2_event_end_wait[1] & !HE2_event_end_wait[2];


--HE1L32Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~31
--operation mode is normal

HE1L32Q_lut_out = HE1L22Q & (HE1_lbm_read_done # HE1L32Q & !HE1L522) # !HE1L22Q & HE1L32Q & !HE1L522;
HE1L32Q = DFFE(HE1L32Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1_event_end_wait[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[2]
--operation mode is normal

HE1_event_end_wait[2]_lut_out = HE1L32Q & (HE1_event_end_wait[2] $ (HE1_event_end_wait[0] & HE1_event_end_wait[1]));
HE1_event_end_wait[2] = DFFE(HE1_event_end_wait[2]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1_event_end_wait[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[0]
--operation mode is normal

HE1_event_end_wait[0]_lut_out = !HE1_event_end_wait[0] & HE1L32Q;
HE1_event_end_wait[0] = DFFE(HE1_event_end_wait[0]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1_event_end_wait[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|event_end_wait[1]
--operation mode is normal

HE1_event_end_wait[1]_lut_out = HE1L32Q & (HE1_event_end_wait[0] $ HE1_event_end_wait[1]);
HE1_event_end_wait[1] = DFFE(HE1_event_end_wait[1]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L822 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~115
--operation mode is normal

HE1L822 = HE1L32Q & (HE1_event_end_wait[2] # !HE1_event_end_wait[1] # !HE1_event_end_wait[0]);


--HE1L02Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~28
--operation mode is normal

HE1L02Q_lut_out = HE1L333 & HE1L433 & HE1_ram_address_header[2] & HE1L91Q;
HE1L02Q = DFFE(HE1L02Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L91Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~27
--operation mode is normal

HE1L91Q_lut_out = HE1L81Q # !HE1L422 & HE1L91Q;
HE1L91Q = DFFE(HE1L91Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L81Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~26
--operation mode is normal

HE1L81Q_lut_out = HE1L71Q # HE1L61Q & !GE1_compr_active;
HE1L81Q = DFFE(HE1L81Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L713 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10853
--operation mode is normal

HE1L713 = HE1L02Q # HE1L91Q # HE1L81Q;


--HE1L71Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~25
--operation mode is normal

HE1L71Q_lut_out = !XD1L682 & !XD1L582 & HE1L51Q;
HE1L71Q = DFFE(HE1L71Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L41Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~22
--operation mode is normal

HE1L41Q_lut_out = HE1L31Q & (XD1_wr_ptr[0] $ XD1_rd_ptr[0] # !XD1L492);
HE1L41Q = DFFE(HE1L41Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L813 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10854
--operation mode is normal

HE1L813 = !HE1L71Q & !HE1L61Q & !HE1L41Q;


--HE1L502 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1063~58
--operation mode is normal

HE1L502 = !HE1L51Q & !HE1L31Q;


--HE1L913 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10855
--operation mode is normal

HE1L913 = HE1L822 # HE1L713 # !HE1L502 # !HE1L813;


--HE1L22Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~30
--operation mode is normal

HE1L22Q_lut_out = HE1L41Q & !L1_COMPR_ctrl_local.COMPR_mode[1] & !L1_COMPR_ctrl_local.COMPR_mode[0] # !HE1L023;
HE1L22Q = DFFE(HE1L22Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L12Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|comprn_bfr_state~29
--operation mode is normal

HE1L12Q_lut_out = HE1L02Q;
HE1L12Q = DFFE(HE1L12Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L023 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10856
--operation mode is normal

HE1L023 = !HE1L12Q & (HE1_lbm_read_done # !HE1L22Q);


--HE1L522 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~17
--operation mode is normal

HE1L522 = HE1_event_end_wait[0] & HE1_event_end_wait[1] & !HE1_event_end_wait[2];


--VE1L13 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6633
--operation mode is normal

VE1L13 = (DF1_MASTERHTRANS[1] & (DF1_MASTERHTRANS[0] & !VE1L33Q # !DF1_MASTERHTRANS[0] & DF1_MASTERHWRITE) # !DF1_MASTERHTRANS[1] & !VE1L33Q) & CASCADE(VE1L2);


--QD1L412 is daq:inst_daq|ahb_master:inst_ahb_master|i~9724
--operation mode is normal

QD1L412 = (DF1_SLAVEHREADYO & (SD1L1Q & QD1_haddr[3] # !SD1L1Q & QD1L501) # !DF1_SLAVEHREADYO & QD1_haddr[3]) & CASCADE(QD1L512);


--SD1L393 is daq:inst_daq|mem_interface:inst_mem_interface|i~4945
--operation mode is normal

SD1L393 = HE1_lbm_read_done & (HE2_lbm_read_done # !HE2_bfr_dav_out) # !HE1_lbm_read_done & !HE1_bfr_dav_out & (HE2_lbm_read_done # !HE2_bfr_dav_out);


--QD1L212 is daq:inst_daq|ahb_master:inst_ahb_master|i~9692
--operation mode is normal

QD1L212 = QD1L901 # QD1L701 # QD1L501 # QD1L301;


--QD1L312 is daq:inst_daq|ahb_master:inst_ahb_master|i~9693
--operation mode is normal

QD1L312 = QD1L311 # QD1L111;


--QD1L63 is daq:inst_daq|ahb_master:inst_ahb_master|i247~236
--operation mode is normal

QD1L63 = (QD1L711 # QD1L511 # QD1L212 # QD1L312) & CASCADE(QD1L43);


--TD1L05Q is daq:inst_daq|trigger:inst_trigger|trigger_word[0]~reg0
--operation mode is normal

TD1L05Q_lut_out = TD1_discSPE;
TD1L05Q = DFFE(TD1L05Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD1L55 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0~0
--operation mode is normal

YD1L55 = !YD1L08Q & !K1L4Q;


--GE1L2311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~29
--operation mode is normal

GE1L2311Q_lut_out = XD1L582 & GE1L1311Q & (!GE1_atwd_start # !GE1_atwd_done);
GE1L2311Q = DFFE(GE1L2311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L1311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~28
--operation mode is normal

GE1L1311Q_lut_out = GE1L0311Q;
GE1L1311Q = DFFE(GE1L1311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L4211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~21
--operation mode is normal

GE1L4211Q_lut_out = !GE1L3211Q & (XD1_wr_ptr[0] $ XD1_rd_ptr[0] # !XD1L492);
GE1L4211Q = DFFE(GE1L4211Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L637 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~6
--operation mode is normal

GE1L637 = GE1L2311Q # GE1L1311Q # GE1L4211Q # !GE1L1301;


--GE1L7311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~34
--operation mode is normal

GE1L7311Q_lut_out = GE1L977 # GE1L6311Q # GE1L7311Q & !GE1L369;
GE1L7311Q = DFFE(GE1L7311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_compr_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_done
--operation mode is normal

GE1_compr_done_lut_out = GE1L7311Q # GE1_compr_done & (GE1L4211Q # !GE1L469);
GE1_compr_done = DFFE(GE1_compr_done_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE1L3211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~20
--operation mode is normal

GE1L3211Q_lut_out = !GE1L569 & (XD1L392 # GE1L3211Q # !XD1L492);
GE1L3211Q = DFFE(GE1L3211Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L02 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_mode[0]~0
--operation mode is normal

GE1L02 = !GE1L3211Q & !K1L4Q;


--SD1_done_pulse_done_last is daq:inst_daq|mem_interface:inst_mem_interface|done_pulse_done_last
--operation mode is normal

SD1_done_pulse_done_last_lut_out = SD1L444Q;
SD1_done_pulse_done_last = DFFE(SD1_done_pulse_done_last_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--YD2L55 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0~0
--operation mode is normal

YD2L55 = !YD2L68Q & !K1L4Q;


--GE2L4311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~29
--operation mode is normal

GE2L4311Q_lut_out = XD2L482 & GE2L3311Q & (!GE2_atwd_start # !GE2_atwd_done);
GE2L4311Q = DFFE(GE2L4311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L3311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~28
--operation mode is normal

GE2L3311Q_lut_out = GE2L2311Q;
GE2L3311Q = DFFE(GE2L3311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L6211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~21
--operation mode is normal

GE2L6211Q_lut_out = !GE2L5211Q & (XD2_wr_ptr[0] $ XD2_rd_ptr[0] # !XD2L392);
GE2L6211Q = DFFE(GE2L6211Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L937 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~6
--operation mode is normal

GE2L937 = GE2L4311Q # GE2L3311Q # GE2L6211Q # !GE2L3301;


--GE2L9311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~34
--operation mode is normal

GE2L9311Q_lut_out = GE2L187 # GE2L8311Q # GE2L9311Q & !GE2L569;
GE2L9311Q = DFFE(GE2L9311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_compr_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_done
--operation mode is normal

GE2_compr_done_lut_out = GE2L9311Q # GE2_compr_done & (GE2L6211Q # !GE2L669);
GE2_compr_done = DFFE(GE2_compr_done_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE2L5211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~20
--operation mode is normal

GE2L5211Q_lut_out = !GE2L769 & (XD2L292 # GE2L5211Q # !XD2L392);
GE2L5211Q = DFFE(GE2L5211Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L02 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_mode[0]~0
--operation mode is normal

GE2L02 = !GE2L5211Q & !K1L4Q;


--NC81_q[9] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[9]
NC81_q[9]_data_in = DF1_MASTERHWDATA[9];
NC81_q[9]_write_enable = L1_i16215;
NC81_q[9]_clock_0 = GLOBAL(UE1_outclock0);
NC81_q[9]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC81_q[9]_read_address = RD_ADDR(CE1_readout_cnt[0], CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1]);
NC81_q[9] = MEMORY_SEGMENT(NC81_q[9]_data_in, NC81_q[9]_write_enable, NC81_q[9]_clock_0, , , , , , VCC, NC81_q[9]_write_address, NC81_q[9]_read_address);


--NC81_q[0] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[0]
NC81_q[0]_data_in = DF1_MASTERHWDATA[0];
NC81_q[0]_write_enable = L1_i16215;
NC81_q[0]_clock_0 = GLOBAL(UE1_outclock0);
NC81_q[0]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC81_q[0]_read_address = RD_ADDR(CE1_readout_cnt[0], CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1]);
NC81_q[0] = MEMORY_SEGMENT(NC81_q[0]_data_in, NC81_q[0]_write_enable, NC81_q[0]_clock_0, , , , , , VCC, NC81_q[0]_write_address, NC81_q[0]_read_address);


--CE1L5Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[2]~reg0
--operation mode is normal

CE1L5Q_lut_out = ATWD0_D[2];
CE1L5Q = DFFE(CE1L5Q_lut_out, GLOBAL(UE1_outclock1), , , CE1L21);


--CE1L4Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[1]~reg0
--operation mode is normal

CE1L4Q_lut_out = ATWD0_D[1];
CE1L4Q = DFFE(CE1L4Q_lut_out, GLOBAL(UE1_outclock1), , , CE1L21);


--CE1L3Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[0]~reg0
--operation mode is normal

CE1L3Q_lut_out = ATWD0_D[0];
CE1L3Q = DFFE(CE1L3Q_lut_out, GLOBAL(UE1_outclock1), , , CE1L21);


--CE1L8Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[5]~reg0
--operation mode is normal

CE1L8Q_lut_out = ATWD0_D[5];
CE1L8Q = DFFE(CE1L8Q_lut_out, GLOBAL(UE1_outclock1), , , CE1L21);


--CE1L7Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[4]~reg0
--operation mode is normal

CE1L7Q_lut_out = ATWD0_D[4];
CE1L7Q = DFFE(CE1L7Q_lut_out, GLOBAL(UE1_outclock1), , , CE1L21);


--CE1L6Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[3]~reg0
--operation mode is normal

CE1L6Q_lut_out = ATWD0_D[3];
CE1L6Q = DFFE(CE1L6Q_lut_out, GLOBAL(UE1_outclock1), , , CE1L21);


--CE1L9Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[6]~reg0
--operation mode is normal

CE1L9Q_lut_out = ATWD0_D[6];
CE1L9Q = DFFE(CE1L9Q_lut_out, GLOBAL(UE1_outclock1), , , CE1L21);


--DE1_i6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i6
--operation mode is normal

DE1_i6 = CE1L9Q $ CE1L11Q $ CE1L01Q $ CE1L31Q;


--DE1_i9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i9
--operation mode is normal

DE1_i9 = CE1L8Q $ CE1L7Q $ CE1L6Q $ DE1_i6;


--DE1_i12 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i12
--operation mode is normal

DE1_i12 = CE1L5Q $ CE1L4Q $ CE1L3Q $ DE1_i9;


--CE1L722 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~820
--operation mode is normal

CE1L722 = CE1L012 & CE1L023Q;


--CE1L17 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~66
--operation mode is normal

CE1L17 = CE1L913Q # !CE1L242 # !CE1L732 # !CE1L632;


--CE1L622 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~819
--operation mode is normal

CE1L622 = CE1L212 & CE1L023Q;


--CE1L28 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~587
--operation mode is normal

CE1L28 = CE1_readout_cnt[2] & (CE1L423Q # CE1L323Q # !CE1L252);


--CE1L18 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~583
--operation mode is normal

CE1L18 = CE1_readout_cnt[3] & (CE1L423Q # CE1L323Q # !CE1L252);


--CE1L08 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~579
--operation mode is normal

CE1L08 = CE1_readout_cnt[4] & (CE1L423Q # CE1L323Q # !CE1L252);


--CE1L97 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~575
--operation mode is normal

CE1L97 = CE1_readout_cnt[5] & (CE1L423Q # CE1L323Q # !CE1L252);


--CE1L87 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~571
--operation mode is normal

CE1L87 = CE1_readout_cnt[6] & (CE1L423Q # CE1L323Q # !CE1L252);


--GE1_atwd_start is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_start
--operation mode is normal

GE1_atwd_start_lut_out = GE1L2311Q # GE1_atwd_start & (GE1L1311Q # !GE1L669);
GE1_atwd_start = DFFE(GE1_atwd_start_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE1_atwd_ch_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_done
--operation mode is normal

GE1_atwd_ch_done_lut_out = !GE1_i2239 & (GE1_atwd_bfr_en & GE1_i2419 # !GE1_atwd_bfr_en & GE1_atwd_ch_done);
GE1_atwd_ch_done = DFFE(GE1_atwd_ch_done_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L5211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~22
--operation mode is normal

GE1L5211Q_lut_out = GE1L2311Q # XD1L682 & GE1L4211Q & !GE1L22;
GE1L5211Q = DFFE(GE1L5211Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_address[0]~23
--operation mode is normal

GE1L1 = GE1_atwd_start & !GE1_atwd_ch_done & !GE1L5211Q & !GE1L4211Q;


--R72_sset_path[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|sset_path[2]
--operation mode is normal

R72_sset_path[2] = !GE1L7311Q & GE1L3211Q & R72_counter_cell[2];


--GE1_i419 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i419
--operation mode is normal

GE1_i419 = GE1L7311Q # !GE1L3211Q;


--R72_sset_path[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|sset_path[3]
--operation mode is normal

R72_sset_path[3] = !GE1L7311Q & GE1L3211Q & R72_counter_cell[3];


--R72_sset_path[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|sset_path[4]
--operation mode is normal

R72_sset_path[4] = !GE1L7311Q & GE1L3211Q & R72_counter_cell[4];


--R72_sset_path[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|sset_path[5]
--operation mode is normal

R72_sset_path[5] = !GE1L7311Q & GE1L3211Q & R72_counter_cell[5];


--R72_sset_path[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|sset_path[6]
--operation mode is normal

R72_sset_path[6] = !GE1L7311Q & GE1L3211Q & R72_counter_cell[6];


--R72_sset_path[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|sset_path[7]
--operation mode is normal

R72_sset_path[7] = !GE1L7311Q & GE1L3211Q & R72_counter_cell[7];


--R72_sset_path[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|sset_path[8]
--operation mode is normal

R72_sset_path[8] = !GE1L7311Q & GE1L3211Q & R72_counter_cell[8];


--R72_sset_path[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|sset_path[9]
--operation mode is normal

R72_sset_path[9] = !GE1L7311Q & GE1L3211Q & R72_counter_cell[9];


--NC91_q[9] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[9]
NC91_q[9]_data_in = DF1_MASTERHWDATA[9];
NC91_q[9]_write_enable = L1_i16276;
NC91_q[9]_clock_0 = GLOBAL(UE1_outclock0);
NC91_q[9]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC91_q[9]_read_address = RD_ADDR(CE2_readout_cnt[0], CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1]);
NC91_q[9] = MEMORY_SEGMENT(NC91_q[9]_data_in, NC91_q[9]_write_enable, NC91_q[9]_clock_0, , , , , , VCC, NC91_q[9]_write_address, NC91_q[9]_read_address);


--NC91_q[0] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[0]
NC91_q[0]_data_in = DF1_MASTERHWDATA[0];
NC91_q[0]_write_enable = L1_i16276;
NC91_q[0]_clock_0 = GLOBAL(UE1_outclock0);
NC91_q[0]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC91_q[0]_read_address = RD_ADDR(CE2_readout_cnt[0], CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1]);
NC91_q[0] = MEMORY_SEGMENT(NC91_q[0]_data_in, NC91_q[0]_write_enable, NC91_q[0]_clock_0, , , , , , VCC, NC91_q[0]_write_address, NC91_q[0]_read_address);


--CE2L5Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[2]~reg0
--operation mode is normal

CE2L5Q_lut_out = ATWD1_D[2];
CE2L5Q = DFFE(CE2L5Q_lut_out, GLOBAL(UE1_outclock1), , , CE2L21);


--CE2L4Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[1]~reg0
--operation mode is normal

CE2L4Q_lut_out = ATWD1_D[1];
CE2L4Q = DFFE(CE2L4Q_lut_out, GLOBAL(UE1_outclock1), , , CE2L21);


--CE2L3Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[0]~reg0
--operation mode is normal

CE2L3Q_lut_out = ATWD1_D[0];
CE2L3Q = DFFE(CE2L3Q_lut_out, GLOBAL(UE1_outclock1), , , CE2L21);


--CE2L8Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[5]~reg0
--operation mode is normal

CE2L8Q_lut_out = ATWD1_D[5];
CE2L8Q = DFFE(CE2L8Q_lut_out, GLOBAL(UE1_outclock1), , , CE2L21);


--CE2L7Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[4]~reg0
--operation mode is normal

CE2L7Q_lut_out = ATWD1_D[4];
CE2L7Q = DFFE(CE2L7Q_lut_out, GLOBAL(UE1_outclock1), , , CE2L21);


--CE2L6Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[3]~reg0
--operation mode is normal

CE2L6Q_lut_out = ATWD1_D[3];
CE2L6Q = DFFE(CE2L6Q_lut_out, GLOBAL(UE1_outclock1), , , CE2L21);


--CE2L9Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[6]~reg0
--operation mode is normal

CE2L9Q_lut_out = ATWD1_D[6];
CE2L9Q = DFFE(CE2L9Q_lut_out, GLOBAL(UE1_outclock1), , , CE2L21);


--DE2_i6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i6
--operation mode is normal

DE2_i6 = CE2L9Q $ CE2L11Q $ CE2L01Q $ CE2L31Q;


--DE2_i9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i9
--operation mode is normal

DE2_i9 = CE2L8Q $ CE2L7Q $ CE2L6Q $ DE2_i6;


--DE2_i12 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i12
--operation mode is normal

DE2_i12 = CE2L5Q $ CE2L4Q $ CE2L3Q $ DE2_i9;


--CE2L442 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6923
--operation mode is normal

CE2L442 = CE2L902 & CE2L023Q # !CE1L213Q # !CE2L832;


--CE2L542 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6924
--operation mode is normal

CE2L542 = CE2L342 & CE2L332 & !CE2L323Q & !CE2L913Q;


--CE2L642 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6925
--operation mode is normal

CE2L642 = CE2L112 & CE2L023Q # !CE1L213Q # !CE2L832;


--CE2L18 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~587
--operation mode is normal

CE2L18 = CE2_readout_cnt[2] & (CE2L323Q # CE2L423Q # !CE2L452);


--CE2L742 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6926
--operation mode is normal

CE2L742 = CE1L213Q & !CE2L613Q & !CE2L413Q;


--CE2L08 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~583
--operation mode is normal

CE2L08 = CE2_readout_cnt[3] & (CE2L323Q # CE2L423Q # !CE2L452);


--CE2L97 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~579
--operation mode is normal

CE2L97 = CE2_readout_cnt[4] & (CE2L323Q # CE2L423Q # !CE2L452);


--CE2L87 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~575
--operation mode is normal

CE2L87 = CE2_readout_cnt[5] & (CE2L323Q # CE2L423Q # !CE2L452);


--CE2L77 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~571
--operation mode is normal

CE2L77 = CE2_readout_cnt[6] & (CE2L323Q # CE2L423Q # !CE2L452);


--GE2_atwd_start is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_start
--operation mode is normal

GE2_atwd_start_lut_out = GE2L4311Q # GE2_atwd_start & (GE2L3311Q # !GE2L869);
GE2_atwd_start = DFFE(GE2_atwd_start_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE2_atwd_ch_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_done
--operation mode is normal

GE2_atwd_ch_done_lut_out = !GE2_i2239 & (GE2_atwd_bfr_en & GE2_i2419 # !GE2_atwd_bfr_en & GE2_atwd_ch_done);
GE2_atwd_ch_done = DFFE(GE2_atwd_ch_done_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L7211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~22
--operation mode is normal

GE2L7211Q_lut_out = GE2L4311Q # XD2L582 & GE2L6211Q & !GE2L22;
GE2L7211Q = DFFE(GE2L7211Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_address[0]~23
--operation mode is normal

GE2L1 = GE2_atwd_start & !GE2_atwd_ch_done & !GE2L7211Q & !GE2L6211Q;


--R33_sset_path[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[2]
--operation mode is normal

R33_sset_path[2] = !GE2L9311Q & GE2L5211Q & R33_counter_cell[2];


--GE2_i419 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i419
--operation mode is normal

GE2_i419 = GE2L9311Q # !GE2L5211Q;


--R33_sset_path[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[3]
--operation mode is normal

R33_sset_path[3] = !GE2L9311Q & GE2L5211Q & R33_counter_cell[3];


--R33_sset_path[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[4]
--operation mode is normal

R33_sset_path[4] = !GE2L9311Q & GE2L5211Q & R33_counter_cell[4];


--R33_sset_path[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[5]
--operation mode is normal

R33_sset_path[5] = !GE2L9311Q & GE2L5211Q & R33_counter_cell[5];


--R33_sset_path[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[6]
--operation mode is normal

R33_sset_path[6] = !GE2L9311Q & GE2L5211Q & R33_counter_cell[6];


--R33_sset_path[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[7]
--operation mode is normal

R33_sset_path[7] = !GE2L9311Q & GE2L5211Q & R33_counter_cell[7];


--R33_sset_path[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[8]
--operation mode is normal

R33_sset_path[8] = !GE2L9311Q & GE2L5211Q & R33_counter_cell[8];


--R33_sset_path[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[9]
--operation mode is normal

R33_sset_path[9] = !GE2L9311Q & GE2L5211Q & R33_counter_cell[9];


--HE1_ram_data_hdr_dly[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[0]
--operation mode is normal

HE1_ram_data_hdr_dly[0]_lut_out = HE1_ram_data_hdr[0] & !HE1L81Q;
HE1_ram_data_hdr_dly[0] = DFFE(HE1_ram_data_hdr_dly[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_h_compr_data[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[0]
--operation mode is normal

GE1_h_compr_data[0]_lut_out = GE1_ring_init & (GE1_ring_rd_en_dly & GE1L776 # !GE1_ring_rd_en_dly & GE1_h_compr_data[0]);
GE1_h_compr_data[0] = DFFE(GE1_h_compr_data[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_header_write is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_write
--operation mode is normal

HE1_header_write_lut_out = HE1L633 # HE1L81Q # HE1L91Q & !HE1L422;
HE1_header_write = DFFE(HE1_header_write_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1_ram_address[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[1]
--operation mode is normal

HE1_ram_address[1]_lut_out = HE1_i1063 # HE1L61Q & HE1L672 # !HE1L61Q & HE1L733;
HE1_ram_address[1] = DFFE(HE1_ram_address[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_ram_header_we is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_header_we
--operation mode is normal

HE1_ram_header_we_lut_out = !HE1_ram_header_we & HE1L91Q;
HE1_ram_header_we = DFFE(HE1_ram_header_we_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_ram_address[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[0]
--operation mode is normal

HE1_ram_address[0]_lut_out = HE1_i1063 # HE1L61Q & HE1L472 # !HE1L61Q & HE1L833;
HE1_ram_address[0] = DFFE(HE1_ram_address[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1L702 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1297~174
--operation mode is normal

HE1L702 = HE1_ram_address[0] & HE1_ram_header_we & HE1_header_write # !HE1_ram_address[0] & !HE1_header_write & GE1_ram_wr_en;


--HE1_ram_address_header[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[2]
--operation mode is normal

HE1_ram_address_header[2]_lut_out = HE1L622 & (HE1_ram_address_header[2] # HE1L752 & HE1L91Q) # !HE1L622 & HE1L752 & HE1L91Q;
HE1_ram_address_header[2] = DFFE(HE1_ram_address_header[2]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1L123 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10858
--operation mode is normal

HE1L123 = HE1_ram_address_header[2] & (HE1_ram_address[2] # HE1_header_write) # !HE1_ram_address_header[2] & HE1_ram_address[2] & !HE1_header_write;


--HE1_ram_address_header[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[3]
--operation mode is normal

HE1_ram_address_header[3]_lut_out = HE1L622 & (HE1_ram_address_header[3] # HE1L952 & HE1L91Q) # !HE1L622 & HE1L952 & HE1L91Q;
HE1_ram_address_header[3] = DFFE(HE1_ram_address_header[3]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1L223 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10860
--operation mode is normal

HE1L223 = HE1_ram_address_header[3] & (HE1_ram_address[3] # HE1_header_write) # !HE1_ram_address_header[3] & HE1_ram_address[3] & !HE1_header_write;


--HE1_ram_address_header[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[4]
--operation mode is normal

HE1_ram_address_header[4]_lut_out = HE1L622 & (HE1_ram_address_header[4] # HE1L162 & HE1L91Q) # !HE1L622 & HE1L162 & HE1L91Q;
HE1_ram_address_header[4] = DFFE(HE1_ram_address_header[4]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1L323 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10862
--operation mode is normal

HE1L323 = HE1_ram_address_header[4] & (HE1_ram_address[4] # HE1_header_write) # !HE1_ram_address_header[4] & HE1_ram_address[4] & !HE1_header_write;


--HE1_ram_address_header[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[5]
--operation mode is normal

HE1_ram_address_header[5]_lut_out = HE1L622 & (HE1_ram_address_header[5] # HE1L362 & HE1L91Q) # !HE1L622 & HE1L362 & HE1L91Q;
HE1_ram_address_header[5] = DFFE(HE1_ram_address_header[5]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1L423 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10864
--operation mode is normal

HE1L423 = HE1_ram_address_header[5] & (HE1_ram_address[5] # HE1_header_write) # !HE1_ram_address_header[5] & HE1_ram_address[5] & !HE1_header_write;


--HE1_ram_address_header[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[6]
--operation mode is normal

HE1_ram_address_header[6]_lut_out = HE1L622 & (HE1_ram_address_header[6] # HE1L562 & HE1L91Q) # !HE1L622 & HE1L562 & HE1L91Q;
HE1_ram_address_header[6] = DFFE(HE1_ram_address_header[6]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1L523 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10866
--operation mode is normal

HE1L523 = HE1_ram_address_header[6] & (HE1_ram_address[6] # HE1_header_write) # !HE1_ram_address_header[6] & HE1_ram_address[6] & !HE1_header_write;


--HE1_ram_address_header[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[7]
--operation mode is normal

HE1_ram_address_header[7]_lut_out = HE1L622 & (HE1_ram_address_header[7] # HE1L762 & HE1L91Q) # !HE1L622 & HE1L762 & HE1L91Q;
HE1_ram_address_header[7] = DFFE(HE1_ram_address_header[7]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1L623 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10868
--operation mode is normal

HE1L623 = HE1_ram_address_header[7] & (HE1_ram_address[7] # HE1_header_write) # !HE1_ram_address_header[7] & HE1_ram_address[7] & !HE1_header_write;


--HE1_ram_address_header[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[8]
--operation mode is normal

HE1_ram_address_header[8]_lut_out = HE1L622 & (HE1_ram_address_header[8] # HE1L962 & HE1L91Q) # !HE1L622 & HE1L962 & HE1L91Q;
HE1_ram_address_header[8] = DFFE(HE1_ram_address_header[8]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1L723 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10870
--operation mode is normal

HE1L723 = HE1_ram_address_header[8] & (HE1_ram_address[8] # HE1_header_write) # !HE1_ram_address_header[8] & HE1_ram_address[8] & !HE1_header_write;


--HE1_ram_address_header[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[9]
--operation mode is normal

HE1_ram_address_header[9]_lut_out = HE1L622 & (HE1_ram_address_header[9] # HE1L172 & HE1L91Q) # !HE1L622 & HE1L172 & HE1L91Q;
HE1_ram_address_header[9] = DFFE(HE1_ram_address_header[9]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1L823 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10872
--operation mode is normal

HE1L823 = HE1_ram_address_header[9] & (HE1_ram_address[9] # HE1_header_write) # !HE1_ram_address_header[9] & HE1_ram_address[9] & !HE1_header_write;


--HE1_ram_address_header[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[10]
--operation mode is normal

HE1_ram_address_header[10]_lut_out = HE1L622 & (HE1_ram_address_header[10] # HE1L372 & HE1L91Q) # !HE1L622 & HE1L372 & HE1L91Q;
HE1_ram_address_header[10] = DFFE(HE1_ram_address_header[10]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1L923 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10874
--operation mode is normal

HE1L923 = HE1_ram_address_header[10] & (HE1_ram_address[10] # HE1_header_write) # !HE1_ram_address_header[10] & HE1_ram_address[10] & !HE1_header_write;


--HE2_ram_data_hdr_dly[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[0]
--operation mode is normal

HE2_ram_data_hdr_dly[0]_lut_out = HE2_ram_data_hdr[0] & !HE2L81Q;
HE2_ram_data_hdr_dly[0] = DFFE(HE2_ram_data_hdr_dly[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_h_compr_data[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[0]
--operation mode is normal

GE2_h_compr_data[0]_lut_out = GE2_ring_init & (GE2_ring_rd_en_dly & GE2L086 # !GE2_ring_rd_en_dly & GE2_h_compr_data[0]);
GE2_h_compr_data[0] = DFFE(GE2_h_compr_data[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_header_write is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_write
--operation mode is normal

HE2_header_write_lut_out = HE2L543 # HE2L81Q # HE2L91Q & !HE2L232;
HE2_header_write = DFFE(HE2_header_write_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2_ram_address[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[1]
--operation mode is normal

HE2_ram_address[1]_lut_out = HE2_i1063 # HE2L61Q & HE2L582 # !HE2L61Q & HE2L643;
HE2_ram_address[1] = DFFE(HE2_ram_address[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_header_we is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_header_we
--operation mode is normal

HE2_ram_header_we_lut_out = !HE2_ram_header_we & HE2L91Q;
HE2_ram_header_we = DFFE(HE2_ram_header_we_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_address[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address[0]
--operation mode is normal

HE2_ram_address[0]_lut_out = HE2_i1063 # HE2L61Q & HE2L382 # !HE2L61Q & HE2L743;
HE2_ram_address[0] = DFFE(HE2_ram_address[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2L612 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1297~174
--operation mode is normal

HE2L612 = HE2_ram_address[0] & HE2_ram_header_we & HE2_header_write # !HE2_ram_address[0] & !HE2_header_write & GE2_ram_wr_en;


--HE2_ram_address_header[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[2]
--operation mode is normal

HE2_ram_address_header[2]_lut_out = HE2L432 & (HE2_ram_address_header[2] # HE2L662 & HE2L91Q) # !HE2L432 & HE2L662 & HE2L91Q;
HE2_ram_address_header[2] = DFFE(HE2_ram_address_header[2]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2L923 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10785
--operation mode is normal

HE2L923 = HE2_ram_address_header[2] & (HE2_ram_address[2] # HE2_header_write) # !HE2_ram_address_header[2] & HE2_ram_address[2] & !HE2_header_write;


--HE2_ram_address_header[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[3]
--operation mode is normal

HE2_ram_address_header[3]_lut_out = HE2L432 & (HE2_ram_address_header[3] # HE2L862 & HE2L91Q) # !HE2L432 & HE2L862 & HE2L91Q;
HE2_ram_address_header[3] = DFFE(HE2_ram_address_header[3]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2L033 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10787
--operation mode is normal

HE2L033 = HE2_ram_address_header[3] & (HE2_ram_address[3] # HE2_header_write) # !HE2_ram_address_header[3] & HE2_ram_address[3] & !HE2_header_write;


--HE2_ram_address_header[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[4]
--operation mode is normal

HE2_ram_address_header[4]_lut_out = HE2L432 & (HE2_ram_address_header[4] # HE2L072 & HE2L91Q) # !HE2L432 & HE2L072 & HE2L91Q;
HE2_ram_address_header[4] = DFFE(HE2_ram_address_header[4]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2L133 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10789
--operation mode is normal

HE2L133 = HE2_ram_address_header[4] & (HE2_ram_address[4] # HE2_header_write) # !HE2_ram_address_header[4] & HE2_ram_address[4] & !HE2_header_write;


--HE2_ram_address_header[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[5]
--operation mode is normal

HE2_ram_address_header[5]_lut_out = HE2L432 & (HE2_ram_address_header[5] # HE2L272 & HE2L91Q) # !HE2L432 & HE2L272 & HE2L91Q;
HE2_ram_address_header[5] = DFFE(HE2_ram_address_header[5]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2L233 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10791
--operation mode is normal

HE2L233 = HE2_ram_address_header[5] & (HE2_ram_address[5] # HE2_header_write) # !HE2_ram_address_header[5] & HE2_ram_address[5] & !HE2_header_write;


--HE2_ram_address_header[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[6]
--operation mode is normal

HE2_ram_address_header[6]_lut_out = HE2L432 & (HE2_ram_address_header[6] # HE2L472 & HE2L91Q) # !HE2L432 & HE2L472 & HE2L91Q;
HE2_ram_address_header[6] = DFFE(HE2_ram_address_header[6]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2L333 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10793
--operation mode is normal

HE2L333 = HE2_ram_address_header[6] & (HE2_ram_address[6] # HE2_header_write) # !HE2_ram_address_header[6] & HE2_ram_address[6] & !HE2_header_write;


--HE2_ram_address_header[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[7]
--operation mode is normal

HE2_ram_address_header[7]_lut_out = HE2L432 & (HE2_ram_address_header[7] # HE2L672 & HE2L91Q) # !HE2L432 & HE2L672 & HE2L91Q;
HE2_ram_address_header[7] = DFFE(HE2_ram_address_header[7]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2L433 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10795
--operation mode is normal

HE2L433 = HE2_ram_address_header[7] & (HE2_ram_address[7] # HE2_header_write) # !HE2_ram_address_header[7] & HE2_ram_address[7] & !HE2_header_write;


--HE2_ram_address_header[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[8]
--operation mode is normal

HE2_ram_address_header[8]_lut_out = HE2L432 & (HE2_ram_address_header[8] # HE2L872 & HE2L91Q) # !HE2L432 & HE2L872 & HE2L91Q;
HE2_ram_address_header[8] = DFFE(HE2_ram_address_header[8]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2L533 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10797
--operation mode is normal

HE2L533 = HE2_ram_address_header[8] & (HE2_ram_address[8] # HE2_header_write) # !HE2_ram_address_header[8] & HE2_ram_address[8] & !HE2_header_write;


--HE2_ram_address_header[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[9]
--operation mode is normal

HE2_ram_address_header[9]_lut_out = HE2L432 & (HE2_ram_address_header[9] # HE2L082 & HE2L91Q) # !HE2L432 & HE2L082 & HE2L91Q;
HE2_ram_address_header[9] = DFFE(HE2_ram_address_header[9]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2L633 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10799
--operation mode is normal

HE2L633 = HE2_ram_address_header[9] & (HE2_ram_address[9] # HE2_header_write) # !HE2_ram_address_header[9] & HE2_ram_address[9] & !HE2_header_write;


--HE2_ram_address_header[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[10]
--operation mode is normal

HE2_ram_address_header[10]_lut_out = HE2L432 & (HE2_ram_address_header[10] # HE2L282 & HE2L91Q) # !HE2L432 & HE2L282 & HE2L91Q;
HE2_ram_address_header[10] = DFFE(HE2_ram_address_header[10]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2L733 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10801
--operation mode is normal

HE2L733 = HE2_ram_address_header[10] & (HE2_ram_address[10] # HE2_header_write) # !HE2_ram_address_header[10] & HE2_ram_address[10] & !HE2_header_write;


--R62_sset_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sset_path[0]
--operation mode is normal

R62_sset_path[0] = YD1L68Q # YD1L48Q # R62_sload_path[0] # !BE1L9;


--R62_sset_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sset_path[1]
--operation mode is normal

R62_sset_path[1] = YD1L68Q # YD1L48Q # R62_sload_path[1] # !BE1L9;


--R62_sset_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sset_path[2]
--operation mode is normal

R62_sset_path[2] = YD1L68Q # YD1L48Q # R62_sload_path[2] # !BE1L9;


--R62_sset_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sset_path[3]
--operation mode is normal

R62_sset_path[3] = YD1L68Q # YD1L48Q # R62_sload_path[3] # !BE1L9;


--R62_sset_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sset_path[4]
--operation mode is normal

R62_sset_path[4] = YD1L68Q # YD1L48Q # R62_sload_path[4] # !BE1L9;


--R62_sset_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sset_path[5]
--operation mode is normal

R62_sset_path[5] = YD1L68Q # YD1L48Q # R62_sload_path[5] # !BE1L9;


--R62_sset_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sset_path[6]
--operation mode is normal

R62_sset_path[6] = YD1L68Q # YD1L48Q # R62_sload_path[6] # !BE1L9;


--R62_sset_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_10|alt_synch_counter:wysi_counter|sset_path[7]
--operation mode is normal

R62_sset_path[7] = YD1L68Q # YD1L48Q # R62_sload_path[7] # !BE1L9;


--GE1L069 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7770
--operation mode is normal

GE1L069 = R92_counter_cell[2] # R92_counter_cell[3] # R92_counter_cell[4] # R92_counter_cell[5];


--GE1L169 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7771
--operation mode is normal

GE1L169 = R92_counter_cell[6] # R92_counter_cell[7] # R92_counter_cell[8] # !R92_counter_cell[9];


--GE1L269 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7772
--operation mode is normal

GE1L269 = R92_counter_cell[0] # R92_counter_cell[1];


--GE1_fadc_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|fadc_done
--operation mode is normal

GE1_fadc_done_lut_out = GE1L977 # GE1L1311Q # GE1L969 & GE1_fadc_done;
GE1_fadc_done = DFFE(GE1_fadc_done_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE1_i2252 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2252
--operation mode is normal

GE1_i2252 = !GE1_fadc_done & (GE1L069 # GE1L169 # GE1L269);


--GE1_i2239 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2239
--operation mode is normal

GE1_i2239 = GE1L5211Q # GE1L4211Q # !GE1L3211Q;


--R92_sset_path[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|sset_path[2]
--operation mode is normal

R92_sset_path[2] = !GE1_i2239 & !GE1L7311Q & R92_counter_cell[2];


--GE1_i2241 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2241
--operation mode is normal

GE1_i2241 = GE1L5211Q # GE1L4211Q # GE1L7311Q # !GE1L3211Q;


--R92_sset_path[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|sset_path[3]
--operation mode is normal

R92_sset_path[3] = !GE1_i2239 & !GE1L7311Q & R92_counter_cell[3];


--R92_sset_path[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|sset_path[4]
--operation mode is normal

R92_sset_path[4] = !GE1_i2239 & !GE1L7311Q & R92_counter_cell[4];


--R92_sset_path[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|sset_path[5]
--operation mode is normal

R92_sset_path[5] = !GE1_i2239 & !GE1L7311Q & R92_counter_cell[5];


--R92_sset_path[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|sset_path[6]
--operation mode is normal

R92_sset_path[6] = !GE1_i2239 & !GE1L7311Q & R92_counter_cell[6];


--R92_sset_path[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|sset_path[7]
--operation mode is normal

R92_sset_path[7] = !GE1_i2239 & !GE1L7311Q & R92_counter_cell[7];


--R92_sset_path[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|sset_path[8]
--operation mode is normal

R92_sset_path[8] = !GE1_i2239 & !GE1L7311Q & R92_counter_cell[8];


--R23_sset_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[0]
--operation mode is normal

R23_sset_path[0] = YD2L29Q # YD2L09Q # R23_sload_path[0] # !BE2L9;


--R23_sset_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[1]
--operation mode is normal

R23_sset_path[1] = YD2L29Q # YD2L09Q # R23_sload_path[1] # !BE2L9;


--R23_sset_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[2]
--operation mode is normal

R23_sset_path[2] = YD2L29Q # YD2L09Q # R23_sload_path[2] # !BE2L9;


--R23_sset_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[3]
--operation mode is normal

R23_sset_path[3] = YD2L29Q # YD2L09Q # R23_sload_path[3] # !BE2L9;


--R23_sset_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[4]
--operation mode is normal

R23_sset_path[4] = YD2L29Q # YD2L09Q # R23_sload_path[4] # !BE2L9;


--R23_sset_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[5]
--operation mode is normal

R23_sset_path[5] = YD2L29Q # YD2L09Q # R23_sload_path[5] # !BE2L9;


--R23_sset_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[6]
--operation mode is normal

R23_sset_path[6] = YD2L29Q # YD2L09Q # R23_sload_path[6] # !BE2L9;


--R23_sset_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_9|alt_synch_counter:wysi_counter|sset_path[7]
--operation mode is normal

R23_sset_path[7] = YD2L29Q # YD2L09Q # R23_sload_path[7] # !BE2L9;


--GE2L269 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7782
--operation mode is normal

GE2L269 = R53_counter_cell[2] # R53_counter_cell[3] # R53_counter_cell[4] # R53_counter_cell[5];


--GE2L369 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7783
--operation mode is normal

GE2L369 = R53_counter_cell[6] # R53_counter_cell[7] # R53_counter_cell[8] # !R53_counter_cell[9];


--GE2L469 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7784
--operation mode is normal

GE2L469 = R53_counter_cell[0] # R53_counter_cell[1];


--GE2_fadc_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|fadc_done
--operation mode is normal

GE2_fadc_done_lut_out = GE2L187 # GE2L3311Q # GE2L179 & GE2_fadc_done;
GE2_fadc_done = DFFE(GE2_fadc_done_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE2_i2252 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2252
--operation mode is normal

GE2_i2252 = !GE2_fadc_done & (GE2L269 # GE2L369 # GE2L469);


--GE2_i2239 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2239
--operation mode is normal

GE2_i2239 = GE2L7211Q # GE2L6211Q # !GE2L5211Q;


--R53_sset_path[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[2]
--operation mode is normal

R53_sset_path[2] = !GE2_i2239 & !GE2L9311Q & R53_counter_cell[2];


--GE2_i2241 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2241
--operation mode is normal

GE2_i2241 = GE2L7211Q # GE2L6211Q # GE2L9311Q # !GE2L5211Q;


--R53_sset_path[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[3]
--operation mode is normal

R53_sset_path[3] = !GE2_i2239 & !GE2L9311Q & R53_counter_cell[3];


--R53_sset_path[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[4]
--operation mode is normal

R53_sset_path[4] = !GE2_i2239 & !GE2L9311Q & R53_counter_cell[4];


--R53_sset_path[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[5]
--operation mode is normal

R53_sset_path[5] = !GE2_i2239 & !GE2L9311Q & R53_counter_cell[5];


--R53_sset_path[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[6]
--operation mode is normal

R53_sset_path[6] = !GE2_i2239 & !GE2L9311Q & R53_counter_cell[6];


--R53_sset_path[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[7]
--operation mode is normal

R53_sset_path[7] = !GE2_i2239 & !GE2L9311Q & R53_counter_cell[7];


--R53_sset_path[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[8]
--operation mode is normal

R53_sset_path[8] = !GE2_i2239 & !GE2L9311Q & R53_counter_cell[8];


--TD1L15Q is daq:inst_daq|trigger:inst_trigger|trigger_word[1]~reg0
--operation mode is normal

TD1L15Q_lut_out = TD1_discMPE;
TD1L15Q = DFFE(TD1L15Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NC81_q[1] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[1]
NC81_q[1]_data_in = DF1_MASTERHWDATA[1];
NC81_q[1]_write_enable = L1_i16215;
NC81_q[1]_clock_0 = GLOBAL(UE1_outclock0);
NC81_q[1]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC81_q[1]_read_address = RD_ADDR(CE1_readout_cnt[0], CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1]);
NC81_q[1] = MEMORY_SEGMENT(NC81_q[1]_data_in, NC81_q[1]_write_enable, NC81_q[1]_clock_0, , , , , , VCC, NC81_q[1]_write_address, NC81_q[1]_read_address);


--DE1_i5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i5
--operation mode is normal

DE1_i5 = CE1L11Q $ CE1L01Q $ CE1L31Q;


--DE1_i8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i8
--operation mode is normal

DE1_i8 = CE1L9Q $ CE1L8Q $ CE1L7Q $ DE1_i5;


--DE1_i11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i11
--operation mode is normal

DE1_i11 = CE1L6Q $ CE1L5Q $ CE1L4Q $ DE1_i8;


--NC91_q[1] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[1]
NC91_q[1]_data_in = DF1_MASTERHWDATA[1];
NC91_q[1]_write_enable = L1_i16276;
NC91_q[1]_clock_0 = GLOBAL(UE1_outclock0);
NC91_q[1]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC91_q[1]_read_address = RD_ADDR(CE2_readout_cnt[0], CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1]);
NC91_q[1] = MEMORY_SEGMENT(NC91_q[1]_data_in, NC91_q[1]_write_enable, NC91_q[1]_clock_0, , , , , , VCC, NC91_q[1]_write_address, NC91_q[1]_read_address);


--DE2_i5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i5
--operation mode is normal

DE2_i5 = CE2L11Q $ CE2L01Q $ CE2L31Q;


--DE2_i8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i8
--operation mode is normal

DE2_i8 = CE2L9Q $ CE2L8Q $ CE2L7Q $ DE2_i5;


--DE2_i11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i11
--operation mode is normal

DE2_i11 = CE2L6Q $ CE2L5Q $ CE2L4Q $ DE2_i8;


--HE1_ram_data_hdr_dly[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[1]
--operation mode is normal

HE1_ram_data_hdr_dly[1]_lut_out = HE1_ram_data_hdr[1] & !HE1L81Q;
HE1_ram_data_hdr_dly[1] = DFFE(HE1_ram_data_hdr_dly[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_h_compr_data[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[1]
--operation mode is normal

GE1_h_compr_data[1]_lut_out = GE1_ring_init & (GE1_ring_rd_en_dly & GE1L476 # !GE1_ring_rd_en_dly & GE1_h_compr_data[1]);
GE1_h_compr_data[1] = DFFE(GE1_h_compr_data[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_hdr_dly[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[1]
--operation mode is normal

HE2_ram_data_hdr_dly[1]_lut_out = HE2_ram_data_hdr[1] & !HE2L81Q;
HE2_ram_data_hdr_dly[1] = DFFE(HE2_ram_data_hdr_dly[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_h_compr_data[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[1]
--operation mode is normal

GE2_h_compr_data[1]_lut_out = GE2_ring_init & (GE2_ring_rd_en_dly & GE2L776 # !GE2_ring_rd_en_dly & GE2_h_compr_data[1]);
GE2_h_compr_data[1] = DFFE(GE2_h_compr_data[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--NC81_q[2] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[2]
NC81_q[2]_data_in = DF1_MASTERHWDATA[2];
NC81_q[2]_write_enable = L1_i16215;
NC81_q[2]_clock_0 = GLOBAL(UE1_outclock0);
NC81_q[2]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC81_q[2]_read_address = RD_ADDR(CE1_readout_cnt[0], CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1]);
NC81_q[2] = MEMORY_SEGMENT(NC81_q[2]_data_in, NC81_q[2]_write_enable, NC81_q[2]_clock_0, , , , , , VCC, NC81_q[2]_write_address, NC81_q[2]_read_address);


--DE1_i4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i4
--operation mode is normal

DE1_i4 = CE1L11Q $ CE1L31Q;


--DE1_i7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i7
--operation mode is normal

DE1_i7 = CE1L9Q $ CE1L8Q $ CE1L01Q $ DE1_i4;


--DE1_i10 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i10
--operation mode is normal

DE1_i10 = CE1L7Q $ CE1L6Q $ CE1L5Q $ DE1_i7;


--NC91_q[2] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[2]
NC91_q[2]_data_in = DF1_MASTERHWDATA[2];
NC91_q[2]_write_enable = L1_i16276;
NC91_q[2]_clock_0 = GLOBAL(UE1_outclock0);
NC91_q[2]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC91_q[2]_read_address = RD_ADDR(CE2_readout_cnt[0], CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1]);
NC91_q[2] = MEMORY_SEGMENT(NC91_q[2]_data_in, NC91_q[2]_write_enable, NC91_q[2]_clock_0, , , , , , VCC, NC91_q[2]_write_address, NC91_q[2]_read_address);


--DE2_i4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i4
--operation mode is normal

DE2_i4 = CE2L11Q $ CE2L31Q;


--DE2_i7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i7
--operation mode is normal

DE2_i7 = CE2L9Q $ CE2L8Q $ CE2L01Q $ DE2_i4;


--DE2_i10 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i10
--operation mode is normal

DE2_i10 = CE2L7Q $ CE2L6Q $ CE2L5Q $ DE2_i7;


--HE1_ram_data_hdr_dly[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[2]
--operation mode is normal

HE1_ram_data_hdr_dly[2]_lut_out = HE1_ram_data_hdr[2] & !HE1L81Q;
HE1_ram_data_hdr_dly[2] = DFFE(HE1_ram_data_hdr_dly[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_h_compr_data[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[2]
--operation mode is normal

GE1_h_compr_data[2]_lut_out = GE1_ring_init & (GE1_ring_rd_en_dly & GE1L176 # !GE1_ring_rd_en_dly & GE1_h_compr_data[2]);
GE1_h_compr_data[2] = DFFE(GE1_h_compr_data[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_hdr_dly[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[2]
--operation mode is normal

HE2_ram_data_hdr_dly[2]_lut_out = HE2_ram_data_hdr[2] & !HE2L81Q;
HE2_ram_data_hdr_dly[2] = DFFE(HE2_ram_data_hdr_dly[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_h_compr_data[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[2]
--operation mode is normal

GE2_h_compr_data[2]_lut_out = GE2_ring_init & (GE2_ring_rd_en_dly & GE2L476 # !GE2_ring_rd_en_dly & GE2_h_compr_data[2]);
GE2_h_compr_data[2] = DFFE(GE2_h_compr_data[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--NC81_q[3] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[3]
NC81_q[3]_data_in = DF1_MASTERHWDATA[3];
NC81_q[3]_write_enable = L1_i16215;
NC81_q[3]_clock_0 = GLOBAL(UE1_outclock0);
NC81_q[3]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC81_q[3]_read_address = RD_ADDR(CE1_readout_cnt[0], CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1]);
NC81_q[3] = MEMORY_SEGMENT(NC81_q[3]_data_in, NC81_q[3]_write_enable, NC81_q[3]_clock_0, , , , , , VCC, NC81_q[3]_write_address, NC81_q[3]_read_address);


--NC91_q[3] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[3]
NC91_q[3]_data_in = DF1_MASTERHWDATA[3];
NC91_q[3]_write_enable = L1_i16276;
NC91_q[3]_clock_0 = GLOBAL(UE1_outclock0);
NC91_q[3]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC91_q[3]_read_address = RD_ADDR(CE2_readout_cnt[0], CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1]);
NC91_q[3] = MEMORY_SEGMENT(NC91_q[3]_data_in, NC91_q[3]_write_enable, NC91_q[3]_clock_0, , , , , , VCC, NC91_q[3]_write_address, NC91_q[3]_read_address);


--HE1_ram_data_hdr_dly[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[3]
--operation mode is normal

HE1_ram_data_hdr_dly[3]_lut_out = HE1_ram_data_hdr[3] & !HE1L81Q;
HE1_ram_data_hdr_dly[3] = DFFE(HE1_ram_data_hdr_dly[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_h_compr_data[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[3]
--operation mode is normal

GE1_h_compr_data[3]_lut_out = GE1_ring_init & (GE1_ring_rd_en_dly & GE1L866 # !GE1_ring_rd_en_dly & GE1_h_compr_data[3]);
GE1_h_compr_data[3] = DFFE(GE1_h_compr_data[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_hdr_dly[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[3]
--operation mode is normal

HE2_ram_data_hdr_dly[3]_lut_out = HE2_ram_data_hdr[3] & !HE2L81Q;
HE2_ram_data_hdr_dly[3] = DFFE(HE2_ram_data_hdr_dly[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_h_compr_data[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[3]
--operation mode is normal

GE2_h_compr_data[3]_lut_out = GE2_ring_init & (GE2_ring_rd_en_dly & GE2L176 # !GE2_ring_rd_en_dly & GE2_h_compr_data[3]);
GE2_h_compr_data[3] = DFFE(GE2_h_compr_data[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--NC81_q[4] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[4]
NC81_q[4]_data_in = DF1_MASTERHWDATA[4];
NC81_q[4]_write_enable = L1_i16215;
NC81_q[4]_clock_0 = GLOBAL(UE1_outclock0);
NC81_q[4]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC81_q[4]_read_address = RD_ADDR(CE1_readout_cnt[0], CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1]);
NC81_q[4] = MEMORY_SEGMENT(NC81_q[4]_data_in, NC81_q[4]_write_enable, NC81_q[4]_clock_0, , , , , , VCC, NC81_q[4]_write_address, NC81_q[4]_read_address);


--NC91_q[4] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[4]
NC91_q[4]_data_in = DF1_MASTERHWDATA[4];
NC91_q[4]_write_enable = L1_i16276;
NC91_q[4]_clock_0 = GLOBAL(UE1_outclock0);
NC91_q[4]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC91_q[4]_read_address = RD_ADDR(CE2_readout_cnt[0], CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1]);
NC91_q[4] = MEMORY_SEGMENT(NC91_q[4]_data_in, NC91_q[4]_write_enable, NC91_q[4]_clock_0, , , , , , VCC, NC91_q[4]_write_address, NC91_q[4]_read_address);


--HE1_ram_data_hdr_dly[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[4]
--operation mode is normal

HE1_ram_data_hdr_dly[4]_lut_out = HE1_ram_data_hdr[4] & !HE1L81Q;
HE1_ram_data_hdr_dly[4] = DFFE(HE1_ram_data_hdr_dly[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_h_compr_data[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[4]
--operation mode is normal

GE1_h_compr_data[4]_lut_out = GE1_ring_init & (GE1_ring_rd_en_dly & GE1L566 # !GE1_ring_rd_en_dly & GE1_h_compr_data[4]);
GE1_h_compr_data[4] = DFFE(GE1_h_compr_data[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_hdr_dly[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[4]
--operation mode is normal

HE2_ram_data_hdr_dly[4]_lut_out = HE2_ram_data_hdr[4] & !HE2L81Q;
HE2_ram_data_hdr_dly[4] = DFFE(HE2_ram_data_hdr_dly[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_h_compr_data[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[4]
--operation mode is normal

GE2_h_compr_data[4]_lut_out = GE2_ring_init & (GE2_ring_rd_en_dly & GE2L866 # !GE2_ring_rd_en_dly & GE2_h_compr_data[4]);
GE2_h_compr_data[4] = DFFE(GE2_h_compr_data[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--NC81_q[5] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[5]
NC81_q[5]_data_in = DF1_MASTERHWDATA[5];
NC81_q[5]_write_enable = L1_i16215;
NC81_q[5]_clock_0 = GLOBAL(UE1_outclock0);
NC81_q[5]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC81_q[5]_read_address = RD_ADDR(CE1_readout_cnt[0], CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1]);
NC81_q[5] = MEMORY_SEGMENT(NC81_q[5]_data_in, NC81_q[5]_write_enable, NC81_q[5]_clock_0, , , , , , VCC, NC81_q[5]_write_address, NC81_q[5]_read_address);


--NC91_q[5] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[5]
NC91_q[5]_data_in = DF1_MASTERHWDATA[5];
NC91_q[5]_write_enable = L1_i16276;
NC91_q[5]_clock_0 = GLOBAL(UE1_outclock0);
NC91_q[5]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC91_q[5]_read_address = RD_ADDR(CE2_readout_cnt[0], CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1]);
NC91_q[5] = MEMORY_SEGMENT(NC91_q[5]_data_in, NC91_q[5]_write_enable, NC91_q[5]_clock_0, , , , , , VCC, NC91_q[5]_write_address, NC91_q[5]_read_address);


--HE1_ram_data_hdr_dly[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[5]
--operation mode is normal

HE1_ram_data_hdr_dly[5]_lut_out = HE1_ram_data_hdr[5] & !HE1L81Q;
HE1_ram_data_hdr_dly[5] = DFFE(HE1_ram_data_hdr_dly[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_h_compr_data[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[5]
--operation mode is normal

GE1_h_compr_data[5]_lut_out = GE1_ring_init & (GE1_ring_rd_en_dly & GE1L266 # !GE1_ring_rd_en_dly & GE1_h_compr_data[5]);
GE1_h_compr_data[5] = DFFE(GE1_h_compr_data[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_hdr_dly[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[5]
--operation mode is normal

HE2_ram_data_hdr_dly[5]_lut_out = HE2_ram_data_hdr[5] & !HE2L81Q;
HE2_ram_data_hdr_dly[5] = DFFE(HE2_ram_data_hdr_dly[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_h_compr_data[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[5]
--operation mode is normal

GE2_h_compr_data[5]_lut_out = GE2_ring_init & (GE2_ring_rd_en_dly & GE2L566 # !GE2_ring_rd_en_dly & GE2_h_compr_data[5]);
GE2_h_compr_data[5] = DFFE(GE2_h_compr_data[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--NC81_q[6] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[6]
NC81_q[6]_data_in = DF1_MASTERHWDATA[6];
NC81_q[6]_write_enable = L1_i16215;
NC81_q[6]_clock_0 = GLOBAL(UE1_outclock0);
NC81_q[6]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC81_q[6]_read_address = RD_ADDR(CE1_readout_cnt[0], CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1]);
NC81_q[6] = MEMORY_SEGMENT(NC81_q[6]_data_in, NC81_q[6]_write_enable, NC81_q[6]_clock_0, , , , , , VCC, NC81_q[6]_write_address, NC81_q[6]_read_address);


--NC91_q[6] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[6]
NC91_q[6]_data_in = DF1_MASTERHWDATA[6];
NC91_q[6]_write_enable = L1_i16276;
NC91_q[6]_clock_0 = GLOBAL(UE1_outclock0);
NC91_q[6]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC91_q[6]_read_address = RD_ADDR(CE2_readout_cnt[0], CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1]);
NC91_q[6] = MEMORY_SEGMENT(NC91_q[6]_data_in, NC91_q[6]_write_enable, NC91_q[6]_clock_0, , , , , , VCC, NC91_q[6]_write_address, NC91_q[6]_read_address);


--HE1_ram_data_hdr_dly[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[6]
--operation mode is normal

HE1_ram_data_hdr_dly[6]_lut_out = HE1_ram_data_hdr[6] & !HE1L81Q;
HE1_ram_data_hdr_dly[6] = DFFE(HE1_ram_data_hdr_dly[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_h_compr_data[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[6]
--operation mode is normal

GE1_h_compr_data[6]_lut_out = GE1L956 # GE1_ring_init & GE1_h_compr_data[6] & !GE1_ring_rd_en_dly;
GE1_h_compr_data[6] = DFFE(GE1_h_compr_data[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_hdr_dly[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[6]
--operation mode is normal

HE2_ram_data_hdr_dly[6]_lut_out = HE2_ram_data_hdr[6] & !HE2L81Q;
HE2_ram_data_hdr_dly[6] = DFFE(HE2_ram_data_hdr_dly[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_h_compr_data[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[6]
--operation mode is normal

GE2_h_compr_data[6]_lut_out = GE2L266 # GE2_ring_init & GE2_h_compr_data[6] & !GE2_ring_rd_en_dly;
GE2_h_compr_data[6] = DFFE(GE2_h_compr_data[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--NC81_q[7] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[7]
NC81_q[7]_data_in = DF1_MASTERHWDATA[7];
NC81_q[7]_write_enable = L1_i16215;
NC81_q[7]_clock_0 = GLOBAL(UE1_outclock0);
NC81_q[7]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC81_q[7]_read_address = RD_ADDR(CE1_readout_cnt[0], CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1]);
NC81_q[7] = MEMORY_SEGMENT(NC81_q[7]_data_in, NC81_q[7]_write_enable, NC81_q[7]_clock_0, , , , , , VCC, NC81_q[7]_write_address, NC81_q[7]_read_address);


--NC91_q[7] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[7]
NC91_q[7]_data_in = DF1_MASTERHWDATA[7];
NC91_q[7]_write_enable = L1_i16276;
NC91_q[7]_clock_0 = GLOBAL(UE1_outclock0);
NC91_q[7]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC91_q[7]_read_address = RD_ADDR(CE2_readout_cnt[0], CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1]);
NC91_q[7] = MEMORY_SEGMENT(NC91_q[7]_data_in, NC91_q[7]_write_enable, NC91_q[7]_clock_0, , , , , , VCC, NC91_q[7]_write_address, NC91_q[7]_read_address);


--HE1_ram_data_hdr_dly[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[7]
--operation mode is normal

HE1_ram_data_hdr_dly[7]_lut_out = HE1_ram_data_hdr[7] & !HE1L81Q;
HE1_ram_data_hdr_dly[7] = DFFE(HE1_ram_data_hdr_dly[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_h_compr_data[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[7]
--operation mode is normal

GE1_h_compr_data[7]_lut_out = GE1L456 # GE1L876 & (GE1L556 # GE1L656);
GE1_h_compr_data[7] = DFFE(GE1_h_compr_data[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_ram_data_hdr_dly[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr_dly[7]
--operation mode is normal

HE2_ram_data_hdr_dly[7]_lut_out = HE2_ram_data_hdr[7] & !HE2L81Q;
HE2_ram_data_hdr_dly[7] = DFFE(HE2_ram_data_hdr_dly[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_h_compr_data[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|h_compr_data[7]
--operation mode is normal

GE2_h_compr_data[7]_lut_out = GE2L756 # GE2L186 & (GE2L856 # GE2L956);
GE2_h_compr_data[7] = DFFE(GE2_h_compr_data[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--NC81_q[8] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[8]
NC81_q[8]_data_in = DF1_MASTERHWDATA[8];
NC81_q[8]_write_enable = L1_i16215;
NC81_q[8]_clock_0 = GLOBAL(UE1_outclock0);
NC81_q[8]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC81_q[8]_read_address = RD_ADDR(CE1_readout_cnt[0], CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1]);
NC81_q[8] = MEMORY_SEGMENT(NC81_q[8]_data_in, NC81_q[8]_write_enable, NC81_q[8]_clock_0, , , , , , VCC, NC81_q[8]_write_address, NC81_q[8]_read_address);


--NC91_q[8] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[8]
NC91_q[8]_data_in = DF1_MASTERHWDATA[8];
NC91_q[8]_write_enable = L1_i16276;
NC91_q[8]_clock_0 = GLOBAL(UE1_outclock0);
NC91_q[8]_write_address = WR_ADDR(VE1L53Q, VE1L63Q, VE1L73Q, VE1L83Q, VE1L93Q, VE1L04Q, VE1L14Q, VE1L24Q, VE1L34Q);
NC91_q[8]_read_address = RD_ADDR(CE2_readout_cnt[0], CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1]);
NC91_q[8] = MEMORY_SEGMENT(NC91_q[8]_data_in, NC91_q[8]_write_enable, NC91_q[8]_clock_0, , , , , , VCC, NC91_q[8]_write_address, NC91_q[8]_read_address);


--HE1L802 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1299~51
--operation mode is normal

HE1L802 = HE1_ram_header_we & HE1_header_write & !HE1_ram_address[0];


--HE1L902 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i1299~52
--operation mode is normal

HE1L902 = HE1_ram_address[0] & GE1_ram_wr_en & !HE1_header_write;


--HE2L712 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1299~51
--operation mode is normal

HE2L712 = HE2_ram_header_we & HE2_header_write & !HE2_ram_address[0];


--HE2L812 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i1299~52
--operation mode is normal

HE2L812 = HE2_ram_address[0] & GE2_ram_wr_en & !HE2_header_write;


--XD1_header_1.deadtime[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.deadtime[15]
--operation mode is normal

XD1_header_1.deadtime[15]_lut_out = R52_sload_path[15];
XD1_header_1.deadtime[15] = DFFE(XD1_header_1.deadtime[15]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.deadtime[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.deadtime[15]
--operation mode is normal

XD1_header_0.deadtime[15]_lut_out = R52_sload_path[15];
XD1_header_0.deadtime[15] = DFFE(XD1_header_0.deadtime[15]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--SD1L321 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1013
--operation mode is normal

SD1L321 = XD1_header_1.deadtime[15] & (XD1_header_0.deadtime[15] # XD1_rd_ptr[0]) # !XD1_header_1.deadtime[15] & XD1_header_0.deadtime[15] & !XD1_rd_ptr[0];


--XD2_header_1.deadtime[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.deadtime[15]
--operation mode is normal

XD2_header_1.deadtime[15]_lut_out = R13_sload_path[15];
XD2_header_1.deadtime[15] = DFFE(XD2_header_1.deadtime[15]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.deadtime[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.deadtime[15]
--operation mode is normal

XD2_header_0.deadtime[15]_lut_out = R13_sload_path[15];
XD2_header_0.deadtime[15] = DFFE(XD2_header_0.deadtime[15]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--SD1L421 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1014
--operation mode is normal

SD1L421 = XD2_header_1.deadtime[15] & (XD2_header_0.deadtime[15] # XD2_rd_ptr[0]) # !XD2_header_1.deadtime[15] & XD2_header_0.deadtime[15] & !XD2_rd_ptr[0];


--SD1L521 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1015
--operation mode is normal

SD1L521 = SD1L321 & (SD1L421 # SD1_AnB) # !SD1L321 & SD1L421 & !SD1_AnB;


--NC6_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[15]
NC6_q[15]_data_in = ~GND;
NC6_q[15]_write_enable = XD1_i1250;
NC6_q[15]_clock_0 = GLOBAL(UE1_outclock1);
NC6_q[15]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC6_q[15]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC6_q[15] = MEMORY_SEGMENT(NC6_q[15]_data_in, NC6_q[15]_write_enable, NC6_q[15]_clock_0, , , , , , VCC, NC6_q[15]_write_address, NC6_q[15]_read_address);


--NC41_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[15]
NC41_q[15]_data_in = ~GND;
NC41_q[15]_write_enable = XD2_i1250;
NC41_q[15]_clock_0 = GLOBAL(UE1_outclock1);
NC41_q[15]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC41_q[15]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC41_q[15] = MEMORY_SEGMENT(NC41_q[15]_data_in, NC41_q[15]_write_enable, NC41_q[15]_clock_0, , , , , , VCC, NC41_q[15]_write_address, NC41_q[15]_read_address);


--SD1L621 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1016
--operation mode is normal

SD1L621 = NC6_q[15] & (NC41_q[15] # SD1_AnB) # !NC6_q[15] & NC41_q[15] & !SD1_AnB;


--NC4_q[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[7]
NC4_q[7]_data_in = HE1_ram_data_in[7];
NC4_q[7]_write_enable = HE1_ram_we2;
NC4_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC4_q[7]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC4_q[7]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC4_q[7] = MEMORY_SEGMENT(NC4_q[7]_data_in, NC4_q[7]_write_enable, NC4_q[7]_clock_0, , , , , , VCC, NC4_q[7]_write_address, NC4_q[7]_read_address);


--NC21_q[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram2|altdpram:altdpram_component|q[7]
NC21_q[7]_data_in = HE2_ram_data_in[7];
NC21_q[7]_write_enable = HE2_ram_we2;
NC21_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC21_q[7]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC21_q[7]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC21_q[7] = MEMORY_SEGMENT(NC21_q[7]_data_in, NC21_q[7]_write_enable, NC21_q[7]_clock_0, , , , , , VCC, NC21_q[7]_write_address, NC21_q[7]_read_address);


--SD1L721 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1017
--operation mode is normal

SD1L721 = SD1_AnB & NC4_q[7] # !SD1_AnB & NC21_q[7] # !SD1L244Q;


--SD1L821 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1018
--operation mode is normal

SD1L821 = !SD1L924Q & (SD1L034Q & SD1L621 # !SD1L034Q & SD1L721);


--NC8_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[15]
NC8_q[15]_data_in = ~GND;
NC8_q[15]_write_enable = XD1_i1271;
NC8_q[15]_clock_0 = GLOBAL(UE1_outclock1);
NC8_q[15]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC8_q[15]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC8_q[15] = MEMORY_SEGMENT(NC8_q[15]_data_in, NC8_q[15]_write_enable, NC8_q[15]_clock_0, , , , , , VCC, NC8_q[15]_write_address, NC8_q[15]_read_address);


--NC61_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[15]
NC61_q[15]_data_in = ~GND;
NC61_q[15]_write_enable = XD2_i1271;
NC61_q[15]_clock_0 = GLOBAL(UE1_outclock1);
NC61_q[15]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC61_q[15]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC61_q[15] = MEMORY_SEGMENT(NC61_q[15]_data_in, NC61_q[15]_write_enable, NC61_q[15]_clock_0, , , , , , VCC, NC61_q[15]_write_address, NC61_q[15]_read_address);


--SD1L921 is daq:inst_daq|mem_interface:inst_mem_interface|i1521~1019
--operation mode is normal

SD1L921 = SD1L924Q & (SD1_AnB & NC8_q[15] # !SD1_AnB & NC61_q[15]);


--QD1L18 is daq:inst_daq|ahb_master:inst_ahb_master|i315~1612
--operation mode is normal

QD1L18 = (SD1L824Q & SD1L521 # !SD1L824Q & (SD1L821 # SD1L921)) & CASCADE(QD1L99);


--YD1L37 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~701
--operation mode is normal

YD1L37 = YD1L88Q # YD1L78Q # YD1L58Q;


--YD2L18 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~787
--operation mode is normal

YD2L18 = YD2L49Q # YD2L39Q # YD2L19Q;


--CE1L642 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6873
--operation mode is normal

CE1L642 = !CE1L023Q & !CE1L913Q;


--CE1L742 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6874
--operation mode is normal

CE1L742 = CE1L822 & CE1L242 & CE1L642 & !CE1L713Q;


--CE1L27 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~74
--operation mode is normal

CE1L27 = CE1L413Q # CE1L613Q # !CE1L742 # !CE1L132;


--CE2L27 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~461
--operation mode is normal

CE2L27 = CE2L223Q & CE2_channel[0];


--CE2L842 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6927
--operation mode is normal

CE2L842 = CE2L432 & CE2L822 & CE2L922 & !CE2L713Q;


--CE2L37 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~464
--operation mode is normal

CE2L37 = CE2L223Q & CE2_channel[1];


--QD1L17 is daq:inst_daq|ahb_master:inst_ahb_master|i311~381
--operation mode is normal

QD1L17 = !SD1L524Q & (DF1_SLAVEHREADYO # !QD1L712Q # !QD1L001);


--XD1_header_1.timestamp[47] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[47]
--operation mode is normal

XD1_header_1.timestamp[47]_lut_out = YD1_HEADER_data.timestamp[47]~reg0;
XD1_header_1.timestamp[47] = DFFE(XD1_header_1.timestamp[47]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.timestamp[47] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[47]
--operation mode is normal

XD1_header_0.timestamp[47]_lut_out = YD1_HEADER_data.timestamp[47]~reg0;
XD1_header_0.timestamp[47] = DFFE(XD1_header_0.timestamp[47]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1L722 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i1007~7
--operation mode is normal

XD1L722 = XD1_header_1.timestamp[47] & (XD1_header_0.timestamp[47] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[47] & XD1_header_0.timestamp[47] & !XD1_rd_ptr[0];


--XD2_header_1.timestamp[47] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[47]
--operation mode is normal

XD2_header_1.timestamp[47]_lut_out = YD2_HEADER_data.timestamp[47]~reg0;
XD2_header_1.timestamp[47] = DFFE(XD2_header_1.timestamp[47]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.timestamp[47] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[47]
--operation mode is normal

XD2_header_0.timestamp[47]_lut_out = YD2_HEADER_data.timestamp[47]~reg0;
XD2_header_0.timestamp[47] = DFFE(XD2_header_0.timestamp[47]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2L722 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i1007~7
--operation mode is normal

XD2L722 = XD2_header_1.timestamp[47] & (XD2_header_0.timestamp[47] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[47] & XD2_header_0.timestamp[47] & !XD2_rd_ptr[0];


--QD1L73 is daq:inst_daq|ahb_master:inst_ahb_master|i283~816
--operation mode is normal

QD1L73 = SD1L624Q & (SD1_AnB & XD1L722 # !SD1_AnB & XD2L722);


--NC9_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[15]
NC9_q[15]_data_in = ~GND;
NC9_q[15]_write_enable = XD1L292;
NC9_q[15]_clock_0 = GLOBAL(UE1_outclock1);
NC9_q[15]_write_address = WR_ADDR(R62_sload_path[1], R62_sload_path[2], R62_sload_path[3], R62_sload_path[4], R62_sload_path[5], R62_sload_path[6], R62_sload_path[7], XD1_wr_ptr[0]);
NC9_q[15]_read_address = RD_ADDR(GE1L227, GE1L127, GE1L027, GE1L917, GE1L817, GE1L717, GE1L617, XD1_rd_ptr[0]);
NC9_q[15] = MEMORY_SEGMENT(NC9_q[15]_data_in, NC9_q[15]_write_enable, NC9_q[15]_clock_0, , , , , , VCC, NC9_q[15]_write_address, NC9_q[15]_read_address);


--NC71_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[15]
NC71_q[15]_data_in = ~GND;
NC71_q[15]_write_enable = XD2L192;
NC71_q[15]_clock_0 = GLOBAL(UE1_outclock1);
NC71_q[15]_write_address = WR_ADDR(R23_sload_path[1], R23_sload_path[2], R23_sload_path[3], R23_sload_path[4], R23_sload_path[5], R23_sload_path[6], R23_sload_path[7], XD2_wr_ptr[0]);
NC71_q[15]_read_address = RD_ADDR(GE2L527, GE2L427, GE2L327, GE2L227, GE2L127, GE2L027, GE2L917, XD2_rd_ptr[0]);
NC71_q[15] = MEMORY_SEGMENT(NC71_q[15]_data_in, NC71_q[15]_write_enable, NC71_q[15]_clock_0, , , , , , VCC, NC71_q[15]_write_address, NC71_q[15]_read_address);


--SD1L95 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~450
--operation mode is normal

SD1L95 = SD1L924Q & (SD1_AnB & NC9_q[15] # !SD1_AnB & NC71_q[15]);


--NC7_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[15]
NC7_q[15]_data_in = ~GND;
NC7_q[15]_write_enable = XD1_i1252;
NC7_q[15]_clock_0 = GLOBAL(UE1_outclock1);
NC7_q[15]_write_address = WR_ADDR(CE1_readout_cnt[1], CE1_readout_cnt[2], CE1_readout_cnt[3], CE1_readout_cnt[4], CE1_readout_cnt[5], CE1_readout_cnt[6], CE1_channel[0], CE1_channel[1], XD1_wr_ptr[0]);
NC7_q[15]_read_address = RD_ADDR(GE1L517, GE1L417, GE1L317, GE1L217, GE1L117, GE1L017, GE1L907, GE1L807, XD1_rd_ptr[0]);
NC7_q[15] = MEMORY_SEGMENT(NC7_q[15]_data_in, NC7_q[15]_write_enable, NC7_q[15]_clock_0, , , , , , VCC, NC7_q[15]_write_address, NC7_q[15]_read_address);


--NC51_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[15]
NC51_q[15]_data_in = ~GND;
NC51_q[15]_write_enable = XD2_i1252;
NC51_q[15]_clock_0 = GLOBAL(UE1_outclock1);
NC51_q[15]_write_address = WR_ADDR(CE2_readout_cnt[1], CE2_readout_cnt[2], CE2_readout_cnt[3], CE2_readout_cnt[4], CE2_readout_cnt[5], CE2_readout_cnt[6], CE2_channel[0], CE2_channel[1], XD2_wr_ptr[0]);
NC51_q[15]_read_address = RD_ADDR(GE2L817, GE2L717, GE2L617, GE2L517, GE2L417, GE2L317, GE2L217, GE2L117, XD2_rd_ptr[0]);
NC51_q[15] = MEMORY_SEGMENT(NC51_q[15]_data_in, NC51_q[15]_write_enable, NC51_q[15]_clock_0, , , , , , VCC, NC51_q[15]_write_address, NC51_q[15]_read_address);


--SD1L06 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~451
--operation mode is normal

SD1L06 = NC7_q[15] & (NC51_q[15] # SD1_AnB) # !NC7_q[15] & NC51_q[15] & !SD1_AnB;


--NC2_q[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[7]
NC2_q[7]_data_in = HE1_ram_data_in[7];
NC2_q[7]_write_enable = HE1_ram_we0;
NC2_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC2_q[7]_write_address = WR_ADDR(HE1_ram_address[2], HE1_ram_address[3], HE1_ram_address[4], HE1_ram_address[5], HE1_ram_address[6], HE1_ram_address[7], HE1_ram_address[8], HE1_ram_address[9], HE1_ram_address[10]);
NC2_q[7]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC2_q[7] = MEMORY_SEGMENT(NC2_q[7]_data_in, NC2_q[7]_write_enable, NC2_q[7]_clock_0, , , , , , VCC, NC2_q[7]_write_address, NC2_q[7]_read_address);


--NC01_q[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|compr_ram:compr_ram0|altdpram:altdpram_component|q[7]
NC01_q[7]_data_in = HE2_ram_data_in[7];
NC01_q[7]_write_enable = HE2_ram_we0;
NC01_q[7]_clock_0 = GLOBAL(UE1_outclock1);
NC01_q[7]_write_address = WR_ADDR(HE2_ram_address[2], HE2_ram_address[3], HE2_ram_address[4], HE2_ram_address[5], HE2_ram_address[6], HE2_ram_address[7], HE2_ram_address[8], HE2_ram_address[9], HE2_ram_address[10]);
NC01_q[7]_read_address = RD_ADDR(SD1_rdaddr[0], SD1_rdaddr[1], SD1_rdaddr[2], SD1_rdaddr[3], SD1_rdaddr[4], SD1_rdaddr[5], SD1_rdaddr[6], SD1_rdaddr[7], SD1_rdaddr[8]);
NC01_q[7] = MEMORY_SEGMENT(NC01_q[7]_data_in, NC01_q[7]_write_enable, NC01_q[7]_clock_0, , , , , , VCC, NC01_q[7]_write_address, NC01_q[7]_read_address);


--SD1L16 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~452
--operation mode is normal

SD1L16 = SD1_AnB & NC2_q[7] # !SD1_AnB & NC01_q[7] # !SD1L244Q;


--SD1L26 is daq:inst_daq|mem_interface:inst_mem_interface|i1472~453
--operation mode is normal

SD1L26 = !SD1L924Q & (SD1L034Q & SD1L06 # !SD1L034Q & SD1L16);


--QD1L83 is daq:inst_daq|ahb_master:inst_ahb_master|i283~818
--operation mode is normal

QD1L83 = (QD1L73 # QD1L57 & (SD1L95 # SD1L26)) & CASCADE(QD1L17);


--YD1L47 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~704
--operation mode is normal

YD1L47 = YD1L18Q & !NE1L1Q;


--YD1L57 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~705
--operation mode is normal

YD1L57 = !YD1L78Q & !YD1L58Q;


--YD1L67 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~706
--operation mode is normal

YD1L67 = !YD1_i31 & (YD1L47 # YD1L48Q # !YD1L57);


--YD1L77 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~708
--operation mode is normal

YD1L77 = NE1L1Q & YD1L18Q;


--YD1L87 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~709
--operation mode is normal

YD1L87 = !L1_DAQ_ctrl_local.LC_mode[1] & !L1_DAQ_ctrl_local.LC_mode[0];


--YD1L97 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~710
--operation mode is normal

YD1L97 = YD1L77 & (YD2L47 # YD2L57 # YD1L87);


--J1_RM_daq_disc_old[0] is rate_meters:inst_rate_meters|RM_daq_disc_old[0]
--operation mode is normal

J1_RM_daq_disc_old[0]_lut_out = !TD1_discSPE_pulse & !TD1_discSPE_latch;
J1_RM_daq_disc_old[0] = DFFE(J1_RM_daq_disc_old[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--J1_i354 is rate_meters:inst_rate_meters|i354
--operation mode is normal

J1_i354 = L1_RM_ctrl_local.rm_rate_enable[0] & J1L68 & (TD1_i73 # J1_RM_daq_disc_old[0]);


--J1L76 is rate_meters:inst_rate_meters|i286~0
--operation mode is normal

J1L76 = R14_q[0] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L001 is rate_meters:inst_rate_meters|i418~16
--operation mode is normal

J1L001 = J1_second_cnt[26] # !L1_RM_ctrl_local.rm_rate_enable[1] & !L1_RM_ctrl_local.rm_rate_enable[0];


--L1L3541 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~80
--operation mode is normal

L1L3541 = (L1L823 & L1_i334 & L1_i1583 & L1_i602) & CASCADE(L1L4541);


--J1_RM_daq_disc_old[1] is rate_meters:inst_rate_meters|RM_daq_disc_old[1]
--operation mode is normal

J1_RM_daq_disc_old[1]_lut_out = !TD1_discMPE_pulse & !TD1_discMPE_latch;
J1_RM_daq_disc_old[1] = DFFE(J1_RM_daq_disc_old[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--J1_i289 is rate_meters:inst_rate_meters|i289
--operation mode is normal

J1_i289 = L1_RM_ctrl_local.rm_rate_enable[1] & J1L07 & (TD1_i87 # J1_RM_daq_disc_old[1]);


--J1L53 is rate_meters:inst_rate_meters|i222~0
--operation mode is normal

J1L53 = R04_q[0] & !L1_RM_ctrl_local.rm_rate_enable[1];


--N1L671 is xfer_time:Inst_xfer_time|i~408
--operation mode is normal

N1L671 = !R54_sload_path[15] # !R54_sload_path[14] # !R54_sload_path[13] # !R54_sload_path[0];


--N1L771 is xfer_time:Inst_xfer_time|i~409
--operation mode is normal

N1L771 = !R54_sload_path[12] # !R54_sload_path[11] # !R54_sload_path[10] # !R54_sload_path[9];


--N1L871 is xfer_time:Inst_xfer_time|i~410
--operation mode is normal

N1L871 = !R54_sload_path[8] # !R54_sload_path[7] # !R54_sload_path[6] # !R54_sload_path[5];


--N1L971 is xfer_time:Inst_xfer_time|i~411
--operation mode is normal

N1L971 = !R54_sload_path[4] # !R54_sload_path[3] # !R54_sload_path[2] # !R54_sload_path[1];


--N1L081 is xfer_time:Inst_xfer_time|i~412
--operation mode is normal

N1L081 = N1L671 # N1L771 # N1L871 # N1L971;


--N1_max_cnt[15] is xfer_time:Inst_xfer_time|max_cnt[15]
--operation mode is normal

N1_max_cnt[15]_lut_out = !N1_i5 & (N1L43 & N1L441 # !N1L43 & N1_max_cnt[15]);
N1_max_cnt[15] = DFFE(N1_max_cnt[15]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L7821 is slaveregister:inst_slaveregister|i14862~13
--operation mode is normal

L1L7821 = L1L163 & !L1_i2425 & !VE1L53Q & !VE1L83Q;


--L1L3921 is slaveregister:inst_slaveregister|i14894~27
--operation mode is normal

L1L3921 = L1L952 & L1_i2284 & L1L7821 & L1L1541;


--J1L192 is rate_meters:inst_rate_meters|RM_sn_data_int[0]~27
--operation mode is normal

J1L192 = J1_delay_bit & !J1_sn_t_cnt[0] & !J1_sn_t_cnt[1] & !R34_sload_path[15];


--J1_i598 is rate_meters:inst_rate_meters|i598
--operation mode is normal

J1_i598 = J1_delay_bit & !R34_sload_path[15];


--J1L792 is rate_meters:inst_rate_meters|RM_sn_data_int[4]~57
--operation mode is normal

J1L792 = J1_delay_bit & J1_sn_t_cnt[0] & !R34_sload_path[15];


--T1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|_~88
--operation mode is normal

T1L2 = T1_SND_DRBT & !XC1L26Q & !W1L81Q;


--L1L346 is slaveregister:inst_slaveregister|i5060~780
--operation mode is normal

L1L346 = VE1L93Q & !L1L433 # !VE1L93Q & !L1L233 # !L1L733;


--L1L446 is slaveregister:inst_slaveregister|i5060~782
--operation mode is normal

L1L446 = (L1_i2362 & L1L243 & L1_COMM_ctrl_local.reboot_req # !L1_i2362 & L1_CS_FL_aux_reset_local) & CASCADE(L1L346);


--J1L66 is rate_meters:inst_rate_meters|i285~0
--operation mode is normal

J1L66 = R14_q[1] & !L1_RM_ctrl_local.rm_rate_enable[0];


--ZC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_data_del~66
--operation mode is normal

ZC1L7 = !R91_q[4] & !R91_q[5] & !R91_q[6] & !R91_q[7];


--ZC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_data_del~69
--operation mode is normal

ZC1L8 = (R91_q[0] & !R91_q[1] & !R91_q[2] & !R91_q[3]) & CASCADE(ZC1L7);


--J1L43 is rate_meters:inst_rate_meters|i221~0
--operation mode is normal

J1L43 = R04_q[1] & !L1_RM_ctrl_local.rm_rate_enable[1];


--L1_COMPR_ctrl_local.FADCthres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[2]
--operation mode is normal

L1_COMPR_ctrl_local.FADCthres[2]_lut_out = DF1_MASTERHWDATA[2];
L1_COMPR_ctrl_local.FADCthres[2] = DFFE(L1_COMPR_ctrl_local.FADCthres[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L681);


--L1_COMPR_ctrl_local.ATWDa0thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[2]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa0thres[2]_lut_out = DF1_MASTERHWDATA[2];
L1_COMPR_ctrl_local.ATWDa0thres[2] = DFFE(L1_COMPR_ctrl_local.ATWDa0thres[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L304 is slaveregister:inst_slaveregister|i4802~999
--operation mode is normal

L1L304 = VE1L63Q & L1_COMPR_ctrl_local.ATWDa0thres[2] & !VE1L53Q # !VE1L63Q & L1_COMPR_ctrl_local.FADCthres[2] & VE1L53Q;


--L1L404 is slaveregister:inst_slaveregister|i4802~1000
--operation mode is normal

L1L404 = L1L914 # L1L944 & L1L304 & !L1_i3544;


--L1L504 is slaveregister:inst_slaveregister|i4802~1001
--operation mode is normal

L1L504 = L1_i3270 & VE1L63Q & VE1L53Q & !L1_i3544;

--L1L424 is slaveregister:inst_slaveregister|i4802~1032
--operation mode is normal

L1L424 = L1_i3270 & VE1L63Q & VE1L53Q & !L1_i3544;


--L1_COMPR_ctrl_local.ATWDb2thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[2]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb2thres[2]_lut_out = DF1_MASTERHWDATA[2];
L1_COMPR_ctrl_local.ATWDb2thres[2] = DFFE(L1_COMPR_ctrl_local.ATWDb2thres[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1_COMPR_ctrl_local.ATWDb0thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[2]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb0thres[2]_lut_out = DF1_MASTERHWDATA[2];
L1_COMPR_ctrl_local.ATWDb0thres[2] = DFFE(L1_COMPR_ctrl_local.ATWDb0thres[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L604 is slaveregister:inst_slaveregister|i4802~1002
--operation mode is normal

L1L604 = L1_COMPR_ctrl_local.ATWDb2thres[2] & (L1_COMPR_ctrl_local.ATWDb0thres[2] # VE1L53Q) # !L1_COMPR_ctrl_local.ATWDb2thres[2] & L1_COMPR_ctrl_local.ATWDb0thres[2] & !VE1L53Q;


--L1L704 is slaveregister:inst_slaveregister|i4802~1003
--operation mode is normal

L1L704 = L1L613 & L1L163 & L1L604 & !L1L553;


--N1L3Q is xfer_time:Inst_xfer_time|AHB_load[2]~reg0
--operation mode is normal

N1L3Q_lut_out = !N1_i5 & (N1L43 & N1L811 # !N1L43 & N1_i158);
N1L3Q = DFFE(N1L3Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L804 is slaveregister:inst_slaveregister|i4802~1004
--operation mode is normal

L1L804 = N1L3Q # !VE1L53Q;


--L1L904 is slaveregister:inst_slaveregister|i4802~1005
--operation mode is normal

L1L904 = L1_i3544 & (L1L704 # L1L363 & L1L804);


--L1_COMPR_ctrl_local.ATWDa2thres[2] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[2]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa2thres[2]_lut_out = DF1_MASTERHWDATA[2];
L1_COMPR_ctrl_local.ATWDa2thres[2] = DFFE(L1_COMPR_ctrl_local.ATWDa2thres[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1L014 is slaveregister:inst_slaveregister|i4802~1006
--operation mode is normal

L1L014 = L1_i2901 & L1_i2716 & L1_i3069 & L1_COMPR_ctrl_local.ATWDa2thres[2];


--L1L114 is slaveregister:inst_slaveregister|i4802~1007
--operation mode is normal

L1L114 = L1L504 & (L1L014 # L1L944 & L1L904) # !L1L504 & L1L944 & L1L904;


--L1L214 is slaveregister:inst_slaveregister|i4802~1008
--operation mode is normal

L1L214 = R5_sload_path[2] & (R7_pre_out[2] # VE1L53Q) # !R5_sload_path[2] & R7_pre_out[2] & !VE1L53Q;


--L1L314 is slaveregister:inst_slaveregister|i4802~1009
--operation mode is normal

L1L314 = L1_i2901 & L1_i2716 & L1L214 & !L1_i3069;


--V1_inst16[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[2]
--operation mode is normal

V1_inst16[2]_lut_out = R81_q[2];
V1_inst16[2] = DFFE(V1_inst16[2]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1_COMM_ctrl_local.tx_head[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[2]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[2]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[2] # !L1L8821 & L1_COMM_ctrl_local.tx_head[2]);
L1_COMM_ctrl_local.tx_head[2] = DFFE(L1_COMM_ctrl_local.tx_head[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L414 is slaveregister:inst_slaveregister|i4802~1010
--operation mode is normal

L1L414 = V1_inst16[2] & (L1_COMM_ctrl_local.tx_head[2] # VE1L53Q) # !V1_inst16[2] & L1_COMM_ctrl_local.tx_head[2] & !VE1L53Q;


--L1_COMM_ctrl_local.rx_tail[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[2]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[2]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[2] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[2]);
L1_COMM_ctrl_local.rx_tail[2] = DFFE(L1_COMM_ctrl_local.rx_tail[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L514 is slaveregister:inst_slaveregister|i4802~1011
--operation mode is normal

L1L514 = R8_q[2] & (L1_COMM_ctrl_local.rx_tail[2] # VE1L53Q) # !R8_q[2] & L1_COMM_ctrl_local.rx_tail[2] & !VE1L53Q;


--L1L614 is slaveregister:inst_slaveregister|i4802~1012
--operation mode is normal

L1L614 = L1_i2716 & L1L514 & !L1_i2901 # !L1_i2716 & L1L414;


--L1L714 is slaveregister:inst_slaveregister|i4802~1013
--operation mode is normal

L1L714 = N1L3Q & VE1L53Q;


--L1L814 is slaveregister:inst_slaveregister|i4802~1014
--operation mode is normal

L1L814 = L1L314 # L1L614 # L1L104 & L1L714;


--L1L626 is slaveregister:inst_slaveregister|i5058~140
--operation mode is normal

L1L626 = L1L536 & (L1L404 # L1L114 # L1L814);


--J1_RM_sn_data[2] is rate_meters:inst_rate_meters|RM_sn_data[2]
--operation mode is normal

J1_RM_sn_data[2]_lut_out = J1_RM_sn_data_int[2];
J1_RM_sn_data[2] = DFFE(J1_RM_sn_data[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L726 is slaveregister:inst_slaveregister|i5058~141
--operation mode is normal

L1L726 = L1L813 & J1_RM_sn_data[2] & !L1_i1639 & !VE1L63Q;


--L1L826 is slaveregister:inst_slaveregister|i5058~142
--operation mode is normal

L1L826 = L1L623 & L1L436 & !L1_i2425 & !VE1L63Q;


--WC1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~342
--operation mode is normal

WC1L68 = WC1L33 # WC1L53 # WC1L73 # WC1L93;


--WC1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~343
--operation mode is normal

WC1L78 = WC1L34 # WC1L54;


--WC1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~344
--operation mode is normal

WC1L88 = WC1L74 & (WC1L68 # WC1L14 # WC1L78);


--WC1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~345
--operation mode is normal

WC1L98 = WC1L94 # WC1L15 # WC1L35 # WC1L55;


--WC1_tx_dpr_waddr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[13]
--operation mode is normal

WC1_tx_dpr_waddr[13]_lut_out = L1_COMM_ctrl_local.tx_head[13];
WC1_tx_dpr_waddr[13] = DFFE(WC1_tx_dpr_waddr[13]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1_tx_dpr_waddr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[14]
--operation mode is normal

WC1_tx_dpr_waddr[14]_lut_out = L1_COMM_ctrl_local.tx_head[14];
WC1_tx_dpr_waddr[14] = DFFE(WC1_tx_dpr_waddr[14]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~189
--operation mode is normal

WC1L1 = R81_q[14] & (R81_q[13] & !WC1_tx_dpr_waddr[13] # !WC1_tx_dpr_waddr[14]) # !R81_q[14] & R81_q[13] & !WC1_tx_dpr_waddr[13] & !WC1_tx_dpr_waddr[14];


--WC1_tx_dpr_waddr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[15]
--operation mode is normal

WC1_tx_dpr_waddr[15]_lut_out = L1_COMM_ctrl_local.tx_head[15];
WC1_tx_dpr_waddr[15] = DFFE(WC1_tx_dpr_waddr[15]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~190
--operation mode is normal

WC1L2 = WC1L1 & (R81_q[15] # !WC1_tx_dpr_waddr[15]) # !WC1L1 & R81_q[15] & !WC1_tx_dpr_waddr[15];

--WC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~192
--operation mode is normal

WC1L3 = WC1L1 & (R81_q[15] # !WC1_tx_dpr_waddr[15]) # !WC1L1 & R81_q[15] & !WC1_tx_dpr_waddr[15];


--L1L926 is slaveregister:inst_slaveregister|i5058~143
--operation mode is normal

L1L926 = !WC1L2 & (WC1L75 # WC1L88 # WC1L98);


--L1L036 is slaveregister:inst_slaveregister|i5058~144
--operation mode is normal

L1L036 = L1L726 # L1L826 & (L1L236 # L1L926);


--L1L727 is slaveregister:inst_slaveregister|i5218~163
--operation mode is normal

L1L727 = (L1L626 # L1L136 # VE1L53Q & L1L036) & CASCADE(L1L827);


--J1L56 is rate_meters:inst_rate_meters|i284~0
--operation mode is normal

J1L56 = R14_q[2] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L33 is rate_meters:inst_rate_meters|i220~0
--operation mode is normal

J1L33 = R04_q[2] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L46 is rate_meters:inst_rate_meters|i283~0
--operation mode is normal

J1L46 = R14_q[3] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L23 is rate_meters:inst_rate_meters|i219~0
--operation mode is normal

J1L23 = R04_q[3] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L36 is rate_meters:inst_rate_meters|i282~0
--operation mode is normal

J1L36 = R14_q[4] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L13 is rate_meters:inst_rate_meters|i218~0
--operation mode is normal

J1L13 = R04_q[4] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L692 is rate_meters:inst_rate_meters|RM_sn_data_int[4]~23
--operation mode is normal

J1L692 = J1_delay_bit & J1_sn_t_cnt[0] & !J1_sn_t_cnt[1] & !R34_sload_path[15];


--J1_RM_rate_SPE[5] is rate_meters:inst_rate_meters|RM_rate_SPE[5]
--operation mode is normal

J1_RM_rate_SPE[5]_lut_out = R14_q[5];
J1_RM_rate_SPE[5] = DFFE(J1_RM_rate_SPE[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--J1_RM_rate_MPE[5] is rate_meters:inst_rate_meters|RM_rate_MPE[5]
--operation mode is normal

J1_RM_rate_MPE[5]_lut_out = R04_q[5];
J1_RM_rate_MPE[5] = DFFE(J1_RM_rate_MPE[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L907 is slaveregister:inst_slaveregister|i5215~151
--operation mode is normal

L1L907 = VE1L63Q & J1_RM_rate_MPE[5] & !VE1L53Q # !VE1L63Q & J1_RM_rate_SPE[5] & VE1L53Q;


--L1L017 is slaveregister:inst_slaveregister|i5215~152
--operation mode is normal

L1L017 = L1_i1499 & L1_i1583 & L1L907 & !L1_i1653;


--B1L54Q is calibration_sources:inst_calibration_sources|cs_flash_time[37]~reg0
--operation mode is normal

B1L54Q_lut_out = R34_sload_path[37];
B1L54Q = DFFE(B1L54Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L117 is slaveregister:inst_slaveregister|i5215~153
--operation mode is normal

L1L117 = B1L54Q & !L1_i1583 & (L1_i1176 # !L1L169);


--B1L31Q is calibration_sources:inst_calibration_sources|cs_flash_time[5]~reg0
--operation mode is normal

B1L31Q_lut_out = R34_sload_path[5];
B1L31Q = DFFE(B1L31Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L217 is slaveregister:inst_slaveregister|i5215~154
--operation mode is normal

L1L217 = L1L017 # L1L117 # B1L31Q & !L1_i1499;


--N1L6Q is xfer_time:Inst_xfer_time|AHB_load[5]~reg0
--operation mode is normal

N1L6Q_lut_out = !N1_i5 & (N1L43 & N1L421 # !N1L43 & N1_i152);
N1L6Q = DFFE(N1L6Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMPR_ctrl_local.ATWDb2thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[5]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb2thres[5]_lut_out = DF1_MASTERHWDATA[5];
L1_COMPR_ctrl_local.ATWDb2thres[5] = DFFE(L1_COMPR_ctrl_local.ATWDb2thres[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1L565 is slaveregister:inst_slaveregister|i5055~766
--operation mode is normal

L1L565 = L1_i3759 & N1L6Q & L1L104 # !L1_i3759 & L1_COMPR_ctrl_local.ATWDb2thres[5];


--L1L665 is slaveregister:inst_slaveregister|i5055~767
--operation mode is normal

L1L665 = L1L206 & L1L565 & (L1_i2425 # L1L743);


--L1_COMM_ctrl_local.id[37] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[37]
--operation mode is normal

L1_COMM_ctrl_local.id[37]_lut_out = DF1_MASTERHWDATA[5];
L1_COMM_ctrl_local.id[37] = DFFE(L1_COMM_ctrl_local.id[37]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1L765 is slaveregister:inst_slaveregister|i5055~768
--operation mode is normal

L1L765 = L1_i3069 & L1_COMM_ctrl_local.id[37] & VE1L53Q & !L1_i3270;


--L1_COMPR_ctrl_local.ATWDb0thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[5]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb0thres[5]_lut_out = DF1_MASTERHWDATA[5];
L1_COMPR_ctrl_local.ATWDb0thres[5] = DFFE(L1_COMPR_ctrl_local.ATWDb0thres[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1_COMM_ctrl_local.id[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[5]
--operation mode is normal

L1_COMM_ctrl_local.id[5]_lut_out = DF1_MASTERHWDATA[5];
L1_COMM_ctrl_local.id[5] = DFFE(L1_COMM_ctrl_local.id[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L865 is slaveregister:inst_slaveregister|i5055~769
--operation mode is normal

L1L865 = L1_i3270 & L1_COMPR_ctrl_local.ATWDb0thres[5] & L1L006 # !L1_i3270 & L1_COMM_ctrl_local.id[5];


--L1_COMPR_ctrl_local.ATWDa0thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[5]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa0thres[5]_lut_out = DF1_MASTERHWDATA[5];
L1_COMPR_ctrl_local.ATWDa0thres[5] = DFFE(L1_COMPR_ctrl_local.ATWDa0thres[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L965 is slaveregister:inst_slaveregister|i5055~770
--operation mode is normal

L1L965 = L1_COMPR_ctrl_local.ATWDa0thres[5] & VE1L63Q & !L1_i3537 & !VE1L73Q;


--L1L075 is slaveregister:inst_slaveregister|i5055~771
--operation mode is normal

L1L075 = L1L765 # L1L606 & (L1L865 # L1L965);


--L1_COMPR_ctrl_local.ATWDa2thres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[5]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa2thres[5]_lut_out = DF1_MASTERHWDATA[5];
L1_COMPR_ctrl_local.ATWDa2thres[5] = DFFE(L1_COMPR_ctrl_local.ATWDa2thres[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1L175 is slaveregister:inst_slaveregister|i5055~772
--operation mode is normal

L1L175 = L1L753 & L1_COMPR_ctrl_local.ATWDa2thres[5] & VE1L53Q & L1L016;


--L1L275 is slaveregister:inst_slaveregister|i5055~773
--operation mode is normal

L1L275 = R5_sload_path[5] & (R7_pre_out[5] # VE1L53Q) # !R5_sload_path[5] & R7_pre_out[5] & !VE1L53Q;


--L1L375 is slaveregister:inst_slaveregister|i5055~774
--operation mode is normal

L1L375 = L1L492 & VE1L14Q & L1L275 & !L1L743;


--L1_COMPR_ctrl_local.FADCthres[5] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[5]
--operation mode is normal

L1_COMPR_ctrl_local.FADCthres[5]_lut_out = DF1_MASTERHWDATA[5];
L1_COMPR_ctrl_local.FADCthres[5] = DFFE(L1_COMPR_ctrl_local.FADCthres[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L681);


--L1L475 is slaveregister:inst_slaveregister|i5055~775
--operation mode is normal

L1L475 = L1L175 # L1L375 # L1_COMPR_ctrl_local.FADCthres[5] & L1L416;


--L1L575 is slaveregister:inst_slaveregister|i5055~776
--operation mode is normal

L1L575 = L1L935 & (L1L665 # L1L075 # L1L475);


--L1_COMM_ctrl_local.rx_tail[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[5]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[5]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[5] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[5]);
L1_COMM_ctrl_local.rx_tail[5] = DFFE(L1_COMM_ctrl_local.rx_tail[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L675 is slaveregister:inst_slaveregister|i5055~777
--operation mode is normal

L1L675 = R8_q[5] & (L1_COMM_ctrl_local.rx_tail[5] # VE1L53Q) # !R8_q[5] & L1_COMM_ctrl_local.rx_tail[5] & !VE1L53Q;


--J1_RM_sn_data[5] is rate_meters:inst_rate_meters|RM_sn_data[5]
--operation mode is normal

J1_RM_sn_data[5]_lut_out = J1_RM_sn_data_int[5];
J1_RM_sn_data[5] = DFFE(J1_RM_sn_data[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L775 is slaveregister:inst_slaveregister|i5055~778
--operation mode is normal

L1L775 = L1L233 & J1_RM_sn_data[5] & VE1L53Q & !L1_i1639;


--L1_int_enable[5] is slaveregister:inst_slaveregister|int_enable[5]
--operation mode is normal

L1_int_enable[5]_lut_out = DF1_MASTERHWDATA[5];
L1_int_enable[5] = DFFE(L1_int_enable[5]_lut_out, GLOBAL(UE1_outclock0), , , L1L9031);


--L1L875 is slaveregister:inst_slaveregister|i5055~779
--operation mode is normal

L1L875 = L1L775 # L1_int_enable[5] & L1L916 & !L1_i2187;


--V1_inst16[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[5]
--operation mode is normal

V1_inst16[5]_lut_out = R81_q[5];
V1_inst16[5] = DFFE(V1_inst16[5]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1_COMM_ctrl_local.tx_head[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[5]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[5]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[5] # !L1L8821 & L1_COMM_ctrl_local.tx_head[5]);
L1_COMM_ctrl_local.tx_head[5] = DFFE(L1_COMM_ctrl_local.tx_head[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L975 is slaveregister:inst_slaveregister|i5055~780
--operation mode is normal

L1L975 = V1_inst16[5] & (L1_COMM_ctrl_local.tx_head[5] # VE1L53Q) # !V1_inst16[5] & L1_COMM_ctrl_local.tx_head[5] & !VE1L53Q;


--L1L085 is slaveregister:inst_slaveregister|i5055~781
--operation mode is normal

L1L085 = L1L875 # L1L045 & L1L975;


--Z1_dpr_radr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[15]
--operation mode is normal

Z1_dpr_radr[15]_lut_out = L1_COMM_ctrl_local.rx_tail[15];
Z1_dpr_radr[15] = DFFE(Z1_dpr_radr[15]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Z1_dpr_radr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[14]
--operation mode is normal

Z1_dpr_radr[14]_lut_out = L1_COMM_ctrl_local.rx_tail[14];
Z1_dpr_radr[14] = DFFE(Z1_dpr_radr[14]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Z1_dpr_wadr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[14]
--operation mode is normal

Z1_dpr_wadr[14]_lut_out = R8_q[14];
Z1_dpr_wadr[14] = DFFE(Z1_dpr_wadr[14]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_wadr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[15]
--operation mode is normal

Z1_dpr_wadr[15]_lut_out = R8_q[15];
Z1_dpr_wadr[15] = DFFE(Z1_dpr_wadr[15]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~152
--operation mode is normal

Z1L63 = Z1_dpr_radr[15] & (Z1_dpr_radr[14] & !Z1_dpr_wadr[14] # !Z1_dpr_wadr[15]) # !Z1_dpr_radr[15] & Z1_dpr_radr[14] & !Z1_dpr_wadr[14] & !Z1_dpr_wadr[15];


--Z1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~153
--operation mode is normal

Z1L73 = Z1_dpr_radr[15] & Z1_dpr_wadr[15] & (Z1_dpr_radr[14] $ !Z1_dpr_wadr[14]) # !Z1_dpr_radr[15] & !Z1_dpr_wadr[15] & (Z1_dpr_radr[14] $ !Z1_dpr_wadr[14]);


--Z1_dpr_radr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[13]
--operation mode is normal

Z1_dpr_radr[13]_lut_out = L1_COMM_ctrl_local.rx_tail[13];
Z1_dpr_radr[13] = DFFE(Z1_dpr_radr[13]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Z1_dpr_wadr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[13]
--operation mode is normal

Z1_dpr_wadr[13]_lut_out = R8_q[13];
Z1_dpr_wadr[13] = DFFE(Z1_dpr_wadr[13]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~9
--operation mode is normal

Z1L53 = Z1L63 # Z1L73 & Z1_dpr_radr[13] & !Z1_dpr_wadr[13];

--Z1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~155
--operation mode is normal

Z1L83 = Z1L63 # Z1L73 & Z1_dpr_radr[13] & !Z1_dpr_wadr[13];


--Z1L811 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~336
--operation mode is normal

Z1L811 = Z1L321 # Z1L421 & !Z1L29 & !Z1L53;


--L1L185 is slaveregister:inst_slaveregister|i5055~782
--operation mode is normal

L1L185 = L1L465 # L1L085 # Z1L811 & L1L145;


--L1L229 is slaveregister:inst_slaveregister|i5471~362
--operation mode is normal

L1L229 = (L1L217 # L1L627 & (L1L575 # L1L185)) & CASCADE(L1L469);


--B1L64Q is calibration_sources:inst_calibration_sources|cs_flash_time[38]~reg0
--operation mode is normal

B1L64Q_lut_out = R34_sload_path[38];
B1L64Q = DFFE(B1L64Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L277 is slaveregister:inst_slaveregister|i5342~312
--operation mode is normal

L1L277 = L1_i1176 & L1_i1078 & B1L64Q & !L1_i1583;


--J1_RM_rate_MPE[6] is rate_meters:inst_rate_meters|RM_rate_MPE[6]
--operation mode is normal

J1_RM_rate_MPE[6]_lut_out = R04_q[6];
J1_RM_rate_MPE[6] = DFFE(J1_RM_rate_MPE[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L377 is slaveregister:inst_slaveregister|i5342~313
--operation mode is normal

L1L377 = L1_i1176 & L1L033 & L1_i1078 & J1_RM_rate_MPE[6];


--J1_RM_rate_SPE[6] is rate_meters:inst_rate_meters|RM_rate_SPE[6]
--operation mode is normal

J1_RM_rate_SPE[6]_lut_out = R14_q[6];
J1_RM_rate_SPE[6] = DFFE(J1_RM_rate_SPE[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--B1L41Q is calibration_sources:inst_calibration_sources|cs_flash_time[6]~reg0
--operation mode is normal

B1L41Q_lut_out = R34_sload_path[6];
B1L41Q = DFFE(B1L41Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[6] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[6]
--operation mode is normal

L1_CS_ctrl_local.CS_time[6]_lut_out = DF1_MASTERHWDATA[6];
L1_CS_ctrl_local.CS_time[6] = DFFE(L1_CS_ctrl_local.CS_time[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L477 is slaveregister:inst_slaveregister|i5342~314
--operation mode is normal

L1L477 = B1L41Q & (L1_CS_ctrl_local.CS_time[6] # VE1L63Q) # !B1L41Q & L1_CS_ctrl_local.CS_time[6] & !VE1L63Q;


--L1L577 is slaveregister:inst_slaveregister|i5342~315
--operation mode is normal

L1L577 = L1_i1176 & L1L723 & J1_RM_rate_SPE[6] # !L1_i1176 & L1L477;


--L1L677 is slaveregister:inst_slaveregister|i5342~316
--operation mode is normal

L1L677 = L1L277 # L1L377 # VE1L53Q & L1L577;


--L1_LC_ctrl_local.lc_cable_length_down[0][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[0][6]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[0][6]_lut_out = DF1_MASTERHWDATA[6];
L1_LC_ctrl_local.lc_cable_length_down[0][6] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[0][6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L777 is slaveregister:inst_slaveregister|i5342~317
--operation mode is normal

L1L777 = L1L677 # L1L227 & L1_LC_ctrl_local.lc_cable_length_down[0][6] & !L1_i1064;


--T1_COM_ON is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_ON
--operation mode is normal

T1_COM_ON_lut_out = !W1L81Q & (T1L02 # T1L12 & T1_COM_OFF);
T1_COM_ON = DFFE(T1_COM_ON_lut_out, GLOBAL(UE1_outclock0), , , );


--L1L245 is slaveregister:inst_slaveregister|i5054~1085
--operation mode is normal

L1L245 = L1L243 & T1_COM_ON & VE1L53Q & L1L436;


--L1_COMM_ctrl_local.rx_tail[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[6]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[6]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[6] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[6]);
L1_COMM_ctrl_local.rx_tail[6] = DFFE(L1_COMM_ctrl_local.rx_tail[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L345 is slaveregister:inst_slaveregister|i5054~1086
--operation mode is normal

L1L345 = R8_q[6] & (L1_COMM_ctrl_local.rx_tail[6] # VE1L53Q) # !R8_q[6] & L1_COMM_ctrl_local.rx_tail[6] & !VE1L53Q;


--L1L445 is slaveregister:inst_slaveregister|i5054~1087
--operation mode is normal

L1L445 = L1L245 # L1L835 & L1L345 & !L1_i2901;


--L1L545 is slaveregister:inst_slaveregister|i5054~1088
--operation mode is normal

L1L545 = L1_i3270 & (L1_i3544 # !VE1L53Q # !VE1L63Q);


--N1L7Q is xfer_time:Inst_xfer_time|AHB_load[6]~reg0
--operation mode is normal

N1L7Q_lut_out = !N1_i5 & (N1L43 & N1L621 # !N1L43 & N1_i150);
N1L7Q = DFFE(N1L7Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L645 is slaveregister:inst_slaveregister|i5054~1089
--operation mode is normal

L1L645 = N1L7Q # !VE1L53Q;


--L1L745 is slaveregister:inst_slaveregister|i5054~1090
--operation mode is normal

L1L745 = L1L645 & (L1L553 # VE1L73Q # !L1L613);


--L1L845 is slaveregister:inst_slaveregister|i5054~1091
--operation mode is normal

L1L845 = L1L363 & (L1L745 # L1L169 & N1L7Q);


--L1L261 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[0]~19
--operation mode is normal

L1L261 = L1L613 & L1L163 & VE1L53Q & !L1L553;


--L1_COMPR_ctrl_local.ATWDb2thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[6]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb2thres[6]_lut_out = DF1_MASTERHWDATA[6];
L1_COMPR_ctrl_local.ATWDb2thres[6] = DFFE(L1_COMPR_ctrl_local.ATWDb2thres[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1L945 is slaveregister:inst_slaveregister|i5054~1092
--operation mode is normal

L1L945 = L1L065 # L1_i3457 & L1L261 & L1_COMPR_ctrl_local.ATWDb2thres[6];


--L1L055 is slaveregister:inst_slaveregister|i5054~1093
--operation mode is normal

L1L055 = L1_i3069 & L1L545 & (L1L845 # L1L945);


--L1L155 is slaveregister:inst_slaveregister|i5054~1094
--operation mode is normal

L1L155 = R5_sload_path[6] & (R7_pre_out[6] # VE1L53Q) # !R5_sload_path[6] & R7_pre_out[6] & !VE1L53Q;


--L1_COMM_ctrl_local.id[38] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[38]
--operation mode is normal

L1_COMM_ctrl_local.id[38]_lut_out = DF1_MASTERHWDATA[6];
L1_COMM_ctrl_local.id[38] = DFFE(L1_COMM_ctrl_local.id[38]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1_COMM_ctrl_local.id[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[6]
--operation mode is normal

L1_COMM_ctrl_local.id[6]_lut_out = DF1_MASTERHWDATA[6];
L1_COMM_ctrl_local.id[6] = DFFE(L1_COMM_ctrl_local.id[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L255 is slaveregister:inst_slaveregister|i5054~1095
--operation mode is normal

L1L255 = L1_COMM_ctrl_local.id[38] & (L1_COMM_ctrl_local.id[6] # VE1L53Q) # !L1_COMM_ctrl_local.id[38] & L1_COMM_ctrl_local.id[6] & !VE1L53Q;


--L1L355 is slaveregister:inst_slaveregister|i5054~1096
--operation mode is normal

L1L355 = L1_i3069 & L1L255 & !L1_i3270 # !L1_i3069 & L1L155;


--L1_COMPR_ctrl_local.FADCthres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[6]
--operation mode is normal

L1_COMPR_ctrl_local.FADCthres[6]_lut_out = DF1_MASTERHWDATA[6];
L1_COMPR_ctrl_local.FADCthres[6] = DFFE(L1_COMPR_ctrl_local.FADCthres[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L681);


--L1_COMPR_ctrl_local.ATWDa0thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[6]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa0thres[6]_lut_out = DF1_MASTERHWDATA[6];
L1_COMPR_ctrl_local.ATWDa0thres[6] = DFFE(L1_COMPR_ctrl_local.ATWDa0thres[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L455 is slaveregister:inst_slaveregister|i5054~1097
--operation mode is normal

L1L455 = VE1L63Q & L1_COMPR_ctrl_local.ATWDa0thres[6] & !VE1L53Q # !VE1L63Q & L1_COMPR_ctrl_local.FADCthres[6] & VE1L53Q;


--L1L555 is slaveregister:inst_slaveregister|i5054~1098
--operation mode is normal

L1L555 = L1L455 & (L1L743 # !VE1L14Q # !L1L492);


--L1L655 is slaveregister:inst_slaveregister|i5054~1099
--operation mode is normal

L1L655 = L1_i3270 & L1L555 & !L1_i3537 & !VE1L73Q;


--L1L755 is slaveregister:inst_slaveregister|i5054~1100
--operation mode is normal

L1L755 = L1L165 # L1L355 # L1L655;


--L1L855 is slaveregister:inst_slaveregister|i5054~1101
--operation mode is normal

L1L855 = L1L445 # L1L935 & (L1L055 # L1L755);


--J1_RM_sn_data[6] is rate_meters:inst_rate_meters|RM_sn_data[6]
--operation mode is normal

J1_RM_sn_data[6]_lut_out = J1_RM_sn_data_int[6];
J1_RM_sn_data[6] = DFFE(J1_RM_sn_data[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L955 is slaveregister:inst_slaveregister|i5054~1102
--operation mode is normal

L1L955 = L1L265 # J1_RM_sn_data[6] & VE1L53Q & !L1_i1924;


--L1L319 is slaveregister:inst_slaveregister|i5470~227
--operation mode is normal

L1L319 = (L1L777 # L1L177 & (L1L855 # L1L955)) & CASCADE(L1L419);


--J1_RM_rate_SPE[7] is rate_meters:inst_rate_meters|RM_rate_SPE[7]
--operation mode is normal

J1_RM_rate_SPE[7]_lut_out = R14_q[7];
J1_RM_rate_SPE[7] = DFFE(J1_RM_rate_SPE[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--J1_RM_rate_MPE[7] is rate_meters:inst_rate_meters|RM_rate_MPE[7]
--operation mode is normal

J1_RM_rate_MPE[7]_lut_out = R04_q[7];
J1_RM_rate_MPE[7] = DFFE(J1_RM_rate_MPE[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L507 is slaveregister:inst_slaveregister|i5213~284
--operation mode is normal

L1L507 = VE1L63Q & J1_RM_rate_MPE[7] & !VE1L53Q # !VE1L63Q & J1_RM_rate_SPE[7] & VE1L53Q;


--L1L607 is slaveregister:inst_slaveregister|i5213~285
--operation mode is normal

L1L607 = L1_i1499 & L1_i1583 & L1L507 & !L1_i1653;


--B1L74Q is calibration_sources:inst_calibration_sources|cs_flash_time[39]~reg0
--operation mode is normal

B1L74Q_lut_out = R34_sload_path[39];
B1L74Q = DFFE(B1L74Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L707 is slaveregister:inst_slaveregister|i5213~286
--operation mode is normal

L1L707 = B1L74Q & !L1_i1583 & (L1_i1176 # !L1L169);


--B1L51Q is calibration_sources:inst_calibration_sources|cs_flash_time[7]~reg0
--operation mode is normal

B1L51Q_lut_out = R34_sload_path[7];
B1L51Q = DFFE(B1L51Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L807 is slaveregister:inst_slaveregister|i5213~287
--operation mode is normal

L1L807 = L1L607 # L1L707 # B1L51Q & !L1_i1499;


--L1_COMPR_ctrl_local.ATWDa2thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[7]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa2thres[7]_lut_out = DF1_MASTERHWDATA[7];
L1_COMPR_ctrl_local.ATWDa2thres[7] = DFFE(L1_COMPR_ctrl_local.ATWDa2thres[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1L325 is slaveregister:inst_slaveregister|i5053~792
--operation mode is normal

L1L325 = !VE1L53Q & (L1_i2425 # !VE1L83Q # !L1L163);

--L1L735 is slaveregister:inst_slaveregister|i5053~808
--operation mode is normal

L1L735 = !VE1L53Q & (L1_i2425 # !VE1L83Q # !L1L163);


--L1_COMPR_ctrl_local.ATWDb0thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[7]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb0thres[7]_lut_out = DF1_MASTERHWDATA[7];
L1_COMPR_ctrl_local.ATWDb0thres[7] = DFFE(L1_COMPR_ctrl_local.ATWDb0thres[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1_COMPR_ctrl_local.ATWDa0thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[7]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa0thres[7]_lut_out = DF1_MASTERHWDATA[7];
L1_COMPR_ctrl_local.ATWDa0thres[7] = DFFE(L1_COMPR_ctrl_local.ATWDa0thres[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L425 is slaveregister:inst_slaveregister|i5053~793
--operation mode is normal

L1L425 = L1L753 & (L1_COMPR_ctrl_local.ATWDa0thres[7] # L1_COMPR_ctrl_local.ATWDb0thres[7] & L1L006) # !L1L753 & L1_COMPR_ctrl_local.ATWDb0thres[7] & L1L006;


--L1L525 is slaveregister:inst_slaveregister|i5053~794
--operation mode is normal

L1L525 = L1_COMPR_ctrl_local.ATWDa2thres[7] & (L1L504 # L1L325 & L1L425) # !L1_COMPR_ctrl_local.ATWDa2thres[7] & L1L325 & L1L425;


--L1_COMPR_ctrl_local.FADCthres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[7]
--operation mode is normal

L1_COMPR_ctrl_local.FADCthres[7]_lut_out = DF1_MASTERHWDATA[7];
L1_COMPR_ctrl_local.FADCthres[7] = DFFE(L1_COMPR_ctrl_local.FADCthres[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L681);


--L1L625 is slaveregister:inst_slaveregister|i5053~795
--operation mode is normal

L1L625 = L1_i3270 & L1L3421 & L1_COMPR_ctrl_local.FADCthres[7] & !L1_i3544;


--L1_COMM_ctrl_local.id[39] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[39]
--operation mode is normal

L1_COMM_ctrl_local.id[39]_lut_out = DF1_MASTERHWDATA[7];
L1_COMM_ctrl_local.id[39] = DFFE(L1_COMM_ctrl_local.id[39]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1_COMM_ctrl_local.id[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[7]
--operation mode is normal

L1_COMM_ctrl_local.id[7]_lut_out = DF1_MASTERHWDATA[7];
L1_COMM_ctrl_local.id[7] = DFFE(L1_COMM_ctrl_local.id[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L725 is slaveregister:inst_slaveregister|i5053~796
--operation mode is normal

L1L725 = !L1_i3270 & (VE1L53Q & L1_COMM_ctrl_local.id[39] # !VE1L53Q & L1_COMM_ctrl_local.id[7]);


--N1L8Q is xfer_time:Inst_xfer_time|AHB_load[7]~reg0
--operation mode is normal

N1L8Q_lut_out = !N1_i5 & (N1L43 & N1L821 # !N1L43 & N1_i148);
N1L8Q = DFFE(N1L8Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMPR_ctrl_local.ATWDb2thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[7]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb2thres[7]_lut_out = DF1_MASTERHWDATA[7];
L1_COMPR_ctrl_local.ATWDb2thres[7] = DFFE(L1_COMPR_ctrl_local.ATWDb2thres[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1L825 is slaveregister:inst_slaveregister|i5053~797
--operation mode is normal

L1L825 = L1_i3759 & N1L8Q & L1L104 # !L1_i3759 & L1_COMPR_ctrl_local.ATWDb2thres[7];


--L1L925 is slaveregister:inst_slaveregister|i5053~798
--operation mode is normal

L1L925 = L1L625 # L1L725 # L1L206 & L1L825;


--L1L035 is slaveregister:inst_slaveregister|i5053~799
--operation mode is normal

L1L035 = L1L164 & L1L154 & (L1L525 # L1L925);


--L1_COMM_ctrl_local.rx_tail[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[7]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[7]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[7] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[7]);
L1_COMM_ctrl_local.rx_tail[7] = DFFE(L1_COMM_ctrl_local.rx_tail[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L135 is slaveregister:inst_slaveregister|i5053~800
--operation mode is normal

L1L135 = L1_i2901 & R7_pre_out[7] & !L1_i3069 # !L1_i2901 & L1_COMM_ctrl_local.rx_tail[7];


--L1_COMM_ctrl_local.tx_head[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[7]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[7]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[7] # !L1L8821 & L1_COMM_ctrl_local.tx_head[7]);
L1_COMM_ctrl_local.tx_head[7] = DFFE(L1_COMM_ctrl_local.tx_head[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L235 is slaveregister:inst_slaveregister|i5053~801
--operation mode is normal

L1L235 = L1L125 & (L1_i2716 & L1L135 # !L1_i2716 & L1_COMM_ctrl_local.tx_head[7]);


--L1L335 is slaveregister:inst_slaveregister|i5053~802
--operation mode is normal

L1L335 = L1_i2901 & R5_sload_path[7] & !L1_i3069 # !L1_i2901 & R8_q[7];


--V1_inst16[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[7]
--operation mode is normal

V1_inst16[7]_lut_out = R81_q[7];
V1_inst16[7] = DFFE(V1_inst16[7]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1L435 is slaveregister:inst_slaveregister|i5053~803
--operation mode is normal

L1L435 = L1L225 & (L1_i2716 & L1L335 # !L1_i2716 & V1_inst16[7]);


--J1_RM_sn_data[7] is rate_meters:inst_rate_meters|RM_sn_data[7]
--operation mode is normal

J1_RM_sn_data[7]_lut_out = J1_RM_sn_data_int[7];
J1_RM_sn_data[7] = DFFE(J1_RM_sn_data[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L535 is slaveregister:inst_slaveregister|i5053~804
--operation mode is normal

L1L535 = L1L235 # L1L435 # L1L064 & J1_RM_sn_data[7];


--L1L609 is slaveregister:inst_slaveregister|i5469~388
--operation mode is normal

L1L609 = (L1L807 # L1L627 & (L1L035 # L1L535)) & CASCADE(L1L709);


--L1L409 is slaveregister:inst_slaveregister|i5469~386
--operation mode is normal

L1L409 = L1_i1064 & (L1_i1176 # VE1L63Q & VE1L53Q) # !L1_i1064 & VE1L63Q & VE1L53Q;


--L1L509 is slaveregister:inst_slaveregister|i5469~387
--operation mode is normal

L1L509 = L1L409 & (VE1L14Q # !L1L433 # !L1L613);

--L1L709 is slaveregister:inst_slaveregister|i5469~389
--operation mode is normal

L1L709 = L1L409 & (VE1L14Q # !L1L433 # !L1L613);


--YD2L28 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~790
--operation mode is normal

YD2L28 = YD2L78Q & !NE2L1Q;


--YD2L38 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~791
--operation mode is normal

YD2L38 = !YD2L39Q & !YD2L19Q;


--YD2L48 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~792
--operation mode is normal

YD2L48 = !YD2_i31 & (YD2L28 # YD2L09Q # !YD2L38);


--XD2L292 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i~9
--operation mode is normal

XD2L292 = XD2_wr_ptr[0] $ XD2_rd_ptr[0];


--YD2L58 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~794
--operation mode is normal

YD2L58 = YD2L87 & (YD2L47 # YD2L57 # YD1L87);


--J1L72 is rate_meters:inst_rate_meters|i214~0
--operation mode is normal

J1L72 = R04_q[8] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L95 is rate_meters:inst_rate_meters|i278~0
--operation mode is normal

J1L95 = R14_q[8] & !L1_RM_ctrl_local.rm_rate_enable[0];


--L1L635 is slaveregister:inst_slaveregister|i5053~805
--operation mode is normal

L1L635 = L1_i2901 & L1L164 & (L1_i2425 # L1L743);


--L1_COMPR_ctrl_local.ATWDa2thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[8]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa2thres[8]_lut_out = DF1_MASTERHWDATA[8];
L1_COMPR_ctrl_local.ATWDa2thres[8] = DFFE(L1_COMPR_ctrl_local.ATWDa2thres[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1L215 is slaveregister:inst_slaveregister|i5052~791
--operation mode is normal

L1L215 = L1L753 & L1_COMPR_ctrl_local.ATWDa2thres[8] & VE1L53Q & L1L024;


--L1_COMPR_ctrl_local.FADCthres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[8]
--operation mode is normal

L1_COMPR_ctrl_local.FADCthres[8]_lut_out = DF1_MASTERHWDATA[8];
L1_COMPR_ctrl_local.FADCthres[8] = DFFE(L1_COMPR_ctrl_local.FADCthres[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L681);


--L1L315 is slaveregister:inst_slaveregister|i5052~792
--operation mode is normal

L1L315 = L1_i3270 & L1L3421 & L1_COMPR_ctrl_local.FADCthres[8] & !L1_i3544;


--N1L9Q is xfer_time:Inst_xfer_time|AHB_load[8]~reg0
--operation mode is normal

N1L9Q_lut_out = !N1_i5 & (N1L43 & N1L031 # !N1L43 & N1_i146);
N1L9Q = DFFE(N1L9Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L415 is slaveregister:inst_slaveregister|i5052~793
--operation mode is normal

L1L415 = N1L9Q & L1L104 & (L1_i3537 # !L1L163);


--L1_COMPR_ctrl_local.ATWDb2thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[8]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb2thres[8]_lut_out = DF1_MASTERHWDATA[8];
L1_COMPR_ctrl_local.ATWDb2thres[8] = DFFE(L1_COMPR_ctrl_local.ATWDb2thres[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1L515 is slaveregister:inst_slaveregister|i5052~794
--operation mode is normal

L1L515 = L1L613 & L1L163 & L1_COMPR_ctrl_local.ATWDb2thres[8] & !L1L553;


--L1L615 is slaveregister:inst_slaveregister|i5052~795
--operation mode is normal

L1L615 = L1L315 # L1L206 & (L1L415 # L1L515);


--L1_COMM_ctrl_local.id[40] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[40]
--operation mode is normal

L1_COMM_ctrl_local.id[40]_lut_out = DF1_MASTERHWDATA[8];
L1_COMM_ctrl_local.id[40] = DFFE(L1_COMM_ctrl_local.id[40]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1_COMM_ctrl_local.id[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[8]
--operation mode is normal

L1_COMM_ctrl_local.id[8]_lut_out = DF1_MASTERHWDATA[8];
L1_COMM_ctrl_local.id[8] = DFFE(L1_COMM_ctrl_local.id[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L715 is slaveregister:inst_slaveregister|i5052~796
--operation mode is normal

L1L715 = !L1_i3270 & (VE1L53Q & L1_COMM_ctrl_local.id[40] # !VE1L53Q & L1_COMM_ctrl_local.id[8]);


--L1L815 is slaveregister:inst_slaveregister|i5052~802
--operation mode is normal

L1L815 = (L1L215 # L1L025 # L1L615 # L1L715) & CASCADE(L1L635);


--L1_COMM_ctrl_local.rx_tail[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[8]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[8]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[8] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[8]);
L1_COMM_ctrl_local.rx_tail[8] = DFFE(L1_COMM_ctrl_local.rx_tail[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L915 is slaveregister:inst_slaveregister|i5052~803
--operation mode is normal

L1L915 = (L1_i2901 & R7_pre_out[8] & !L1_i3069 # !L1_i2901 & L1_COMM_ctrl_local.rx_tail[8]) & CASCADE(L1L443);


--J1L203 is rate_meters:inst_rate_meters|RM_sn_data_int[8]~19
--operation mode is normal

J1L203 = J1_delay_bit & J1_sn_t_cnt[1] & !J1_sn_t_cnt[0] & !R34_sload_path[15];


--L1L1101 is slaveregister:inst_slaveregister|i5596~176
--operation mode is normal

L1L1101 = L1_i763 & L1L7721 & (L1_i1064 # VE1L63Q);


--B1L94Q is calibration_sources:inst_calibration_sources|cs_flash_time[41]~reg0
--operation mode is normal

B1L94Q_lut_out = R34_sload_path[41];
B1L94Q = DFFE(B1L94Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L857 is slaveregister:inst_slaveregister|i5339~284
--operation mode is normal

L1L857 = L1_i1176 & L1_i1078 & B1L94Q & !L1_i1583;


--J1_RM_rate_MPE[9] is rate_meters:inst_rate_meters|RM_rate_MPE[9]
--operation mode is normal

J1_RM_rate_MPE[9]_lut_out = R04_q[9];
J1_RM_rate_MPE[9] = DFFE(J1_RM_rate_MPE[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L957 is slaveregister:inst_slaveregister|i5339~285
--operation mode is normal

L1L957 = L1_i1176 & L1L033 & L1_i1078 & J1_RM_rate_MPE[9];


--J1_RM_rate_SPE[9] is rate_meters:inst_rate_meters|RM_rate_SPE[9]
--operation mode is normal

J1_RM_rate_SPE[9]_lut_out = R14_q[9];
J1_RM_rate_SPE[9] = DFFE(J1_RM_rate_SPE[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--B1L71Q is calibration_sources:inst_calibration_sources|cs_flash_time[9]~reg0
--operation mode is normal

B1L71Q_lut_out = R34_sload_path[9];
B1L71Q = DFFE(B1L71Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[9] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[9]
--operation mode is normal

L1_CS_ctrl_local.CS_time[9]_lut_out = DF1_MASTERHWDATA[9];
L1_CS_ctrl_local.CS_time[9] = DFFE(L1_CS_ctrl_local.CS_time[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L067 is slaveregister:inst_slaveregister|i5339~286
--operation mode is normal

L1L067 = B1L71Q & (L1_CS_ctrl_local.CS_time[9] # VE1L63Q) # !B1L71Q & L1_CS_ctrl_local.CS_time[9] & !VE1L63Q;


--L1L167 is slaveregister:inst_slaveregister|i5339~287
--operation mode is normal

L1L167 = L1_i1176 & L1L723 & J1_RM_rate_SPE[9] # !L1_i1176 & L1L067;


--L1L267 is slaveregister:inst_slaveregister|i5339~288
--operation mode is normal

L1L267 = L1L857 # L1L957 # VE1L53Q & L1L167;


--L1_LC_ctrl_local.lc_cable_length_down[1][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][1]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[1][1]_lut_out = !DF1_MASTERHWDATA[9];
L1_LC_ctrl_local.lc_cable_length_down[1][1] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[1][1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L367 is slaveregister:inst_slaveregister|i5339~289
--operation mode is normal

L1L367 = L1L267 # L1L227 & !L1_i1064 & !L1_LC_ctrl_local.lc_cable_length_down[1][1];


--L1L784 is slaveregister:inst_slaveregister|i5051~432
--operation mode is normal

L1L784 = L1_i3544 & (L1_i2425 # !VE1L83Q # !L1L163);


--L1_COMPR_ctrl_local.ATWDb0thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[9]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb0thres[9]_lut_out = DF1_MASTERHWDATA[9];
L1_COMPR_ctrl_local.ATWDb0thres[9] = DFFE(L1_COMPR_ctrl_local.ATWDb0thres[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L884 is slaveregister:inst_slaveregister|i5051~433
--operation mode is normal

L1L884 = !VE1L53Q & (L1_i3759 & L1L104 # !L1_i3759 & L1_COMPR_ctrl_local.ATWDb0thres[9]);


--L1L984 is slaveregister:inst_slaveregister|i5051~434
--operation mode is normal

L1L984 = L1L164 & L1L154 & L1L784 & L1L884;


--N1L01Q is xfer_time:Inst_xfer_time|AHB_load[9]~reg0
--operation mode is normal

N1L01Q_lut_out = !N1_i5 & (N1L43 & N1L231 # !N1L43 & N1_i144);
N1L01Q = DFFE(N1L01Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMPR_ctrl_local.ATWDb2thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb2thres[9]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb2thres[9]_lut_out = DF1_MASTERHWDATA[9];
L1_COMPR_ctrl_local.ATWDb2thres[9] = DFFE(L1_COMPR_ctrl_local.ATWDb2thres[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1L094 is slaveregister:inst_slaveregister|i5051~435
--operation mode is normal

L1L094 = L1L261 & (L1_COMPR_ctrl_local.ATWDb2thres[9] # N1L01Q & L1L363) # !L1L261 & N1L01Q & L1L363;


--L1L194 is slaveregister:inst_slaveregister|i5051~436
--operation mode is normal

L1L194 = L1L164 & L1L154 & L1L784 & L1L094;


--L1_COMPR_ctrl_local.ATWDa0thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[9]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa0thres[9]_lut_out = DF1_MASTERHWDATA[9];
L1_COMPR_ctrl_local.ATWDa0thres[9] = DFFE(L1_COMPR_ctrl_local.ATWDa0thres[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1_COMM_ctrl_local.id[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[9]
--operation mode is normal

L1_COMM_ctrl_local.id[9]_lut_out = DF1_MASTERHWDATA[9];
L1_COMM_ctrl_local.id[9] = DFFE(L1_COMM_ctrl_local.id[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L294 is slaveregister:inst_slaveregister|i5051~437
--operation mode is normal

L1L294 = L1L753 & (L1_COMPR_ctrl_local.ATWDa0thres[9] # L1_COMM_ctrl_local.id[9] & !L1_i3270) # !L1L753 & L1_COMM_ctrl_local.id[9] & !L1_i3270;


--L1L394 is slaveregister:inst_slaveregister|i5051~438
--operation mode is normal

L1L394 = L1L164 & L1L154 & L1L294 & !VE1L53Q;


--L1_COMPR_ctrl_local.ATWDa2thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[9]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa2thres[9]_lut_out = DF1_MASTERHWDATA[9];
L1_COMPR_ctrl_local.ATWDa2thres[9] = DFFE(L1_COMPR_ctrl_local.ATWDa2thres[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1L494 is slaveregister:inst_slaveregister|i5051~439
--operation mode is normal

L1L494 = L1_COMPR_ctrl_local.ATWDa2thres[9] & L1L164 & L1L154 & L1L504;


--L1L594 is slaveregister:inst_slaveregister|i5051~440
--operation mode is normal

L1L594 = L1L984 # L1L194 # L1L394 # L1L494;


--L1_COMM_ctrl_local.id[41] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[41]
--operation mode is normal

L1_COMM_ctrl_local.id[41]_lut_out = DF1_MASTERHWDATA[9];
L1_COMM_ctrl_local.id[41] = DFFE(L1_COMM_ctrl_local.id[41]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1_COMPR_ctrl_local.FADCthres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.FADCthres[9]
--operation mode is normal

L1_COMPR_ctrl_local.FADCthres[9]_lut_out = DF1_MASTERHWDATA[9];
L1_COMPR_ctrl_local.FADCthres[9] = DFFE(L1_COMPR_ctrl_local.FADCthres[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L681);


--L1L694 is slaveregister:inst_slaveregister|i5051~441
--operation mode is normal

L1L694 = L1_COMPR_ctrl_local.FADCthres[9] & !VE1L63Q;


--L1L794 is slaveregister:inst_slaveregister|i5051~442
--operation mode is normal

L1L794 = L1_i3270 & L1L694 & !L1_i3544 # !L1_i3270 & L1_COMM_ctrl_local.id[41];


--L1L894 is slaveregister:inst_slaveregister|i5051~443
--operation mode is normal

L1L894 = VE1L53Q & L1L164 & L1L154 & L1L794;


--L1L994 is slaveregister:inst_slaveregister|i5051~444
--operation mode is normal

L1L994 = L1_i2901 & R5_sload_path[9] & !L1_i3069 # !L1_i2901 & R8_q[9];


--L1L005 is slaveregister:inst_slaveregister|i5051~445
--operation mode is normal

L1L005 = VE1L53Q & L1L164 & L1L994;


--J1_RM_sn_data[9] is rate_meters:inst_rate_meters|RM_sn_data[9]
--operation mode is normal

J1_RM_sn_data[9]_lut_out = J1_RM_sn_data_int[9];
J1_RM_sn_data[9] = DFFE(J1_RM_sn_data[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L105 is slaveregister:inst_slaveregister|i5051~446
--operation mode is normal

L1L105 = L1L813 & J1_RM_sn_data[9] & !L1_i1639 & !VE1L63Q;


--L1L205 is slaveregister:inst_slaveregister|i5051~447
--operation mode is normal

L1L205 = L1L192 & N1L01Q & L1L124 & VE1L34Q;


--L1L305 is slaveregister:inst_slaveregister|i5051~448
--operation mode is normal

L1L305 = L1L105 # L1L954 & L1L205 & !L1L243;


--L1_COMM_ctrl_local.rx_tail[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[9]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[9]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[9] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[9]);
L1_COMM_ctrl_local.rx_tail[9] = DFFE(L1_COMM_ctrl_local.rx_tail[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L405 is slaveregister:inst_slaveregister|i5051~449
--operation mode is normal

L1L405 = L1_i2901 & R7_pre_out[9] & !L1_i3069 # !L1_i2901 & L1_COMM_ctrl_local.rx_tail[9];


--L1L505 is slaveregister:inst_slaveregister|i5051~450
--operation mode is normal

L1L505 = VE1L53Q & L1L305 # !VE1L53Q & L1L164 & L1L405;


--V1_inst16[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[9]
--operation mode is normal

V1_inst16[9]_lut_out = R81_q[9];
V1_inst16[9] = DFFE(V1_inst16[9]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1_COMM_ctrl_local.tx_head[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[9]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[9]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[9] # !L1L8821 & L1_COMM_ctrl_local.tx_head[9]);
L1_COMM_ctrl_local.tx_head[9] = DFFE(L1_COMM_ctrl_local.tx_head[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L605 is slaveregister:inst_slaveregister|i5051~451
--operation mode is normal

L1L605 = L1L264 & (VE1L53Q & V1_inst16[9] # !VE1L53Q & L1_COMM_ctrl_local.tx_head[9]);


--L1L705 is slaveregister:inst_slaveregister|i5051~452
--operation mode is normal

L1L705 = L1L894 # L1L005 # L1L505 # L1L605;


--L1L2001 is slaveregister:inst_slaveregister|i5595~168
--operation mode is normal

L1L2001 = (L1L367 # L1L177 & (L1L594 # L1L705)) & CASCADE(L1L1101);


--L1_LC_ctrl_local.lc_cable_length_up[1][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][2]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[1][2]_lut_out = DF1_MASTERHWDATA[10];
L1_LC_ctrl_local.lc_cable_length_up[1][2] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[1][2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_self_window[0] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_window[0]
--operation mode is normal

L1_LC_ctrl_local.lc_self_window[0]_lut_out = DF1_MASTERHWDATA[10];
L1_LC_ctrl_local.lc_self_window[0] = DFFE(L1_LC_ctrl_local.lc_self_window[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L299 is slaveregister:inst_slaveregister|i5594~509
--operation mode is normal

L1L299 = L1_LC_ctrl_local.lc_cable_length_up[1][2] & (L1_LC_ctrl_local.lc_self_window[0] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[1][2] & L1_LC_ctrl_local.lc_self_window[0] & !VE1L53Q;


--L1L499 is slaveregister:inst_slaveregister|i5594~512
--operation mode is normal

L1L499 = (L1_i602 & L1L299 & (VE1L73Q # !L1L103)) & CASCADE(L1L519);


--J1L52 is rate_meters:inst_rate_meters|i212~0
--operation mode is normal

J1L52 = R04_q[10] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L75 is rate_meters:inst_rate_meters|i276~0
--operation mode is normal

J1L75 = R14_q[10] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L42 is rate_meters:inst_rate_meters|i211~0
--operation mode is normal

J1L42 = R04_q[11] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L65 is rate_meters:inst_rate_meters|i275~0
--operation mode is normal

J1L65 = R14_q[11] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L521 is rate_meters:inst_rate_meters|i739~0
--operation mode is normal

J1L521 = R24_q[0] & (L1_RM_ctrl_local.rm_sn_enable[1] # L1_RM_ctrl_local.rm_sn_enable[0]);


--J1L611 is rate_meters:inst_rate_meters|i733~184
--operation mode is normal

J1L611 = !J1_lockout_sn[3] & !J1_lockout_sn[2] & !J1_lockout_sn[1] & !J1_lockout_sn[0];


--J1L711 is rate_meters:inst_rate_meters|i733~185
--operation mode is normal

J1L711 = !J1_lockout_sn[7] & !J1_lockout_sn[6] & !J1_lockout_sn[5];


--J1L161 is rate_meters:inst_rate_meters|i~790
--operation mode is normal

J1L161 = !R24_q[3] # !R24_q[2] # !R24_q[1] # !R24_q[0];


--J1L811 is rate_meters:inst_rate_meters|i733~186
--operation mode is normal

J1L811 = J1L611 & J1L711 & J1L161 & !J1_lockout_sn[4];


--J1_i127 is rate_meters:inst_rate_meters|i127
--operation mode is normal

J1_i127 = J1_RM_daq_disc_old[1] # !TD1_discMPE_pulse & !TD1_discMPE_latch;


--J1_i126 is rate_meters:inst_rate_meters|i126
--operation mode is normal

J1_i126 = J1_RM_daq_disc_old[0] # !TD1_discSPE_pulse & !TD1_discSPE_latch;


--J1L511 is rate_meters:inst_rate_meters|i729~28
--operation mode is normal

J1L511 = L1_RM_ctrl_local.rm_sn_enable[1] & (L1_RM_ctrl_local.rm_sn_enable[0] # !J1_i127) # !L1_RM_ctrl_local.rm_sn_enable[1] & (!J1_i126 # !L1_RM_ctrl_local.rm_sn_enable[0]);


--J1L911 is rate_meters:inst_rate_meters|i733~187
--operation mode is normal

J1L911 = J1L511 # J1_lockout_sn[8] # !J1L811;


--J1L55 is rate_meters:inst_rate_meters|i274~0
--operation mode is normal

J1L55 = R14_q[12] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L32 is rate_meters:inst_rate_meters|i210~0
--operation mode is normal

J1L32 = R04_q[12] & !L1_RM_ctrl_local.rm_rate_enable[1];


--L1L1421 is slaveregister:inst_slaveregister|i5655~138
--operation mode is normal

L1L1421 = L1L302 & (VE1L53Q & VE1L73Q # !L1L103);


--L1_CS_ctrl_local.CS_time[13] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[13]
--operation mode is normal

L1_CS_ctrl_local.CS_time[13]_lut_out = DF1_MASTERHWDATA[13];
L1_CS_ctrl_local.CS_time[13] = DFFE(L1_CS_ctrl_local.CS_time[13]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1_CS_ctrl_local.CS_mode[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[1]
--operation mode is normal

L1_CS_ctrl_local.CS_mode[1]_lut_out = DF1_MASTERHWDATA[13];
L1_CS_ctrl_local.CS_mode[1] = DFFE(L1_CS_ctrl_local.CS_mode[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1L878 is slaveregister:inst_slaveregister|i5463~486
--operation mode is normal

L1L878 = L1_CS_ctrl_local.CS_time[13] & (L1_CS_ctrl_local.CS_mode[1] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[13] & L1_CS_ctrl_local.CS_mode[1] & !VE1L53Q;


--L1L978 is slaveregister:inst_slaveregister|i5463~487
--operation mode is normal

L1L978 = L1_i959 & L1_i763 & L1L488 & L1L878;


--L1L088 is slaveregister:inst_slaveregister|i5463~488
--operation mode is normal

L1L088 = R34_sload_path[45] & (R34_sload_path[13] # VE1L53Q) # !R34_sload_path[45] & R34_sload_path[13] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_up[1][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][5]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[1][5]_lut_out = DF1_MASTERHWDATA[13];
L1_LC_ctrl_local.lc_cable_length_up[1][5] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[1][5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_self_window[3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_window[3]
--operation mode is normal

L1_LC_ctrl_local.lc_self_window[3]_lut_out = DF1_MASTERHWDATA[13];
L1_LC_ctrl_local.lc_self_window[3] = DFFE(L1_LC_ctrl_local.lc_self_window[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L188 is slaveregister:inst_slaveregister|i5463~489
--operation mode is normal

L1L188 = L1_LC_ctrl_local.lc_cable_length_up[1][5] & (L1_LC_ctrl_local.lc_self_window[3] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[1][5] & L1_LC_ctrl_local.lc_self_window[3] & !VE1L53Q;


--L1L288 is slaveregister:inst_slaveregister|i5463~490
--operation mode is normal

L1L288 = L1_i763 & L1L188 & !L1_i959 # !L1_i763 & L1L088;


--L1_LC_ctrl_local.lc_cable_length_down[1][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][5]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[1][5]_lut_out = DF1_MASTERHWDATA[13];
L1_LC_ctrl_local.lc_cable_length_down[1][5] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[1][5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L388 is slaveregister:inst_slaveregister|i5463~491
--operation mode is normal

L1L388 = L1L978 # L1L288 # L1_LC_ctrl_local.lc_cable_length_down[1][5] & L1L859;


--N1L41Q is xfer_time:Inst_xfer_time|AHB_load[13]~reg0
--operation mode is normal

N1L41Q_lut_out = !N1_i5 & (N1L43 & N1L041 # !N1L43 & N1L102Q);
N1L41Q = DFFE(N1L41Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMM_ctrl_local.id[45] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[45]
--operation mode is normal

L1_COMM_ctrl_local.id[45]_lut_out = DF1_MASTERHWDATA[13];
L1_COMM_ctrl_local.id[45] = DFFE(L1_COMM_ctrl_local.id[45]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1L776 is slaveregister:inst_slaveregister|i5207~581
--operation mode is normal

L1L776 = L1_i3270 & N1L41Q & L1L104 # !L1_i3270 & L1_COMM_ctrl_local.id[45];


--L1L876 is slaveregister:inst_slaveregister|i5207~582
--operation mode is normal

L1L876 = L1L556 & L1L164 & L1L154 & L1L776;


--J1_RM_sn_data[13] is rate_meters:inst_rate_meters|RM_sn_data[13]
--operation mode is normal

J1_RM_sn_data[13]_lut_out = R24_q[1];
J1_RM_sn_data[13] = DFFE(J1_RM_sn_data[13]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L976 is slaveregister:inst_slaveregister|i5207~583
--operation mode is normal

L1L976 = L1L813 & J1_RM_sn_data[13] & !L1_i1639 & !VE1L63Q;


--V1_inst16[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[13]
--operation mode is normal

V1_inst16[13]_lut_out = R81_q[13];
V1_inst16[13] = DFFE(V1_inst16[13]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1L086 is slaveregister:inst_slaveregister|i5207~584
--operation mode is normal

L1L086 = L1L556 & (L1L976 # V1_inst16[13] & L1L264);


--L1_COMM_ctrl_local.id[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[13]
--operation mode is normal

L1_COMM_ctrl_local.id[13]_lut_out = DF1_MASTERHWDATA[13];
L1_COMM_ctrl_local.id[13] = DFFE(L1_COMM_ctrl_local.id[13]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L186 is slaveregister:inst_slaveregister|i5207~585
--operation mode is normal

L1L186 = L1_i3069 & L1_COMM_ctrl_local.id[13] & !L1_i3270 # !L1_i3069 & R7_pre_out[13];


--L1L286 is slaveregister:inst_slaveregister|i5207~586
--operation mode is normal

L1L286 = L1L164 & L1L676 & L1L186 & !VE1L53Q;


--J1_RM_rate_SPE[13] is rate_meters:inst_rate_meters|RM_rate_SPE[13]
--operation mode is normal

J1_RM_rate_SPE[13]_lut_out = R14_q[13];
J1_RM_rate_SPE[13] = DFFE(J1_RM_rate_SPE[13]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--J1_RM_rate_MPE[13] is rate_meters:inst_rate_meters|RM_rate_MPE[13]
--operation mode is normal

J1_RM_rate_MPE[13]_lut_out = R04_q[13];
J1_RM_rate_MPE[13] = DFFE(J1_RM_rate_MPE[13]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L386 is slaveregister:inst_slaveregister|i5207~587
--operation mode is normal

L1L386 = VE1L63Q & J1_RM_rate_MPE[13] & !VE1L53Q # !VE1L63Q & J1_RM_rate_SPE[13] & VE1L53Q;


--L1L486 is slaveregister:inst_slaveregister|i5207~588
--operation mode is normal

L1L486 = L1_i1499 & L1_i1583 & L1L386 & !L1_i1653;


--L1L586 is slaveregister:inst_slaveregister|i5207~589
--operation mode is normal

L1L586 = L1_i2901 & R5_sload_path[13] & !L1_i3069 # !L1_i2901 & R8_q[13];


--L1L686 is slaveregister:inst_slaveregister|i5207~590
--operation mode is normal

L1L686 = L1L486 # L1L556 & L1L164 & L1L586;


--L1L786 is slaveregister:inst_slaveregister|i5207~591
--operation mode is normal

L1L786 = L1L876 # L1L086 # L1L286 # L1L686;


--B1L12Q is calibration_sources:inst_calibration_sources|cs_flash_time[13]~reg0
--operation mode is normal

B1L12Q_lut_out = R34_sload_path[13];
B1L12Q = DFFE(B1L12Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--B1L35Q is calibration_sources:inst_calibration_sources|cs_flash_time[45]~reg0
--operation mode is normal

B1L35Q_lut_out = R34_sload_path[45];
B1L35Q = DFFE(B1L35Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L886 is slaveregister:inst_slaveregister|i5207~592
--operation mode is normal

L1L886 = L1_i1499 & B1L35Q & !L1_i1583 # !L1_i1499 & B1L12Q;


--L1_COMM_ctrl_local.tx_head[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[13]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[13]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[13] # !L1L8821 & L1_COMM_ctrl_local.tx_head[13]);
L1_COMM_ctrl_local.tx_head[13] = DFFE(L1_COMM_ctrl_local.tx_head[13]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1_COMM_ctrl_local.rx_tail[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[13]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[13]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[13] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[13]);
L1_COMM_ctrl_local.rx_tail[13] = DFFE(L1_COMM_ctrl_local.rx_tail[13]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L986 is slaveregister:inst_slaveregister|i5207~593
--operation mode is normal

L1L986 = L1_i2716 & L1_COMM_ctrl_local.rx_tail[13] & !L1_i2901 # !L1_i2716 & L1_COMM_ctrl_local.tx_head[13];


--L1L096 is slaveregister:inst_slaveregister|i5207~594
--operation mode is normal

L1L096 = L1L886 # L1L125 & L1L656 & L1L986;


--L1L2421 is slaveregister:inst_slaveregister|i5655~139
--operation mode is normal

L1L2421 = (L1L388 # L1L369 & (L1L786 # L1L096)) & CASCADE(L1L1421);


--L1L278 is slaveregister:inst_slaveregister|i5462~624
--operation mode is normal

L1L278 = R34_sload_path[46] & (R34_sload_path[14] # VE1L53Q) # !R34_sload_path[46] & R34_sload_path[14] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_up[1][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[1][6]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[1][6]_lut_out = DF1_MASTERHWDATA[14];
L1_LC_ctrl_local.lc_cable_length_up[1][6] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[1][6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_self_window[4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_window[4]
--operation mode is normal

L1_LC_ctrl_local.lc_self_window[4]_lut_out = DF1_MASTERHWDATA[14];
L1_LC_ctrl_local.lc_self_window[4] = DFFE(L1_LC_ctrl_local.lc_self_window[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L378 is slaveregister:inst_slaveregister|i5462~625
--operation mode is normal

L1L378 = L1_LC_ctrl_local.lc_cable_length_up[1][6] & (L1_LC_ctrl_local.lc_self_window[4] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[1][6] & L1_LC_ctrl_local.lc_self_window[4] & !VE1L53Q;


--L1L478 is slaveregister:inst_slaveregister|i5462~626
--operation mode is normal

L1L478 = L1_i763 & L1L378 & !L1_i959 # !L1_i763 & L1L278;


--L1_LC_ctrl_local.lc_cable_length_down[1][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[1][6]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[1][6]_lut_out = DF1_MASTERHWDATA[14];
L1_LC_ctrl_local.lc_cable_length_down[1][6] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[1][6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L578 is slaveregister:inst_slaveregister|i5462~627
--operation mode is normal

L1L578 = L1L478 # L1_LC_ctrl_local.lc_cable_length_down[1][6] & L1L219 & !L1_i1078;


--L1_CS_ctrl_local.CS_time[14] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[14]
--operation mode is normal

L1_CS_ctrl_local.CS_time[14]_lut_out = DF1_MASTERHWDATA[14];
L1_CS_ctrl_local.CS_time[14] = DFFE(L1_CS_ctrl_local.CS_time[14]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1_CS_ctrl_local.CS_mode[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[2]
--operation mode is normal

L1_CS_ctrl_local.CS_mode[2]_lut_out = DF1_MASTERHWDATA[14];
L1_CS_ctrl_local.CS_mode[2] = DFFE(L1_CS_ctrl_local.CS_mode[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1L678 is slaveregister:inst_slaveregister|i5462~628
--operation mode is normal

L1L678 = L1L488 & (VE1L53Q & L1_CS_ctrl_local.CS_time[14] # !VE1L53Q & L1_CS_ctrl_local.CS_mode[2]);


--L1L7321 is slaveregister:inst_slaveregister|i5654~66
--operation mode is normal

L1L7321 = (L1L578 # L1L069 & (L1L778 # L1L678)) & CASCADE(L1L9721);


--L1L4321 is slaveregister:inst_slaveregister|i5653~78
--operation mode is normal

L1L4321 = L1L103 & SD1_start_address[15] & VE1L53Q & !VE1L73Q;


--L1L399 is slaveregister:inst_slaveregister|i5594~511
--operation mode is normal

L1L399 = L1_i412 & (VE1L73Q # !L1L103) # !L1_i412 & !L1L403 & (VE1L73Q # !L1L103);


--L1_COMM_ctrl_local.tx_head[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[15]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[15]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[15] # !L1L8821 & L1_COMM_ctrl_local.tx_head[15]);
L1_COMM_ctrl_local.tx_head[15] = DFFE(L1_COMM_ctrl_local.tx_head[15]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1_COMM_ctrl_local.rx_tail[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[15]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[15]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[15] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[15]);
L1_COMM_ctrl_local.rx_tail[15] = DFFE(L1_COMM_ctrl_local.rx_tail[15]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L756 is slaveregister:inst_slaveregister|i5205~789
--operation mode is normal

L1L756 = L1_i2716 & L1_COMM_ctrl_local.rx_tail[15] & !L1_i2901 # !L1_i2716 & L1_COMM_ctrl_local.tx_head[15];


--L1L856 is slaveregister:inst_slaveregister|i5205~790
--operation mode is normal

L1L856 = L1L125 & L1L656 & (L1L076 # L1L756);


--J1_RM_rate_SPE[15] is rate_meters:inst_rate_meters|RM_rate_SPE[15]
--operation mode is normal

J1_RM_rate_SPE[15]_lut_out = R14_q[15];
J1_RM_rate_SPE[15] = DFFE(J1_RM_rate_SPE[15]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--J1_RM_rate_MPE[15] is rate_meters:inst_rate_meters|RM_rate_MPE[15]
--operation mode is normal

J1_RM_rate_MPE[15]_lut_out = R04_q[15];
J1_RM_rate_MPE[15] = DFFE(J1_RM_rate_MPE[15]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L956 is slaveregister:inst_slaveregister|i5205~791
--operation mode is normal

L1L956 = VE1L63Q & J1_RM_rate_MPE[15] & !VE1L53Q # !VE1L63Q & J1_RM_rate_SPE[15] & VE1L53Q;


--L1L066 is slaveregister:inst_slaveregister|i5205~792
--operation mode is normal

L1L066 = L1_i1499 & L1_i1583 & L1L956 & !L1_i1653;


--B1L32Q is calibration_sources:inst_calibration_sources|cs_flash_time[15]~reg0
--operation mode is normal

B1L32Q_lut_out = R34_sload_path[15];
B1L32Q = DFFE(B1L32Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--B1L55Q is calibration_sources:inst_calibration_sources|cs_flash_time[47]~reg0
--operation mode is normal

B1L55Q_lut_out = R34_sload_path[47];
B1L55Q = DFFE(B1L55Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L166 is slaveregister:inst_slaveregister|i5205~793
--operation mode is normal

L1L166 = L1_i1499 & B1L55Q & !L1_i1583 # !L1_i1499 & B1L32Q;


--J1_RM_sn_data[15] is rate_meters:inst_rate_meters|RM_sn_data[15]
--operation mode is normal

J1_RM_sn_data[15]_lut_out = R24_q[3];
J1_RM_sn_data[15] = DFFE(J1_RM_sn_data[15]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L266 is slaveregister:inst_slaveregister|i5205~794
--operation mode is normal

L1L266 = L1_i1499 & L1L064 & J1_RM_sn_data[15] & !L1L723;


--L1L366 is slaveregister:inst_slaveregister|i5205~795
--operation mode is normal

L1L366 = L1L066 # L1L166 # L1L266;


--L1L668 is slaveregister:inst_slaveregister|i5461~474
--operation mode is normal

L1L668 = L1L509 & (L1L966 # L1L856 # L1L366);


--L1_LC_ctrl_local.lc_self_window[5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_self_window[5]
--operation mode is normal

L1_LC_ctrl_local.lc_self_window[5]_lut_out = DF1_MASTERHWDATA[15];
L1_LC_ctrl_local.lc_self_window[5] = DFFE(L1_LC_ctrl_local.lc_self_window[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L768 is slaveregister:inst_slaveregister|i5461~475
--operation mode is normal

L1L768 = L1_i763 & L1_LC_ctrl_local.lc_self_window[5] & !L1_i959 & !VE1L53Q;


--L1L868 is slaveregister:inst_slaveregister|i5461~476
--operation mode is normal

L1L868 = R34_sload_path[15] & !L1_i763 & !VE1L53Q;


--L1L968 is slaveregister:inst_slaveregister|i5461~477
--operation mode is normal

L1L968 = L1L613 & L1L433 & R34_sload_path[47] & !VE1L14Q;


--L1_CS_ctrl_local.CS_time[15] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[15]
--operation mode is normal

L1_CS_ctrl_local.CS_time[15]_lut_out = DF1_MASTERHWDATA[15];
L1_CS_ctrl_local.CS_time[15] = DFFE(L1_CS_ctrl_local.CS_time[15]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L078 is slaveregister:inst_slaveregister|i5461~478
--operation mode is normal

L1L078 = L1L968 # L1L488 & L1_CS_ctrl_local.CS_time[15] & L1L109;


--L1L178 is slaveregister:inst_slaveregister|i5461~479
--operation mode is normal

L1L178 = L1L768 # L1L868 # VE1L53Q & L1L078;


--L1L5321 is slaveregister:inst_slaveregister|i5653~80
--operation mode is normal

L1L5321 = (L1L4321 # L1L399 & (L1L668 # L1L178)) & CASCADE(L1L602);


--L1L454 is slaveregister:inst_slaveregister|i4980~113
--operation mode is normal

L1L454 = (L1_i2439 & L1_i2901 # !VE1L53Q) & CASCADE(L1L254);

--L1L854 is slaveregister:inst_slaveregister|i4980~118
--operation mode is normal

L1L854 = (L1_i2439 & L1_i2901 # !VE1L53Q) & CASCADE(L1L254);


--L1L254 is slaveregister:inst_slaveregister|i4980~107
--operation mode is normal

L1L254 = L1_i2341 # !L1L433 & !L1L233 # !VE1L53Q;


--L1L554 is slaveregister:inst_slaveregister|i4980~114
--operation mode is normal

L1L554 = (VE1L53Q # L1_i2439 & L1_i2901) & CASCADE(L1L754);


--L1L1321 is slaveregister:inst_slaveregister|i5652~534
--operation mode is normal

L1L1321 = (L1_CS_ctrl_local.CS_offset[0] & !L1_i1176 & !VE1L63Q & !VE1L53Q) & CASCADE(L1L2321);


--J1L91 is rate_meters:inst_rate_meters|i206~0
--operation mode is normal

J1L91 = R04_q[16] & !L1_RM_ctrl_local.rm_rate_enable[1];


--N1L181 is xfer_time:Inst_xfer_time|i~413
--operation mode is normal

N1L181 = !R44_sload_path[15] # !R44_sload_path[14] # !R44_sload_path[13] # !R44_sload_path[0];


--N1L281 is xfer_time:Inst_xfer_time|i~414
--operation mode is normal

N1L281 = !R44_sload_path[12] # !R44_sload_path[11] # !R44_sload_path[10] # !R44_sload_path[9];


--N1L381 is xfer_time:Inst_xfer_time|i~415
--operation mode is normal

N1L381 = !R44_sload_path[8] # !R44_sload_path[7] # !R44_sload_path[6] # !R44_sload_path[5];


--N1L481 is xfer_time:Inst_xfer_time|i~416
--operation mode is normal

N1L481 = !R44_sload_path[4] # !R44_sload_path[3] # !R44_sload_path[2] # !R44_sload_path[1];


--N1L581 is xfer_time:Inst_xfer_time|i~417
--operation mode is normal

N1L581 = N1L181 # N1L281 # N1L381 # N1L481;


--N1L502Q is xfer_time:Inst_xfer_time|max_cnt[15]~0
--operation mode is normal

N1L502Q_lut_out = !N1_i5 & (N1L05 & N1L571 # !N1L05 & N1L502Q);
N1L502Q = DFFE(N1L502Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1L15 is rate_meters:inst_rate_meters|i270~0
--operation mode is normal

J1L15 = R14_q[16] & !L1_RM_ctrl_local.rm_rate_enable[0];


--L1_CS_ctrl_local.CS_time[17] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[17]
--operation mode is normal

L1_CS_ctrl_local.CS_time[17]_lut_out = DF1_MASTERHWDATA[17];
L1_CS_ctrl_local.CS_time[17] = DFFE(L1_CS_ctrl_local.CS_time[17]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L448 is slaveregister:inst_slaveregister|i5395~1697
--operation mode is normal

L1L448 = L1_CS_ctrl_local.CS_time[17] & (L1_CS_ctrl_local.CS_offset[1] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[17] & L1_CS_ctrl_local.CS_offset[1] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_down[2][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][1]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[2][1]_lut_out = !DF1_MASTERHWDATA[17];
L1_LC_ctrl_local.lc_cable_length_down[2][1] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[2][1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L548 is slaveregister:inst_slaveregister|i5395~1698
--operation mode is normal

L1L548 = L1L488 & (L1L448 # !L1_i1078 & !L1_LC_ctrl_local.lc_cable_length_down[2][1]) # !L1L488 & !L1_i1078 & !L1_LC_ctrl_local.lc_cable_length_down[2][1];


--L1_LC_ctrl_local.lc_pre_window[1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[1]
--operation mode is normal

L1_LC_ctrl_local.lc_pre_window[1]_lut_out = DF1_MASTERHWDATA[17];
L1_LC_ctrl_local.lc_pre_window[1] = DFFE(L1_LC_ctrl_local.lc_pre_window[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1_LC_ctrl_local.lc_cable_length_up[2][1] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][1]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[2][1]_lut_out = !DF1_MASTERHWDATA[17];
L1_LC_ctrl_local.lc_cable_length_up[2][1] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[2][1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1L648 is slaveregister:inst_slaveregister|i5395~1699
--operation mode is normal

L1L648 = L1_LC_ctrl_local.lc_pre_window[1] & (!L1_LC_ctrl_local.lc_cable_length_up[2][1] # !VE1L53Q) # !L1_LC_ctrl_local.lc_pre_window[1] & VE1L53Q & !L1_LC_ctrl_local.lc_cable_length_up[2][1];


--L1L748 is slaveregister:inst_slaveregister|i5395~1700
--operation mode is normal

L1L748 = L1_i1064 & L1L548 # !L1_i1064 & (VE1L63Q & L1L548 # !VE1L63Q & L1L648);


--B1L52Q is calibration_sources:inst_calibration_sources|cs_flash_time[17]~reg0
--operation mode is normal

B1L52Q_lut_out = R34_sload_path[17];
B1L52Q = DFFE(B1L52Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L848 is slaveregister:inst_slaveregister|i5395~1701
--operation mode is normal

L1L848 = L1_i959 & L1_i1078 & B1L52Q & !L1_i1499;


--L1_COMM_ctrl_local.id[17] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[17]
--operation mode is normal

L1_COMM_ctrl_local.id[17]_lut_out = DF1_MASTERHWDATA[17];
L1_COMM_ctrl_local.id[17] = DFFE(L1_COMM_ctrl_local.id[17]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L948 is slaveregister:inst_slaveregister|i5395~1702
--operation mode is normal

L1L948 = L1L8501 & L1_COMM_ctrl_local.id[17] & L1L7021 & !L1L723;


--J1_RM_rate_SPE[17] is rate_meters:inst_rate_meters|RM_rate_SPE[17]
--operation mode is normal

J1_RM_rate_SPE[17]_lut_out = R14_q[17];
J1_RM_rate_SPE[17] = DFFE(J1_RM_rate_SPE[17]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1_RM_ctrl_local.rm_rate_dead[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[1]
--operation mode is normal

L1_RM_ctrl_local.rm_rate_dead[1]_lut_out = DF1_MASTERHWDATA[17];
L1_RM_ctrl_local.rm_rate_dead[1] = DFFE(L1_RM_ctrl_local.rm_rate_dead[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L3541);


--L1L058 is slaveregister:inst_slaveregister|i5395~1703
--operation mode is normal

L1L058 = J1_RM_rate_SPE[17] & (L1_RM_ctrl_local.rm_rate_dead[1] # VE1L53Q) # !J1_RM_rate_SPE[17] & L1_RM_ctrl_local.rm_rate_dead[1] & !VE1L53Q;


--L1L158 is slaveregister:inst_slaveregister|i5395~1704
--operation mode is normal

L1L158 = L1L623 & L1L058 & !L1_i1639 & !VE1L63Q;


--J1_RM_sn_data[17] is rate_meters:inst_rate_meters|RM_sn_data[17]
--operation mode is normal

J1_RM_sn_data[17]_lut_out = J1_RM_sn_data_int[17];
J1_RM_sn_data[17] = DFFE(J1_RM_sn_data[17]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1_RM_ctrl_local.rm_sn_dead[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[1]
--operation mode is normal

L1_RM_ctrl_local.rm_sn_dead[1]_lut_out = DF1_MASTERHWDATA[17];
L1_RM_ctrl_local.rm_sn_dead[1] = DFFE(L1_RM_ctrl_local.rm_sn_dead[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L0641);


--L1L258 is slaveregister:inst_slaveregister|i5395~1705
--operation mode is normal

L1L258 = J1_RM_sn_data[17] & (L1_RM_ctrl_local.rm_sn_dead[1] # VE1L53Q) # !J1_RM_sn_data[17] & L1_RM_ctrl_local.rm_sn_dead[1] & !VE1L53Q;


--L1L358 is slaveregister:inst_slaveregister|i5395~1706
--operation mode is normal

L1L358 = L1L158 # L1L7501 & L1L258 & !L1L033;


--J1_RM_rate_MPE[17] is rate_meters:inst_rate_meters|RM_rate_MPE[17]
--operation mode is normal

J1_RM_rate_MPE[17]_lut_out = R04_q[17];
J1_RM_rate_MPE[17] = DFFE(J1_RM_rate_MPE[17]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L458 is slaveregister:inst_slaveregister|i5395~1707
--operation mode is normal

L1L458 = L1L358 # L1L033 & J1_RM_rate_MPE[17] & !L1L723;


--L1_COMPR_ctrl_local.ATWDb3thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[1]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb3thres[1]_lut_out = DF1_MASTERHWDATA[17];
L1_COMPR_ctrl_local.ATWDb3thres[1] = DFFE(L1_COMPR_ctrl_local.ATWDb3thres[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1_COMPR_ctrl_local.ATWDb1thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[1]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb1thres[1]_lut_out = DF1_MASTERHWDATA[17];
L1_COMPR_ctrl_local.ATWDb1thres[1] = DFFE(L1_COMPR_ctrl_local.ATWDb1thres[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L558 is slaveregister:inst_slaveregister|i5395~1708
--operation mode is normal

L1L558 = L1_COMPR_ctrl_local.ATWDb3thres[1] & (L1_COMPR_ctrl_local.ATWDb1thres[1] # VE1L53Q) # !L1_COMPR_ctrl_local.ATWDb3thres[1] & L1_COMPR_ctrl_local.ATWDb1thres[1] & !VE1L53Q;


--L1L658 is slaveregister:inst_slaveregister|i5395~1709
--operation mode is normal

L1L658 = L1L613 & L1L163 & L1L558 & !L1L553;


--N1L81Q is xfer_time:Inst_xfer_time|AHB_load[17]~reg0
--operation mode is normal

N1L81Q_lut_out = !N1_i5 & (N1L05 & N1L741 # !N1L05 & N1_max_cnt[1]);
N1L81Q = DFFE(N1L81Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L758 is slaveregister:inst_slaveregister|i5395~1710
--operation mode is normal

L1L758 = L1L658 # L1L363 & (N1L81Q # !VE1L53Q);


--L1_COMPR_ctrl_local.ATWDa3thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[1]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa3thres[1]_lut_out = DF1_MASTERHWDATA[17];
L1_COMPR_ctrl_local.ATWDa3thres[1] = DFFE(L1_COMPR_ctrl_local.ATWDa3thres[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1_COMPR_ctrl_local.ATWDa1thres[1] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[1]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa1thres[1]_lut_out = DF1_MASTERHWDATA[17];
L1_COMPR_ctrl_local.ATWDa1thres[1] = DFFE(L1_COMPR_ctrl_local.ATWDa1thres[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L858 is slaveregister:inst_slaveregister|i5395~1711
--operation mode is normal

L1L858 = L1_COMPR_ctrl_local.ATWDa3thres[1] & (L1_COMPR_ctrl_local.ATWDa1thres[1] # VE1L53Q) # !L1_COMPR_ctrl_local.ATWDa3thres[1] & L1_COMPR_ctrl_local.ATWDa1thres[1] & !VE1L53Q;


--L1L958 is slaveregister:inst_slaveregister|i5395~1712
--operation mode is normal

L1L958 = VE1L63Q & (L1_i3544 & L1L758 # !L1_i3544 & L1L858) # !VE1L63Q & L1L758;


--L1L068 is slaveregister:inst_slaveregister|i5395~1713
--operation mode is normal

L1L068 = L1L7021 & L1L248 & L1L958 & !L1L723;


--L1L168 is slaveregister:inst_slaveregister|i5395~1714
--operation mode is normal

L1L168 = L1L397 & (L1L948 # L1L458 # L1L068);


--L1L4021 is slaveregister:inst_slaveregister|i5651~76
--operation mode is normal

L1L4021 = (L1L748 # L1L449 & (L1L848 # L1L168)) & CASCADE(L1L3021);


--L1L3021 is slaveregister:inst_slaveregister|i5651~75
--operation mode is normal

L1L3021 = L1L7721 & (VE1L14Q # !L1L433 # !L1L613);


--L1_CS_ctrl_local.CS_time[18] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[18]
--operation mode is normal

L1_CS_ctrl_local.CS_time[18]_lut_out = DF1_MASTERHWDATA[18];
L1_CS_ctrl_local.CS_time[18] = DFFE(L1_CS_ctrl_local.CS_time[18]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L048 is slaveregister:inst_slaveregister|i5394~1690
--operation mode is normal

L1L048 = L1_CS_ctrl_local.CS_time[18] & (L1_CS_ctrl_local.CS_offset[2] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[18] & L1_CS_ctrl_local.CS_offset[2] & !VE1L53Q;


--L1_LC_ctrl_local.lc_cable_length_down[2][2] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][2]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[2][2]_lut_out = DF1_MASTERHWDATA[18];
L1_LC_ctrl_local.lc_cable_length_down[2][2] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[2][2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L148 is slaveregister:inst_slaveregister|i5394~1692
--operation mode is normal

L1L148 = (L1L488 & (L1L048 # L1_LC_ctrl_local.lc_cable_length_down[2][2] & !L1_i1078) # !L1L488 & L1_LC_ctrl_local.lc_cable_length_down[2][2] & !L1_i1078) & CASCADE(L1L113);


--J1L94 is rate_meters:inst_rate_meters|i268~0
--operation mode is normal

J1L94 = R14_q[18] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L71 is rate_meters:inst_rate_meters|i204~0
--operation mode is normal

J1L71 = R04_q[18] & !L1_RM_ctrl_local.rm_rate_enable[1];


--L1L697 is slaveregister:inst_slaveregister|i5393~1235
--operation mode is normal

L1L697 = L1_i959 & L1_i1078 & L1L4901 & L1L297;


--J1_RM_sn_data[19] is rate_meters:inst_rate_meters|RM_sn_data[19]
--operation mode is normal

J1_RM_sn_data[19]_lut_out = J1_RM_sn_data_int[19];
J1_RM_sn_data[19] = DFFE(J1_RM_sn_data[19]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L797 is slaveregister:inst_slaveregister|i5393~1236
--operation mode is normal

L1L797 = L1L697 & (L1L718 # L1L064 & J1_RM_sn_data[19]);


--J1_RM_rate_SPE[19] is rate_meters:inst_rate_meters|RM_rate_SPE[19]
--operation mode is normal

J1_RM_rate_SPE[19]_lut_out = R14_q[19];
J1_RM_rate_SPE[19] = DFFE(J1_RM_rate_SPE[19]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1_RM_ctrl_local.rm_rate_dead[3] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[3]
--operation mode is normal

L1_RM_ctrl_local.rm_rate_dead[3]_lut_out = DF1_MASTERHWDATA[19];
L1_RM_ctrl_local.rm_rate_dead[3] = DFFE(L1_RM_ctrl_local.rm_rate_dead[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L3541);


--L1L897 is slaveregister:inst_slaveregister|i5393~1237
--operation mode is normal

L1L897 = J1_RM_rate_SPE[19] & (L1_RM_ctrl_local.rm_rate_dead[3] # VE1L53Q) # !J1_RM_rate_SPE[19] & L1_RM_ctrl_local.rm_rate_dead[3] & !VE1L53Q;


--L1L997 is slaveregister:inst_slaveregister|i5393~1238
--operation mode is normal

L1L997 = L1L623 & L1L897 & !L1_i1639 & !VE1L63Q;


--L1L008 is slaveregister:inst_slaveregister|i5393~1239
--operation mode is normal

L1L008 = L1_i959 & L1_i1078 & L1L4901 & L1L997;


--L1L108 is slaveregister:inst_slaveregister|i5393~1240
--operation mode is normal

L1L108 = L1_i959 & L1L449 & (L1_i1064 # !L1L227);


--B1L72Q is calibration_sources:inst_calibration_sources|cs_flash_time[19]~reg0
--operation mode is normal

B1L72Q_lut_out = R34_sload_path[19];
B1L72Q = DFFE(B1L72Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L208 is slaveregister:inst_slaveregister|i5393~1241
--operation mode is normal

L1L208 = B1L72Q & VE1L63Q & VE1L53Q & !L1_i1176;


--J1_RM_rate_MPE[19] is rate_meters:inst_rate_meters|RM_rate_MPE[19]
--operation mode is normal

J1_RM_rate_MPE[19]_lut_out = R04_q[19];
J1_RM_rate_MPE[19] = DFFE(J1_RM_rate_MPE[19]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L308 is slaveregister:inst_slaveregister|i5393~1242
--operation mode is normal

L1L308 = L1_i1499 & L1_i1583 & J1_RM_rate_MPE[19] & L1L437;


--L1L408 is slaveregister:inst_slaveregister|i5393~1243
--operation mode is normal

L1L408 = L1L008 # L1L108 & (L1L208 # L1L308);


--L1L354 is slaveregister:inst_slaveregister|i4980~111
--operation mode is normal

L1L354 = L1L454 & L1L1921 & L1L654 & !L1L7821;


--N1L02Q is xfer_time:Inst_xfer_time|AHB_load[19]~reg0
--operation mode is normal

N1L02Q_lut_out = !N1_i5 & (N1L05 & N1L151 # !N1L05 & N1_max_cnt[3]);
N1L02Q = DFFE(N1L02Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L508 is slaveregister:inst_slaveregister|i5393~1244
--operation mode is normal

L1L508 = L1_i1176 & L1L169 & N1L02Q & !L1L753;


--L1L608 is slaveregister:inst_slaveregister|i5393~1245
--operation mode is normal

L1L608 = L1L408 # L1L104 & L1L354 & L1L508;


--L1_LC_ctrl_local.lc_cable_length_up[2][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][3]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[2][3]_lut_out = DF1_MASTERHWDATA[19];
L1_LC_ctrl_local.lc_cable_length_up[2][3] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[2][3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_pre_window[3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_pre_window[3]
--operation mode is normal

L1_LC_ctrl_local.lc_pre_window[3]_lut_out = DF1_MASTERHWDATA[19];
L1_LC_ctrl_local.lc_pre_window[3] = DFFE(L1_LC_ctrl_local.lc_pre_window[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L708 is slaveregister:inst_slaveregister|i5393~1246
--operation mode is normal

L1L708 = L1_LC_ctrl_local.lc_cable_length_up[2][3] & (L1_LC_ctrl_local.lc_pre_window[3] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[2][3] & L1_LC_ctrl_local.lc_pre_window[3] & !VE1L53Q;


--L1_CS_ctrl_local.CS_time[19] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[19]
--operation mode is normal

L1_CS_ctrl_local.CS_time[19]_lut_out = DF1_MASTERHWDATA[19];
L1_CS_ctrl_local.CS_time[19] = DFFE(L1_CS_ctrl_local.CS_time[19]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L808 is slaveregister:inst_slaveregister|i5393~1247
--operation mode is normal

L1L808 = L1_CS_ctrl_local.CS_time[19] & VE1L53Q & !VE1L63Q;


--L1L908 is slaveregister:inst_slaveregister|i5393~1248
--operation mode is normal

L1L908 = L1_i959 & L1L808 & !L1_i1176 # !L1_i959 & L1L708;


--L1_LC_ctrl_local.lc_cable_length_down[2][3] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][3]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[2][3]_lut_out = DF1_MASTERHWDATA[19];
L1_LC_ctrl_local.lc_cable_length_down[2][3] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[2][3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L018 is slaveregister:inst_slaveregister|i5393~1249
--operation mode is normal

L1L018 = L1_LC_ctrl_local.lc_cable_length_down[2][3] & VE1L63Q & !L1_i1064 & !VE1L53Q;


--L1L118 is slaveregister:inst_slaveregister|i5393~1250
--operation mode is normal

L1L118 = L1_CS_ctrl_local.CS_offset[3] & !L1_i1176 & !VE1L63Q & !VE1L53Q;


--L1L218 is slaveregister:inst_slaveregister|i5393~1251
--operation mode is normal

L1L218 = L1L908 # L1_i959 & (L1L018 # L1L118);


--L1L1911 is slaveregister:inst_slaveregister|i5649~49
--operation mode is normal

L1L1911 = (L1L797 # L1L608 # L1L818 # L1L218) & CASCADE(L1L9911);


--J1L74 is rate_meters:inst_rate_meters|i266~0
--operation mode is normal

J1L74 = R14_q[20] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L51 is rate_meters:inst_rate_meters|i202~0
--operation mode is normal

J1L51 = R04_q[20] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L64 is rate_meters:inst_rate_meters|i265~0
--operation mode is normal

J1L64 = R14_q[21] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L41 is rate_meters:inst_rate_meters|i201~0
--operation mode is normal

J1L41 = R04_q[21] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1_RM_rate_SPE[22] is rate_meters:inst_rate_meters|RM_rate_SPE[22]
--operation mode is normal

J1_RM_rate_SPE[22]_lut_out = R14_q[22];
J1_RM_rate_SPE[22] = DFFE(J1_RM_rate_SPE[22]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1L5311 is slaveregister:inst_slaveregister|i5646~773
--operation mode is normal

L1L5311 = L1L623 & J1_RM_rate_SPE[22] & !L1_i1639 & !VE1L63Q;


--J1_RM_sn_data[22] is rate_meters:inst_rate_meters|RM_sn_data[22]
--operation mode is normal

J1_RM_sn_data[22]_lut_out = J1_RM_sn_data_int[22];
J1_RM_sn_data[22] = DFFE(J1_RM_sn_data[22]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L6311 is slaveregister:inst_slaveregister|i5646~774
--operation mode is normal

L1L6311 = VE1L53Q & (L1L5311 # J1_RM_sn_data[22] & L1L7501);


--J1_RM_rate_MPE[22] is rate_meters:inst_rate_meters|RM_rate_MPE[22]
--operation mode is normal

J1_RM_rate_MPE[22]_lut_out = R04_q[22];
J1_RM_rate_MPE[22] = DFFE(J1_RM_rate_MPE[22]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L7311 is slaveregister:inst_slaveregister|i5646~775
--operation mode is normal

L1L7311 = L1L227 & J1_RM_rate_MPE[22] & !L1_i1653 & !L1L723;


--L1_RM_ctrl_local.rm_rate_dead[6] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[6]
--operation mode is normal

L1_RM_ctrl_local.rm_rate_dead[6]_lut_out = DF1_MASTERHWDATA[22];
L1_RM_ctrl_local.rm_rate_dead[6] = DFFE(L1_RM_ctrl_local.rm_rate_dead[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L3541);


--L1L8311 is slaveregister:inst_slaveregister|i5646~776
--operation mode is normal

L1L8311 = L1L6311 # L1L7311 # L1L823 & L1_RM_ctrl_local.rm_rate_dead[6];


--L1_COMM_ctrl_local.id[22] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[22]
--operation mode is normal

L1_COMM_ctrl_local.id[22]_lut_out = DF1_MASTERHWDATA[22];
L1_COMM_ctrl_local.id[22] = DFFE(L1_COMM_ctrl_local.id[22]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L9311 is slaveregister:inst_slaveregister|i5646~777
--operation mode is normal

L1L9311 = L1_COMM_ctrl_local.id[22] & !L1_i3270 & !VE1L53Q;


--L1_COMPR_ctrl_local.ATWDb3thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[6]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb3thres[6]_lut_out = DF1_MASTERHWDATA[22];
L1_COMPR_ctrl_local.ATWDb3thres[6] = DFFE(L1_COMPR_ctrl_local.ATWDb3thres[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1_COMPR_ctrl_local.ATWDb1thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[6]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb1thres[6]_lut_out = DF1_MASTERHWDATA[22];
L1_COMPR_ctrl_local.ATWDb1thres[6] = DFFE(L1_COMPR_ctrl_local.ATWDb1thres[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L0411 is slaveregister:inst_slaveregister|i5646~778
--operation mode is normal

L1L0411 = L1_COMPR_ctrl_local.ATWDb3thres[6] & (L1_COMPR_ctrl_local.ATWDb1thres[6] # VE1L53Q) # !L1_COMPR_ctrl_local.ATWDb3thres[6] & L1_COMPR_ctrl_local.ATWDb1thres[6] & !VE1L53Q;


--L1L1411 is slaveregister:inst_slaveregister|i5646~779
--operation mode is normal

L1L1411 = L1L613 & L1L163 & L1L0411 & !L1L553;


--L1L2411 is slaveregister:inst_slaveregister|i5646~780
--operation mode is normal

L1L2411 = L1_i3544 & (L1L2511 # L1L1411) # !L1_i3544 & !VE1L63Q & (L1L2511 # L1L1411);


--L1L3411 is slaveregister:inst_slaveregister|i5646~781
--operation mode is normal

L1L3411 = L1L9311 # L1L248 & (L1L1511 # L1L2411);


--L1L8411 is slaveregister:inst_slaveregister|i5646~795
--operation mode is normal

L1L8411 = (L1L8311 # L1L7021 & L1L3411 & !L1L723) & CASCADE(L1L4411);


--L1L4411 is slaveregister:inst_slaveregister|i5646~783
--operation mode is normal

L1L4411 = L1_i1176 & L1_i1583 & L1L8021 & !L1L389;


--L1_LC_ctrl_local.lc_cable_length_down[2][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[2][6]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[2][6]_lut_out = DF1_MASTERHWDATA[22];
L1_LC_ctrl_local.lc_cable_length_down[2][6] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[2][6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L9411 is slaveregister:inst_slaveregister|i5646~796
--operation mode is normal

L1L9411 = (L1_i959 & L1_i763 & L1_LC_ctrl_local.lc_cable_length_down[2][6] & !L1_i1078) & CASCADE(L1L3401);


--L1_LC_ctrl_local.lc_cable_length_up[2][6] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[2][6]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[2][6]_lut_out = DF1_MASTERHWDATA[22];
L1_LC_ctrl_local.lc_cable_length_up[2][6] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[2][6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--B1L03Q is calibration_sources:inst_calibration_sources|cs_flash_time[22]~reg0
--operation mode is normal

B1L03Q_lut_out = R34_sload_path[22];
B1L03Q = DFFE(B1L03Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[22] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[22]
--operation mode is normal

L1_CS_ctrl_local.CS_time[22]_lut_out = DF1_MASTERHWDATA[22];
L1_CS_ctrl_local.CS_time[22] = DFFE(L1_CS_ctrl_local.CS_time[22]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L5411 is slaveregister:inst_slaveregister|i5646~785
--operation mode is normal

L1L5411 = B1L03Q & (L1_CS_ctrl_local.CS_time[22] # VE1L63Q) # !B1L03Q & L1_CS_ctrl_local.CS_time[22] & !VE1L63Q;


--L1L6411 is slaveregister:inst_slaveregister|i5646~786
--operation mode is normal

L1L6411 = L1_i959 & L1L5411 & !L1_i1176 # !L1_i959 & L1_LC_ctrl_local.lc_cable_length_up[2][6];


--L1L0511 is slaveregister:inst_slaveregister|i5646~797
--operation mode is normal

L1L0511 = (L1_i763 & VE1L53Q & (VE1L73Q # !L1L103)) & CASCADE(L1L6411);


--L1L568 is slaveregister:inst_slaveregister|i5421~75
--operation mode is normal

L1L568 = (L1_i1064 & (VE1L63Q # VE1L53Q # L1_i1176) # !L1_i1064 & VE1L63Q & VE1L53Q) & CASCADE(L1_i770);


--L1_i770 is slaveregister:inst_slaveregister|i770
--operation mode is normal

L1_i770 = VE1L14Q # !VE1L53Q # !L1L433 # !L1L613;


--J1_RM_rate_MPE[23] is rate_meters:inst_rate_meters|RM_rate_MPE[23]
--operation mode is normal

J1_RM_rate_MPE[23]_lut_out = R04_q[23];
J1_RM_rate_MPE[23] = DFFE(J1_RM_rate_MPE[23]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L9211 is slaveregister:inst_slaveregister|i5645~751
--operation mode is normal

L1L9211 = (J1_RM_rate_MPE[23] & (L1L323 # VE1L14Q # !L1L613)) & CASCADE(L1L347);


--L1_COMPR_ctrl_local.ATWDb1thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[7]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb1thres[7]_lut_out = DF1_MASTERHWDATA[23];
L1_COMPR_ctrl_local.ATWDb1thres[7] = DFFE(L1_COMPR_ctrl_local.ATWDb1thres[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L863 is slaveregister:inst_slaveregister|i4398~34
--operation mode is normal

L1L863 = L1L613 & L1L163 & L1_COMPR_ctrl_local.ATWDb1thres[7] & !L1L553;


--L1_COMPR_ctrl_local.ATWDa3thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[7]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa3thres[7]_lut_out = DF1_MASTERHWDATA[23];
L1_COMPR_ctrl_local.ATWDa3thres[7] = DFFE(L1_COMPR_ctrl_local.ATWDa3thres[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1_COMPR_ctrl_local.ATWDa1thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[7]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa1thres[7]_lut_out = DF1_MASTERHWDATA[23];
L1_COMPR_ctrl_local.ATWDa1thres[7] = DFFE(L1_COMPR_ctrl_local.ATWDa1thres[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L873 is slaveregister:inst_slaveregister|i4462~69
--operation mode is normal

L1L873 = VE1L53Q & (L1_COMPR_ctrl_local.ATWDa3thres[7] # !L1L753) # !VE1L53Q & L1L753 & L1_COMPR_ctrl_local.ATWDa1thres[7];


--N1L42Q is xfer_time:Inst_xfer_time|AHB_load[23]~reg0
--operation mode is normal

N1L42Q_lut_out = !N1_i5 & (N1L05 & N1L951 # !N1L05 & N1_max_cnt[7]);
N1L42Q = DFFE(N1L42Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMPR_ctrl_local.ATWDb3thres[7] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[7]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb3thres[7]_lut_out = DF1_MASTERHWDATA[23];
L1_COMPR_ctrl_local.ATWDb3thres[7] = DFFE(L1_COMPR_ctrl_local.ATWDb3thres[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1L963 is slaveregister:inst_slaveregister|i4398~68
--operation mode is normal

L1L963 = L1_i3759 & N1L42Q & L1L104 # !L1_i3759 & L1_COMPR_ctrl_local.ATWDb3thres[7];


--L1L973 is slaveregister:inst_slaveregister|i4462~70
--operation mode is normal

L1L973 = L1L873 & (L1L753 # L1L963) # !L1L873 & L1L863 & !L1L753;


--L1L0311 is slaveregister:inst_slaveregister|i5645~752
--operation mode is normal

L1L0311 = (L1L973 & (L1L323 # VE1L14Q # !L1L613)) & CASCADE(L1L368);


--L1L8211 is slaveregister:inst_slaveregister|i5645~749
--operation mode is normal

L1L8211 = VE1L14Q # !VE1L63Q # !L1L813 # !L1L613;


--L1L1311 is slaveregister:inst_slaveregister|i5645~753
--operation mode is normal

L1L1311 = (!VE1L53Q & (L1L323 # VE1L14Q # !L1L613)) & CASCADE(L1L8211);


--J1L44 is rate_meters:inst_rate_meters|i263~0
--operation mode is normal

J1L44 = R14_q[23] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L34 is rate_meters:inst_rate_meters|i262~0
--operation mode is normal

J1L34 = R14_q[24] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L11 is rate_meters:inst_rate_meters|i198~0
--operation mode is normal

J1L11 = R04_q[24] & !L1_RM_ctrl_local.rm_rate_enable[1];


--B1L33Q is calibration_sources:inst_calibration_sources|cs_flash_time[25]~reg0
--operation mode is normal

B1L33Q_lut_out = R34_sload_path[25];
B1L33Q = DFFE(B1L33Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[25] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[25]
--operation mode is normal

L1_CS_ctrl_local.CS_time[25]_lut_out = DF1_MASTERHWDATA[25];
L1_CS_ctrl_local.CS_time[25] = DFFE(L1_CS_ctrl_local.CS_time[25]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1_CS_ctrl_local.CS_rate[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[1]
--operation mode is normal

L1_CS_ctrl_local.CS_rate[1]_lut_out = DF1_MASTERHWDATA[25];
L1_CS_ctrl_local.CS_rate[1] = DFFE(L1_CS_ctrl_local.CS_rate[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1L5801 is slaveregister:inst_slaveregister|i5643~266
--operation mode is normal

L1L5801 = L1_CS_ctrl_local.CS_time[25] & (L1_CS_ctrl_local.CS_rate[1] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[25] & L1_CS_ctrl_local.CS_rate[1] & !VE1L53Q;


--L1L6801 is slaveregister:inst_slaveregister|i5643~267
--operation mode is normal

L1L6801 = L1L488 & (L1L5801 # B1L33Q & L1L4011) # !L1L488 & B1L33Q & L1L4011;


--J1_RM_rate_SPE[25] is rate_meters:inst_rate_meters|RM_rate_SPE[25]
--operation mode is normal

J1_RM_rate_SPE[25]_lut_out = R14_q[25];
J1_RM_rate_SPE[25] = DFFE(J1_RM_rate_SPE[25]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1_RM_ctrl_local.rm_rate_dead[9] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[9]
--operation mode is normal

L1_RM_ctrl_local.rm_rate_dead[9]_lut_out = DF1_MASTERHWDATA[25];
L1_RM_ctrl_local.rm_rate_dead[9] = DFFE(L1_RM_ctrl_local.rm_rate_dead[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L3541);


--L1L7801 is slaveregister:inst_slaveregister|i5643~268
--operation mode is normal

L1L7801 = J1_RM_rate_SPE[25] & (L1_RM_ctrl_local.rm_rate_dead[9] # VE1L53Q) # !J1_RM_rate_SPE[25] & L1_RM_ctrl_local.rm_rate_dead[9] & !VE1L53Q;


--J1_RM_rate_MPE[25] is rate_meters:inst_rate_meters|RM_rate_MPE[25]
--operation mode is normal

J1_RM_rate_MPE[25]_lut_out = R04_q[25];
J1_RM_rate_MPE[25] = DFFE(J1_RM_rate_MPE[25]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L8801 is slaveregister:inst_slaveregister|i5643~269
--operation mode is normal

L1L8801 = L1L723 & L1L7801 # !L1L723 & L1L033 & J1_RM_rate_MPE[25];


--L1L9801 is slaveregister:inst_slaveregister|i5643~270
--operation mode is normal

L1L9801 = L1L6801 # L1_i1176 & L1_i1583 & L1L8801;


--L1_COMPR_ctrl_local.ATWDb1thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[9]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb1thres[9]_lut_out = DF1_MASTERHWDATA[25];
L1_COMPR_ctrl_local.ATWDb1thres[9] = DFFE(L1_COMPR_ctrl_local.ATWDb1thres[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L263 is slaveregister:inst_slaveregister|i4396~34
--operation mode is normal

L1L263 = L1L613 & L1L163 & L1_COMPR_ctrl_local.ATWDb1thres[9] & !L1L553;


--L1_COMPR_ctrl_local.ATWDa3thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[9]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa3thres[9]_lut_out = DF1_MASTERHWDATA[25];
L1_COMPR_ctrl_local.ATWDa3thres[9] = DFFE(L1_COMPR_ctrl_local.ATWDa3thres[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1_COMPR_ctrl_local.ATWDa1thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[9]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa1thres[9]_lut_out = DF1_MASTERHWDATA[25];
L1_COMPR_ctrl_local.ATWDa1thres[9] = DFFE(L1_COMPR_ctrl_local.ATWDa1thres[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L473 is slaveregister:inst_slaveregister|i4460~69
--operation mode is normal

L1L473 = VE1L53Q & (L1_COMPR_ctrl_local.ATWDa3thres[9] # !L1L753) # !VE1L53Q & L1L753 & L1_COMPR_ctrl_local.ATWDa1thres[9];


--N1L62Q is xfer_time:Inst_xfer_time|AHB_load[25]~reg0
--operation mode is normal

N1L62Q_lut_out = !N1_i5 & (N1L05 & N1L361 # !N1L05 & N1_max_cnt[9]);
N1L62Q = DFFE(N1L62Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMPR_ctrl_local.ATWDb3thres[9] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[9]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb3thres[9]_lut_out = DF1_MASTERHWDATA[25];
L1_COMPR_ctrl_local.ATWDb3thres[9] = DFFE(L1_COMPR_ctrl_local.ATWDb3thres[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1L463 is slaveregister:inst_slaveregister|i4396~72
--operation mode is normal

L1L463 = L1_i3759 & N1L62Q & L1L104 # !L1_i3759 & L1_COMPR_ctrl_local.ATWDb3thres[9];


--L1L573 is slaveregister:inst_slaveregister|i4460~70
--operation mode is normal

L1L573 = L1L473 & (L1L753 # L1L463) # !L1L473 & L1L263 & !L1L753;


--L1L0901 is slaveregister:inst_slaveregister|i5643~271
--operation mode is normal

L1L0901 = L1L597 & L1L573 & (L1_i1176 # L1L169);


--J1_RM_sn_data[25] is rate_meters:inst_rate_meters|RM_sn_data[25]
--operation mode is normal

J1_RM_sn_data[25]_lut_out = J1_RM_sn_data_int[25];
J1_RM_sn_data[25] = DFFE(J1_RM_sn_data[25]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L1901 is slaveregister:inst_slaveregister|i5643~272
--operation mode is normal

L1L1901 = L1L064 & J1_RM_sn_data[25] & (L1_i1176 # VE1L63Q);


--L1_COMM_ctrl_local.id[25] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[25]
--operation mode is normal

L1_COMM_ctrl_local.id[25]_lut_out = DF1_MASTERHWDATA[25];
L1_COMM_ctrl_local.id[25] = DFFE(L1_COMM_ctrl_local.id[25]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L2901 is slaveregister:inst_slaveregister|i5643~273
--operation mode is normal

L1L2901 = L1L1901 # L1_i1176 & L1_COMM_ctrl_local.id[25] & L1L2111;


--L1L3901 is slaveregister:inst_slaveregister|i5643~275
--operation mode is normal

L1L3901 = (L1L9801 # L1L047 & (L1L0901 # L1L2901)) & CASCADE(L1L6111);


--J1L14 is rate_meters:inst_rate_meters|i260~0
--operation mode is normal

J1L14 = R14_q[26] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L9 is rate_meters:inst_rate_meters|i196~0
--operation mode is normal

J1L9 = R04_q[26] & !L1_RM_ctrl_local.rm_rate_enable[1];


--L1L5701 is slaveregister:inst_slaveregister|i5642~1024
--operation mode is normal

L1L5701 = VE1L53Q & (L1_i1176 # VE1L63Q);


--J1_RM_rate_SPE[27] is rate_meters:inst_rate_meters|RM_rate_SPE[27]
--operation mode is normal

J1_RM_rate_SPE[27]_lut_out = R14_q[27];
J1_RM_rate_SPE[27] = DFFE(J1_RM_rate_SPE[27]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--J1_RM_sn_data[27] is rate_meters:inst_rate_meters|RM_sn_data[27]
--operation mode is normal

J1_RM_sn_data[27]_lut_out = J1_RM_sn_data_int[27];
J1_RM_sn_data[27] = DFFE(J1_RM_sn_data[27]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L6501 is slaveregister:inst_slaveregister|i5641~1014
--operation mode is normal

L1L6501 = (L1L723 & J1_RM_rate_SPE[27] # !L1L723 & J1_RM_sn_data[27] & !L1_i1924) & CASCADE(L1L5701);


--J1L8 is rate_meters:inst_rate_meters|i195~0
--operation mode is normal

J1L8 = R04_q[27] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1_RM_sn_data[28] is rate_meters:inst_rate_meters|RM_sn_data[28]
--operation mode is normal

J1_RM_sn_data[28]_lut_out = J1_RM_sn_data_int[28];
J1_RM_sn_data[28] = DFFE(J1_RM_sn_data[28]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L877 is slaveregister:inst_slaveregister|i5384~1047
--operation mode is normal

L1L877 = L1L697 & (L1L887 # L1L064 & J1_RM_sn_data[28]);


--N1L92Q is xfer_time:Inst_xfer_time|AHB_load[28]~reg0
--operation mode is normal

N1L92Q_lut_out = !N1_i5 & (N1L05 & N1L961 # !N1L05 & N1_max_cnt[12]);
N1L92Q = DFFE(N1L92Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L977 is slaveregister:inst_slaveregister|i5384~1048
--operation mode is normal

L1L977 = L1L454 & N1L92Q & L1L104 & L1L554;

--L1L197 is slaveregister:inst_slaveregister|i5384~1071
--operation mode is normal

L1L197 = L1L454 & N1L92Q & L1L104 & L1L554;


--L1L087 is slaveregister:inst_slaveregister|i5384~1049
--operation mode is normal

L1L087 = L1_i1176 & VE1L63Q & VE1L53Q & L1L977;


--L1L187 is slaveregister:inst_slaveregister|i5384~1050
--operation mode is normal

L1L187 = L1L7021 & L1L987 & (L1_i1653 # VE1L63Q);


--L1_LC_ctrl_local.lc_cable_length_down[3][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_down[3][4]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_down[3][4]_lut_out = DF1_MASTERHWDATA[28];
L1_LC_ctrl_local.lc_cable_length_down[3][4] = DFFE(L1_LC_ctrl_local.lc_cable_length_down[3][4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7131);


--L1L287 is slaveregister:inst_slaveregister|i5384~1051
--operation mode is normal

L1L287 = L1_i959 & (L1L097 # L1_LC_ctrl_local.lc_cable_length_down[3][4] & !L1_i1078);


--B1L63Q is calibration_sources:inst_calibration_sources|cs_flash_time[28]~reg0
--operation mode is normal

B1L63Q_lut_out = R34_sload_path[28];
B1L63Q = DFFE(B1L63Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L268 is slaveregister:inst_slaveregister|i5395~1716
--operation mode is normal

L1L268 = L1_i959 & !L1_i1499 & (L1_i1064 # !L1L227);


--L1L387 is slaveregister:inst_slaveregister|i5384~1052
--operation mode is normal

L1L387 = L1L287 # B1L63Q & L1L449 & L1L268;


--J1_RM_rate_MPE[28] is rate_meters:inst_rate_meters|RM_rate_MPE[28]
--operation mode is normal

J1_RM_rate_MPE[28]_lut_out = R04_q[28];
J1_RM_rate_MPE[28] = DFFE(J1_RM_rate_MPE[28]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--J1_RM_rate_SPE[28] is rate_meters:inst_rate_meters|RM_rate_SPE[28]
--operation mode is normal

J1_RM_rate_SPE[28]_lut_out = R14_q[28];
J1_RM_rate_SPE[28] = DFFE(J1_RM_rate_SPE[28]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1L487 is slaveregister:inst_slaveregister|i5384~1053
--operation mode is normal

L1L487 = L1L923 & (J1_RM_rate_SPE[28] # J1_RM_rate_MPE[28] & L1L437) # !L1L923 & J1_RM_rate_MPE[28] & L1L437;


--L1_LC_ctrl_local.lc_cable_length_up[3][4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][4]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[3][4]_lut_out = DF1_MASTERHWDATA[28];
L1_LC_ctrl_local.lc_cable_length_up[3][4] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[3][4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_post_window[4] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[4]
--operation mode is normal

L1_LC_ctrl_local.lc_post_window[4]_lut_out = DF1_MASTERHWDATA[28];
L1_LC_ctrl_local.lc_post_window[4] = DFFE(L1_LC_ctrl_local.lc_post_window[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L587 is slaveregister:inst_slaveregister|i5384~1054
--operation mode is normal

L1L587 = L1_LC_ctrl_local.lc_cable_length_up[3][4] & (L1_LC_ctrl_local.lc_post_window[4] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[3][4] & L1_LC_ctrl_local.lc_post_window[4] & !VE1L53Q;


--L1L687 is slaveregister:inst_slaveregister|i5384~1055
--operation mode is normal

L1L687 = L1L497 & (L1L487 # L1L587 & !L1_i959) # !L1L497 & L1L587 & !L1_i959;


--L1L787 is slaveregister:inst_slaveregister|i5384~1056
--operation mode is normal

L1L787 = L1L387 # L1L687;


--L1L2401 is slaveregister:inst_slaveregister|i5640~387
--operation mode is normal

L1L2401 = (L1L877 # L1L087 # L1L187 # L1L787) & CASCADE(L1L703);


--L1L7411 is slaveregister:inst_slaveregister|i5646~788
--operation mode is normal

L1L7411 = L1_i1176 & L1_i1583 & L1L8021;


--J1_RM_rate_SPE[29] is rate_meters:inst_rate_meters|RM_rate_SPE[29]
--operation mode is normal

J1_RM_rate_SPE[29]_lut_out = R14_q[29];
J1_RM_rate_SPE[29] = DFFE(J1_RM_rate_SPE[29]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1L579 is slaveregister:inst_slaveregister|i5479~782
--operation mode is normal

L1L579 = L1L623 & J1_RM_rate_SPE[29] & !L1_i1639 & !VE1L63Q;


--J1_RM_sn_data[29] is rate_meters:inst_rate_meters|RM_sn_data[29]
--operation mode is normal

J1_RM_sn_data[29]_lut_out = J1_RM_sn_data_int[29];
J1_RM_sn_data[29] = DFFE(J1_RM_sn_data[29]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L679 is slaveregister:inst_slaveregister|i5479~783
--operation mode is normal

L1L679 = VE1L53Q & (L1L579 # J1_RM_sn_data[29] & L1L7501);


--J1_RM_rate_MPE[29] is rate_meters:inst_rate_meters|RM_rate_MPE[29]
--operation mode is normal

J1_RM_rate_MPE[29]_lut_out = R04_q[29];
J1_RM_rate_MPE[29] = DFFE(J1_RM_rate_MPE[29]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L779 is slaveregister:inst_slaveregister|i5479~784
--operation mode is normal

L1L779 = L1L679 # L1L033 & J1_RM_rate_MPE[29] & !L1L723;


--N1L03Q is xfer_time:Inst_xfer_time|AHB_load[29]~reg0
--operation mode is normal

N1L03Q_lut_out = !N1_i5 & (N1L05 & N1L171 # !N1L05 & N1_max_cnt[13]);
N1L03Q = DFFE(N1L03Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMM_ctrl_local.id[29] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[29]
--operation mode is normal

L1_COMM_ctrl_local.id[29]_lut_out = DF1_MASTERHWDATA[29];
L1_COMM_ctrl_local.id[29] = DFFE(L1_COMM_ctrl_local.id[29]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L879 is slaveregister:inst_slaveregister|i5479~785
--operation mode is normal

L1L879 = L1L8501 & (L1_COMM_ctrl_local.id[29] # N1L03Q & L1L189) # !L1L8501 & N1L03Q & L1L189;


--L1L979 is slaveregister:inst_slaveregister|i5479~792
--operation mode is normal

L1L979 = (L1L779 # L1L7021 & L1L879 & !L1L723) & CASCADE(L1L7411);


--L1_LC_ctrl_local.lc_cable_length_up[3][5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[3][5]
--operation mode is normal

L1_LC_ctrl_local.lc_cable_length_up[3][5]_lut_out = DF1_MASTERHWDATA[29];
L1_LC_ctrl_local.lc_cable_length_up[3][5] = DFFE(L1_LC_ctrl_local.lc_cable_length_up[3][5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L7431);


--L1_LC_ctrl_local.lc_post_window[5] is slaveregister:inst_slaveregister|LC_ctrl_local.lc_post_window[5]
--operation mode is normal

L1_LC_ctrl_local.lc_post_window[5]_lut_out = DF1_MASTERHWDATA[29];
L1_LC_ctrl_local.lc_post_window[5] = DFFE(L1_LC_ctrl_local.lc_post_window[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L4041);


--L1L089 is slaveregister:inst_slaveregister|i5479~793
--operation mode is normal

L1L089 = (L1_LC_ctrl_local.lc_cable_length_up[3][5] & (L1_LC_ctrl_local.lc_post_window[5] # VE1L53Q) # !L1_LC_ctrl_local.lc_cable_length_up[3][5] & L1_LC_ctrl_local.lc_post_window[5] & !VE1L53Q) & CASCADE(L1L503);


--E1_i37 is DOMstatus:inst_DOMstatus|i37
--operation mode is normal

E1_i37_lut_out = !E1_i37;
E1_i37 = DFFE(E1_i37_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--E1_i47 is DOMstatus:inst_DOMstatus|i47
--operation mode is normal

E1_i47_lut_out = !E1_i47;
E1_i47 = DFFE(E1_i47_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--E1_i45 is DOMstatus:inst_DOMstatus|i45
--operation mode is normal

E1_i45_lut_out = !E1_i45;
E1_i45 = DFFE(E1_i45_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , E1_i47);


--E1L01 is DOMstatus:inst_DOMstatus|i~20
--operation mode is normal

E1L01 = E1_i47 & E1_i45;


--J1_RM_rate_SPE[30] is rate_meters:inst_rate_meters|RM_rate_SPE[30]
--operation mode is normal

J1_RM_rate_SPE[30]_lut_out = R14_q[30];
J1_RM_rate_SPE[30] = DFFE(J1_RM_rate_SPE[30]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--L1L2301 is slaveregister:inst_slaveregister|i5638~924
--operation mode is normal

L1L2301 = L1L623 & J1_RM_rate_SPE[30] & !L1_i1639 & !VE1L63Q;


--J1_RM_sn_data[30] is rate_meters:inst_rate_meters|RM_sn_data[30]
--operation mode is normal

J1_RM_sn_data[30]_lut_out = J1_RM_sn_data_int[30];
J1_RM_sn_data[30] = DFFE(J1_RM_sn_data[30]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L3301 is slaveregister:inst_slaveregister|i5638~925
--operation mode is normal

L1L3301 = VE1L53Q & (L1L2301 # J1_RM_sn_data[30] & L1L7501);


--J1_RM_rate_MPE[30] is rate_meters:inst_rate_meters|RM_rate_MPE[30]
--operation mode is normal

J1_RM_rate_MPE[30]_lut_out = R04_q[30];
J1_RM_rate_MPE[30] = DFFE(J1_RM_rate_MPE[30]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L4301 is slaveregister:inst_slaveregister|i5638~926
--operation mode is normal

L1L4301 = L1L3301 # L1L033 & J1_RM_rate_MPE[30] & !L1L723;


--N1L13Q is xfer_time:Inst_xfer_time|AHB_load[30]~reg0
--operation mode is normal

N1L13Q_lut_out = !N1_i5 & (N1L05 & N1L371 # !N1L05 & N1_max_cnt[14]);
N1L13Q = DFFE(N1L13Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L5301 is slaveregister:inst_slaveregister|i5638~927
--operation mode is normal

L1L5301 = L1_i3270 & L1L104 & (N1L13Q # !VE1L53Q);


--L1_COMM_ctrl_local.id[30] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[30]
--operation mode is normal

L1_COMM_ctrl_local.id[30]_lut_out = DF1_MASTERHWDATA[30];
L1_COMM_ctrl_local.id[30] = DFFE(L1_COMM_ctrl_local.id[30]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L6301 is slaveregister:inst_slaveregister|i5638~928
--operation mode is normal

L1L6301 = L1L5301 # L1_COMM_ctrl_local.id[30] & !L1_i3270 & !VE1L53Q;


--L1L7301 is slaveregister:inst_slaveregister|i5638~930
--operation mode is normal

L1L7301 = (L1L4301 # L1L7021 & L1L6301 & !L1L723) & CASCADE(L1L128);


--J1_RM_rate_SPE[31] is rate_meters:inst_rate_meters|RM_rate_SPE[31]
--operation mode is normal

J1_RM_rate_SPE[31]_lut_out = R14_q[31];
J1_RM_rate_SPE[31] = DFFE(J1_RM_rate_SPE[31]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--B1L93Q is calibration_sources:inst_calibration_sources|cs_flash_time[31]~reg0
--operation mode is normal

B1L93Q_lut_out = R34_sload_path[31];
B1L93Q = DFFE(B1L93Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1_CS_ctrl_local.CS_time[31] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[31]
--operation mode is normal

L1_CS_ctrl_local.CS_time[31]_lut_out = DF1_MASTERHWDATA[31];
L1_CS_ctrl_local.CS_time[31] = DFFE(L1_CS_ctrl_local.CS_time[31]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1L8101 is slaveregister:inst_slaveregister|i5637~765
--operation mode is normal

L1L8101 = B1L93Q & (L1_CS_ctrl_local.CS_time[31] # VE1L63Q) # !B1L93Q & L1_CS_ctrl_local.CS_time[31] & !VE1L63Q;


--L1L2201 is slaveregister:inst_slaveregister|i5637~773
--operation mode is normal

L1L2201 = (L1_i1176 & L1L723 & J1_RM_rate_SPE[31] # !L1_i1176 & L1L8101) & CASCADE(L1L9301);


--L1L3201 is slaveregister:inst_slaveregister|i5637~774
--operation mode is normal

L1L3201 = (L1_i1583 & L1L568 & !L1L723 & !L1L798) & CASCADE(L1L9101);


--L1L9101 is slaveregister:inst_slaveregister|i5637~768
--operation mode is normal

L1L9101 = L1_i602 & L1L302 & (VE1L73Q # !L1L103);


--L1L0201 is slaveregister:inst_slaveregister|i5637~769
--operation mode is normal

L1L0201 = L1L7111 # VE1L14Q # !L1L813 # !L1L613;


--J1_RM_rate_MPE[31] is rate_meters:inst_rate_meters|RM_rate_MPE[31]
--operation mode is normal

J1_RM_rate_MPE[31]_lut_out = R04_q[31];
J1_RM_rate_MPE[31] = DFFE(J1_RM_rate_MPE[31]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L1201 is slaveregister:inst_slaveregister|i5637~770
--operation mode is normal

L1L1201 = L1L623 & L1L227 & J1_RM_rate_MPE[31] & !L1_i1639;


--N1L23Q is xfer_time:Inst_xfer_time|AHB_load[31]~reg0
--operation mode is normal

N1L23Q_lut_out = !N1_i5 & (N1L05 & N1L571 # !N1L05 & N1L502Q);
N1L23Q = DFFE(N1L23Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L4201 is slaveregister:inst_slaveregister|i5637~775
--operation mode is normal

L1L4201 = (L1L1201 # N1L23Q & L1L7021 & L1L189) & CASCADE(L1L0201);


--J1_RM_sn_data[31] is rate_meters:inst_rate_meters|RM_sn_data[31]
--operation mode is normal

J1_RM_sn_data[31]_lut_out = J1_RM_sn_data_int[31];
J1_RM_sn_data[31] = DFFE(J1_RM_sn_data[31]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L5201 is slaveregister:inst_slaveregister|i5637~776
--operation mode is normal

L1L5201 = (J1_RM_sn_data[31] & (VE1L14Q # !L1L813 # !L1L613)) & CASCADE(L1L664);


--L1_id_set[0] is slaveregister:inst_slaveregister|id_set[0]
--operation mode is normal

L1_id_set[0]_lut_out = VCC;
L1_id_set[0] = DFFE(L1_id_set[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1_id_set[1] is slaveregister:inst_slaveregister|id_set[1]
--operation mode is normal

L1_id_set[1]_lut_out = VCC;
L1_id_set[1] = DFFE(L1_id_set[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--T1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|DRREQ_WT~11
--operation mode is normal

T1L62 = T1_DRREQ_WT & !BB1L81Q;


--L1L95 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~19
--operation mode is normal

L1L95 = !L1_i2439 & !VE1L63Q & !VE1L53Q;


--L1L75 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~0
--operation mode is normal

L1L75 = L1L952 & L1_i2284 & L1L1541 & L1L95;


--T1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~179
--operation mode is normal

T1L51 = (!BB1L1Q & !DB1_DATA_OK & (!V1_inst9 # !BB1L12Q)) & CASCADE(T1L61);


--XB21_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out
--operation mode is normal

XB21_aeb_out = R61_sload_path[0] & R61_sload_path[3] & !R61_sload_path[1] & !R61_sload_path[2];


--XC1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_init~260
--operation mode is normal

XC1L33 = GD1L9Q & (XC1L3 # XC1_SEND_IDLE) # !GD1L9Q & !XC1_STF & (XC1L3 # XC1_SEND_IDLE);


--T1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|send_ctrl~34
--operation mode is normal

T1L63 = !T1_SND_IDLE & !T1_SND_MRNB & !T1_SND_MRWB;


--T1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|send_ctrl~0
--operation mode is normal

T1L43 = T1L63 & !T1_SND_DRBT & !T1_SND_DRAND;


--XC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1781
--operation mode is normal

XC1L8 = !ZC1L6Q & !T1_SND_ID & !T1_SND_TC_DAT;


--XC1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0~26
--operation mode is normal

XC1L92 = XC1_CRC1 & (XC1_CRC0 # GD1L9Q) # !XC1_CRC1 & XC1_CRC0 & !GD1L9Q;


--XC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1782
--operation mode is normal

XC1L9 = XC1_BYT0 & !GD1L9Q;


--XC1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~19
--operation mode is normal

XC1L42 = XC1L9 # XC1_PL_INC # XC1L55Q & !R71L43;


--XC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1783
--operation mode is normal

XC1L01 = !EF1_portadataout[0] & !EF1_portadataout[1];


--XC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1784
--operation mode is normal

XC1L11 = XC1_TCWF_CHK & !R9L41;


--XC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1785
--operation mode is normal

XC1L21 = XC1_TCWFM_L & !GD1L9Q;


--SC1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~24
--operation mode is normal

SC1L55Q_lut_out = !XC1_STF & (SC1L55Q # SC1L45Q & !SC1L9);
SC1L55Q = DFFE(SC1L55Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1786
--operation mode is normal

XC1L31 = R9L41 & XC1_TCWF_CHK;


--XC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1787
--operation mode is normal

XC1L41 = ZC1L6Q & XC1_DCMD_SEQ1 & GD1L9Q;


--XC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1788
--operation mode is normal

XC1L51 = XC1L43Q & !SC1L3Q;


--XC1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~23
--operation mode is normal

XC1L53 = XC1L41 # XC1L51 # R12L9 & XC1_ID_SHR8;


--EC1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~reg
--operation mode is normal

EC1L91Q_lut_out = EC1L3 # EC1L81 # EC1L9Q & !XB6_agb_out;
EC1L91Q = DFFE(EC1L91Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--EC1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload~reg
--operation mode is normal

EC1L02Q_lut_out = XB6_agb_out & !EC1L41Q & T1_REC_PULSE # !XB6_agb_out & (EC1L9Q # !EC1L41Q & T1_REC_PULSE);
EC1L02Q = DFFE(EC1L02Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--XC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1789
--operation mode is normal

XC1L61 = R02L8 & XC1_ID_SHR8 & !R12L9;


--XC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1790
--operation mode is normal

XC1L71 = R02L8 & XC1_RXSHR8 & !R12L9;


--XC1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME~29
--operation mode is normal

XC1L111 = R12L9 & !XC1_RXSHR8 # !R12L9 & (!XC1_TXSHR8 # !R02L8);


--XC1L701Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~reg
--operation mode is normal

XC1L701Q_lut_out = XC1L501 # XC1L12 & XC1_ID_SHR8 # !XC1L601;
XC1L701Q = DFFE(XC1L701Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1791
--operation mode is normal

XC1L81 = XC1_TC_RX_TIME & GD1L9Q;


--XC1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1792
--operation mode is normal

XC1L91 = XC1_TC_TX_TIME & GD1L9Q;


--XC1L001 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~42
--operation mode is normal

XC1L001 = XC1_STF & ZC1L9Q & GD1L9Q & !XC1L01;


--XC1L101Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~reg
--operation mode is normal

XC1L101Q_lut_out = XC1L001 # XC1_BYT3 & GD1L9Q # !XC1L33;
XC1L101Q = DFFE(XC1L101Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1793
--operation mode is normal

XC1L02 = XC1_ID_BYTE & GD1L9Q;


--HB1L34Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~22
--operation mode is normal

HB1L34Q_lut_out = DB1L61 & (HB1L6 # HB1L34Q & !HB1L3);
HB1L34Q = DFFE(HB1L34Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--HB1_srg[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7]
--operation mode is normal

HB1_srg[7]_lut_out = HB1L81 # HB1L24Q & SB1_dffs[7];
HB1_srg[7] = DFFE(HB1_srg[7]_lut_out, GLOBAL(UE1_outclock0), , , HB1L82);


--XC1L97Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg
--operation mode is normal

XC1L97Q_lut_out = XC1L47 # XC1L67 # XC1L87;
XC1L97Q = DFFE(XC1L97Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--NC1_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]
NC1_q[8]_data_in = COM_AD_D[10];
NC1_q[8]_write_enable = LC1_valid_wreq;
NC1_q[8]_clock_0 = GLOBAL(UE1_outclock0);
NC1_q[8]_clock_1 = GLOBAL(UE1_outclock0);
NC1_q[8]_clear_0 = !EC1L41Q;
NC1_q[8]_clock_enable_1 = LC1_valid_rreq;
NC1_q[8]_write_address = WR_ADDR(R21_sload_path[0], R21_sload_path[1], R21_sload_path[2], R21_sload_path[3], R21_sload_path[4], R21_sload_path[5]);
NC1_q[8]_read_address = RD_ADDR(NC1L21, R11_sload_path[0], R11_sload_path[1], R11_sload_path[2], R11_sload_path[3], R11_sload_path[4]);
NC1_q[8] = MEMORY_SEGMENT(NC1_q[8]_data_in, NC1_q[8]_write_enable, NC1_q[8]_clock_0, NC1_q[8]_clock_1, NC1_q[8]_clear_0, , , NC1_q[8]_clock_enable_1, VCC, NC1_q[8]_write_address, NC1_q[8]_read_address);


--NC1_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0]
NC1_q[0]_data_in = COM_AD_D[2];
NC1_q[0]_write_enable = LC1_valid_wreq;
NC1_q[0]_clock_0 = GLOBAL(UE1_outclock0);
NC1_q[0]_clock_1 = GLOBAL(UE1_outclock0);
NC1_q[0]_clear_0 = !EC1L41Q;
NC1_q[0]_clock_enable_1 = LC1_valid_rreq;
NC1_q[0]_write_address = WR_ADDR(R21_sload_path[0], R21_sload_path[1], R21_sload_path[2], R21_sload_path[3], R21_sload_path[4], R21_sload_path[5]);
NC1_q[0]_read_address = RD_ADDR(NC1L21, R11_sload_path[0], R11_sload_path[1], R11_sload_path[2], R11_sload_path[3], R11_sload_path[4]);
NC1_q[0] = MEMORY_SEGMENT(NC1_q[0]_data_in, NC1_q[0]_write_enable, NC1_q[0]_clock_0, NC1_q[0]_clock_1, NC1_q[0]_clear_0, , , NC1_q[0]_clock_enable_1, VCC, NC1_q[0]_write_address, NC1_q[0]_read_address);


--XC1L27Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~reg
--operation mode is normal

XC1L27Q_lut_out = XC1L56 # XC1L66 # XC1L07 # XC1L17;
XC1L27Q = DFFE(XC1L27Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--ED71L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

ED71L1 = XC1L97Q # XC1L27Q & NC1_q[8] # !XC1L27Q & NC1_q[0];


--SB3_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

SB3_dffs[0]_lut_out = L1_COMM_ctrl_local.id[0] & (SB3_dffs[1] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[0] & SB3_dffs[1] & !XC1_ID_LOAD;
SB3_dffs[0] = DFFE(SB3_dffs[0]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--ED71L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|result_node~16
--operation mode is normal

ED71L2 = (SB3_dffs[0] & !XC1L27Q # !XC1L97Q) & CASCADE(ED71L1);


--XC1L49Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~reg
--operation mode is normal

XC1L49Q_lut_out = XC1L98 # XC1L19 # !XC1L39;
XC1L49Q = DFFE(XC1L49Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--XC1L68Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~reg
--operation mode is normal

XC1L68Q_lut_out = XC1L18 # XC1L38 # XC1L58 # !XC1L39;
XC1L68Q = DFFE(XC1L68Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--ED61L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

ED61L1 = XC1L49Q # XC1L68Q & ED31L2 # !XC1L68Q & ED21L2;


--ED41L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node~111
--operation mode is normal

ED41L2 = T1_SND_DRBT # T1_SND_ID # T1_SND_IDLE # T1_SND_MRNB;


--ED41_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node
--operation mode is normal

ED41_result_node = XC1L97Q & (XC1L27Q & ED41L2 # !XC1L27Q & R41_q[0]);


--ED61L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~24
--operation mode is normal

ED61L2 = (XC1L68Q & ED51L1 # !XC1L68Q & ED41_result_node # !XC1L49Q) & CASCADE(ED61L1);


--SC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~828
--operation mode is normal

SC1L41 = ED53L2 & (ED43L2 # XC1L79Q) # !ED53L2 & ED43L2 & !XC1L79Q;


--SB4_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

SB4_dffs[4]_lut_out = SC1L61 & (SB4_dffs[5] # GD1L9Q) # !SC1L61 & SB4_dffs[5] & !GD1L9Q;
SB4_dffs[4] = DFFE(SB4_dffs[4]_lut_out, GLOBAL(UE1_outclock0), GD1L7Q, , GD1L8Q);


--W1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~102
--operation mode is normal

W1L11 = (R42_sload_path[2] & !R42_sload_path[4]) & CASCADE(W1L21);


--XB81_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

XB81_aeb_out = R42_sload_path[14] & !R42_sload_path[12] & !R42_sload_path[13];


--XB71_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out
--operation mode is normal

XB71_aeb_out = R42_sload_path[9] & R42_sload_path[10] & R42_sload_path[11] & !R42_sload_path[8];


--XB51_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

XB51_aeb_out = R42_sload_path[0] & R42_sload_path[1] & R42_sload_path[2] & R42_sload_path[3];


--XB61_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out
--operation mode is normal

XB61_aeb_out = R42_sload_path[4] & !R42_sload_path[5] & !R42_sload_path[6] & !R42_sload_path[7];


--EC1L8Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~33
--operation mode is normal

EC1L8Q_lut_out = R9L41 & (EC1L01Q # EC1L8Q & !EB1L95Q) # !R9L41 & EC1L8Q & !EB1L95Q;
EC1L8Q = DFFE(EC1L8Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--LB1_inst10[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[9]
--operation mode is normal

LB1_inst10[9]_lut_out = COM_AD_D[11];
LB1_inst10[9] = DFFE(LB1_inst10[9]_lut_out, GLOBAL(UE1_outclock0), , , );


--XB6_agb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out
--operation mode is normal

XB6_agb_out = LB1_inst10[9] & (XB6_lcarry[8] # !COM_AD_D[11]) # !LB1_inst10[9] & XB6_lcarry[8] & !COM_AD_D[11];


--SE1L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|edge_neg~reg0
--operation mode is normal

SE1L51Q_lut_out = SE1L71 & (SE1_B_srg[2] & SE1L81 # !SE1_B_srg[2] & SE1_B_srg[3]);
SE1L51Q = DFFE(SE1L51Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--SE1L61Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|edge_pos~reg0
--operation mode is normal

SE1L61Q_lut_out = SE1_B_srg[1] & !SE1_B_srg[2] & (SE1L91 # SE1L02);
SE1L61Q = DFFE(SE1L61Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--QE1L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|state~10
--operation mode is normal

QE1L31Q_lut_out = QE1L3 & K1L4Q & QE1L31Q # !QE1L3 & (QE1L31Q # QE1L4 & !K1L4Q);
QE1L31Q = DFFE(QE1L31Q_lut_out, GLOBAL(UE1_outclock1), , , );


--QE1L2 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|i~159
--operation mode is normal

QE1L2 = !QE1L31Q & (SE1L51Q # SE1L61Q);


--SE2L51Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|edge_neg~reg0
--operation mode is normal

SE2L51Q_lut_out = SE2L71 & (SE2_B_srg[2] & SE2L81 # !SE2_B_srg[2] & SE2_B_srg[3]);
SE2L51Q = DFFE(SE2L51Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--SE2L61Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|edge_pos~reg0
--operation mode is normal

SE2L61Q_lut_out = SE2_B_srg[1] & !SE2_B_srg[2] & (SE2L91 # SE2L02);
SE2L61Q = DFFE(SE2L61Q_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--QE2L31Q is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|state~10
--operation mode is normal

QE2L31Q_lut_out = QE2L3 & K1L4Q & QE2L31Q # !QE2L3 & (QE2L31Q # QE2L4 & !K1L4Q);
QE2L31Q = DFFE(QE2L31Q_lut_out, GLOBAL(UE1_outclock1), , , );


--QE2L2 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|i~159
--operation mode is normal

QE2L2 = !QE2L31Q & (SE2L51Q # SE2L61Q);


--TD1_ATWDTrigger_B_shift[3] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_shift[3]
--operation mode is normal

TD1_ATWDTrigger_B_shift[3]_lut_out = TD1_ATWDTrigger_B_shift[2] & TD1_ATWDTrigger_B_sig;
TD1_ATWDTrigger_B_shift[3] = DFFE(TD1_ATWDTrigger_B_shift[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_ATWDTrigger_A_shift[3] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_shift[3]
--operation mode is normal

TD1_ATWDTrigger_A_shift[3]_lut_out = TD1_ATWDTrigger_A_shift[2] & TD1_ATWDTrigger_A_sig;
TD1_ATWDTrigger_A_shift[3] = DFFE(TD1_ATWDTrigger_A_shift[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L22 is daq:inst_daq|trigger:inst_trigger|i40~106
--operation mode is normal

TD1L22 = TD1_ATWDTrigger_B_shift[3] & (TD1_ATWDTrigger_A_shift[3] # !TD1_ATWDTrigger_A_sig) # !TD1_ATWDTrigger_B_shift[3] & !TD1_ATWDTrigger_B_sig & (TD1_ATWDTrigger_A_shift[3] # !TD1_ATWDTrigger_A_sig);


--TD1L32 is daq:inst_daq|trigger:inst_trigger|i40~108
--operation mode is normal

TD1L32 = (L1_DAQ_ctrl_local.enable_DAQ & !BE2L1Q & !BE1L1Q) & CASCADE(TD1L22);


--TD1_last_A is daq:inst_daq|trigger:inst_trigger|last_A
--operation mode is normal

TD1_last_A_lut_out = TD1_i185 # TD1_last_A & (TD1_ATWDTrigger_B_shift[0] # !TD1_ATWDTrigger_B_sig);
TD1_last_A = DFFE(TD1_last_A_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1L02 is daq:inst_daq|trigger:inst_trigger|i37~35
--operation mode is normal

TD1L02 = (YD2L1Q # TD1_ATWDTrigger_B_sig # !TD1_last_A) & CASCADE(TD1L91);


--TD1L91 is daq:inst_daq|trigger:inst_trigger|i37~34
--operation mode is normal

TD1L91 = !YD1L1Q & !TD1_ATWDTrigger_A_sig;


--CE1L842 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6875
--operation mode is normal

CE1L842 = CE1L423Q # !CE1L213Q;


--CE1L942 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6876
--operation mode is normal

CE1L942 = CE1L323Q # CE1L513Q;


--K1L1Q is ROC:inst_ROC|RST_state~10
--operation mode is normal

K1L1Q_lut_out = VCC;
K1L1Q = DFFE(K1L1Q_lut_out, GLOBAL(UE1_outclock0), , , );


--NE1_got_pre_lc_up is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_pre_lc_up
--operation mode is normal

NE1_got_pre_lc_up_lut_out = !NE1_i449 & (NE1_got_pre_lc_up # NE1L16 & !NE1L783);
NE1_got_pre_lc_up = DFFE(NE1_got_pre_lc_up_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_got_post_lc_up is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_post_lc_up
--operation mode is normal

NE1_got_post_lc_up_lut_out = !NE1L34 & !NE1L25 & (NE1L75 # NE1_got_post_lc_up);
NE1_got_post_lc_up = DFFE(NE1_got_post_lc_up_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L55 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i462~85
--operation mode is normal

NE1L55 = !NE1_got_pre_lc_up & !NE1_got_post_lc_up;


--NE1_got_post_lc_down is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_post_lc_down
--operation mode is normal

NE1_got_post_lc_down_lut_out = !NE1L34 & !NE1L25 & (NE1L85 # NE1_got_post_lc_down);
NE1_got_post_lc_down = DFFE(NE1_got_post_lc_down_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_got_pre_lc_down is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_pre_lc_down
--operation mode is normal

NE1_got_pre_lc_down_lut_out = !NE1_i449 & (NE1_got_pre_lc_down # NE1L97 & !NE1L783);
NE1_got_pre_lc_down = DFFE(NE1_got_pre_lc_down_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L65 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i462~86
--operation mode is normal

NE1L65 = NE1L55 & (L1_LC_ctrl_local.LC_up_and_down # !NE1_got_post_lc_down & !NE1_got_pre_lc_down) # !NE1L55 & L1_LC_ctrl_local.LC_up_and_down & !NE1_got_post_lc_down & !NE1_got_pre_lc_down;


--NE1_got_selfLC is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|got_selfLC
--operation mode is normal

NE1_got_selfLC_lut_out = NE2L982 & NE1L69 & !NE1L34 & !NE1L25;
NE1_got_selfLC = DFFE(NE1_got_selfLC_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[28] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[28]
--operation mode is normal

CE1_settle_cnt[28]_lut_out = CE1L052 & (CE1_settle_cnt[28] # CE1L302 & CE1L323Q) # !CE1L052 & CE1L302 & CE1L323Q;
CE1_settle_cnt[28] = DFFE(CE1_settle_cnt[28]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[29] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[29]
--operation mode is normal

CE1_settle_cnt[29]_lut_out = CE1L052 & (CE1_settle_cnt[29] # CE1L502 & CE1L323Q) # !CE1L052 & CE1L502 & CE1L323Q;
CE1_settle_cnt[29] = DFFE(CE1_settle_cnt[29]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[30] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[30]
--operation mode is normal

CE1_settle_cnt[30]_lut_out = CE1L052 & (CE1_settle_cnt[30] # CE1L702 & CE1L323Q) # !CE1L052 & CE1L702 & CE1L323Q;
CE1_settle_cnt[30] = DFFE(CE1_settle_cnt[30]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[31] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[31]
--operation mode is normal

CE1_settle_cnt[31]_lut_out = CE1L052 & (CE1_settle_cnt[31] # CE1L902 & CE1L323Q) # !CE1L052 & CE1L902 & CE1L323Q;
CE1_settle_cnt[31] = DFFE(CE1_settle_cnt[31]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L272 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~495
--operation mode is normal

CE1L272 = !CE1_settle_cnt[28] & !CE1_settle_cnt[29] & !CE1_settle_cnt[30] & !CE1_settle_cnt[31];


--CE1_settle_cnt[24] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[24]
--operation mode is normal

CE1_settle_cnt[24]_lut_out = CE1L052 & (CE1_settle_cnt[24] # CE1L591 & CE1L323Q) # !CE1L052 & CE1L591 & CE1L323Q;
CE1_settle_cnt[24] = DFFE(CE1_settle_cnt[24]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[25] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[25]
--operation mode is normal

CE1_settle_cnt[25]_lut_out = CE1L052 & (CE1_settle_cnt[25] # CE1L791 & CE1L323Q) # !CE1L052 & CE1L791 & CE1L323Q;
CE1_settle_cnt[25] = DFFE(CE1_settle_cnt[25]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[26] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[26]
--operation mode is normal

CE1_settle_cnt[26]_lut_out = CE1L052 & (CE1_settle_cnt[26] # CE1L991 & CE1L323Q) # !CE1L052 & CE1L991 & CE1L323Q;
CE1_settle_cnt[26] = DFFE(CE1_settle_cnt[26]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[27] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[27]
--operation mode is normal

CE1_settle_cnt[27]_lut_out = CE1L052 & (CE1_settle_cnt[27] # CE1L102 & CE1L323Q) # !CE1L052 & CE1L102 & CE1L323Q;
CE1_settle_cnt[27] = DFFE(CE1_settle_cnt[27]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L672 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~503
--operation mode is normal

CE1L672 = (!CE1_settle_cnt[24] & !CE1_settle_cnt[25] & !CE1_settle_cnt[26] & !CE1_settle_cnt[27]) & CASCADE(CE1L272);


--CE1_settle_cnt[20] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[20]
--operation mode is normal

CE1_settle_cnt[20]_lut_out = CE1L052 & (CE1_settle_cnt[20] # CE1L781 & CE1L323Q) # !CE1L052 & CE1L781 & CE1L323Q;
CE1_settle_cnt[20] = DFFE(CE1_settle_cnt[20]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[21] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[21]
--operation mode is normal

CE1_settle_cnt[21]_lut_out = CE1L052 & (CE1_settle_cnt[21] # CE1L981 & CE1L323Q) # !CE1L052 & CE1L981 & CE1L323Q;
CE1_settle_cnt[21] = DFFE(CE1_settle_cnt[21]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[22] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[22]
--operation mode is normal

CE1_settle_cnt[22]_lut_out = CE1L052 & (CE1_settle_cnt[22] # CE1L191 & CE1L323Q) # !CE1L052 & CE1L191 & CE1L323Q;
CE1_settle_cnt[22] = DFFE(CE1_settle_cnt[22]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[23] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[23]
--operation mode is normal

CE1_settle_cnt[23]_lut_out = CE1L052 & (CE1_settle_cnt[23] # CE1L391 & CE1L323Q) # !CE1L052 & CE1L391 & CE1L323Q;
CE1_settle_cnt[23] = DFFE(CE1_settle_cnt[23]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L372 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~497
--operation mode is normal

CE1L372 = !CE1_settle_cnt[20] & !CE1_settle_cnt[21] & !CE1_settle_cnt[22] & !CE1_settle_cnt[23];


--CE1_settle_cnt[16] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[16]
--operation mode is normal

CE1_settle_cnt[16]_lut_out = CE1L052 & (CE1_settle_cnt[16] # CE1L971 & CE1L323Q) # !CE1L052 & CE1L971 & CE1L323Q;
CE1_settle_cnt[16] = DFFE(CE1_settle_cnt[16]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[17] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[17]
--operation mode is normal

CE1_settle_cnt[17]_lut_out = CE1L052 & (CE1_settle_cnt[17] # CE1L181 & CE1L323Q) # !CE1L052 & CE1L181 & CE1L323Q;
CE1_settle_cnt[17] = DFFE(CE1_settle_cnt[17]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[18] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[18]
--operation mode is normal

CE1_settle_cnt[18]_lut_out = CE1L052 & (CE1_settle_cnt[18] # CE1L381 & CE1L323Q) # !CE1L052 & CE1L381 & CE1L323Q;
CE1_settle_cnt[18] = DFFE(CE1_settle_cnt[18]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[19] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[19]
--operation mode is normal

CE1_settle_cnt[19]_lut_out = CE1L052 & (CE1_settle_cnt[19] # CE1L581 & CE1L323Q) # !CE1L052 & CE1L581 & CE1L323Q;
CE1_settle_cnt[19] = DFFE(CE1_settle_cnt[19]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L772 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~504
--operation mode is normal

CE1L772 = (!CE1_settle_cnt[16] & !CE1_settle_cnt[17] & !CE1_settle_cnt[18] & !CE1_settle_cnt[19]) & CASCADE(CE1L372);


--CE1_settle_cnt[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[12]
--operation mode is normal

CE1_settle_cnt[12]_lut_out = CE1L052 & (CE1_settle_cnt[12] # CE1L171 & CE1L323Q) # !CE1L052 & CE1L171 & CE1L323Q;
CE1_settle_cnt[12] = DFFE(CE1_settle_cnt[12]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[13]
--operation mode is normal

CE1_settle_cnt[13]_lut_out = CE1L052 & (CE1_settle_cnt[13] # CE1L371 & CE1L323Q) # !CE1L052 & CE1L371 & CE1L323Q;
CE1_settle_cnt[13] = DFFE(CE1_settle_cnt[13]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[14]
--operation mode is normal

CE1_settle_cnt[14]_lut_out = CE1L052 & (CE1_settle_cnt[14] # CE1L571 & CE1L323Q) # !CE1L052 & CE1L571 & CE1L323Q;
CE1_settle_cnt[14] = DFFE(CE1_settle_cnt[14]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[15]
--operation mode is normal

CE1_settle_cnt[15]_lut_out = CE1L052 & (CE1_settle_cnt[15] # CE1L771 & CE1L323Q) # !CE1L052 & CE1L771 & CE1L323Q;
CE1_settle_cnt[15] = DFFE(CE1_settle_cnt[15]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L472 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~499
--operation mode is normal

CE1L472 = !CE1_settle_cnt[12] & !CE1_settle_cnt[13] & !CE1_settle_cnt[14] & !CE1_settle_cnt[15];


--CE1_settle_cnt[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[8]
--operation mode is normal

CE1_settle_cnt[8]_lut_out = CE1L052 & (CE1_settle_cnt[8] # CE1L361 & CE1L323Q) # !CE1L052 & CE1L361 & CE1L323Q;
CE1_settle_cnt[8] = DFFE(CE1_settle_cnt[8]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[9]
--operation mode is normal

CE1_settle_cnt[9]_lut_out = CE1L052 & (CE1_settle_cnt[9] # CE1L561 & CE1L323Q) # !CE1L052 & CE1L561 & CE1L323Q;
CE1_settle_cnt[9] = DFFE(CE1_settle_cnt[9]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[10]
--operation mode is normal

CE1_settle_cnt[10]_lut_out = CE1L052 & (CE1_settle_cnt[10] # CE1L761 & CE1L323Q) # !CE1L052 & CE1L761 & CE1L323Q;
CE1_settle_cnt[10] = DFFE(CE1_settle_cnt[10]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[11]
--operation mode is normal

CE1_settle_cnt[11]_lut_out = CE1L052 & (CE1_settle_cnt[11] # CE1L961 & CE1L323Q) # !CE1L052 & CE1L961 & CE1L323Q;
CE1_settle_cnt[11] = DFFE(CE1_settle_cnt[11]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L872 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~505
--operation mode is normal

CE1L872 = (!CE1_settle_cnt[8] & !CE1_settle_cnt[9] & !CE1_settle_cnt[10] & !CE1_settle_cnt[11]) & CASCADE(CE1L472);


--CE1_settle_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[7]
--operation mode is normal

CE1_settle_cnt[7]_lut_out = CE1L052 & (CE1_settle_cnt[7] # CE1L161 & CE1L323Q) # !CE1L052 & CE1L161 & CE1L323Q;
CE1_settle_cnt[7] = DFFE(CE1_settle_cnt[7]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[4]
--operation mode is normal

CE1_settle_cnt[4]_lut_out = CE1L052 & (CE1_settle_cnt[4] # CE1L551 & CE1L323Q) # !CE1L052 & CE1L551 & CE1L323Q;
CE1_settle_cnt[4] = DFFE(CE1_settle_cnt[4]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[5]
--operation mode is normal

CE1_settle_cnt[5]_lut_out = CE1L052 & (CE1_settle_cnt[5] # CE1L751 & CE1L323Q) # !CE1L052 & CE1L751 & CE1L323Q;
CE1_settle_cnt[5] = DFFE(CE1_settle_cnt[5]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[6]
--operation mode is normal

CE1_settle_cnt[6]_lut_out = CE1L052 & (CE1_settle_cnt[6] # CE1L951 & CE1L323Q) # !CE1L052 & CE1L951 & CE1L323Q;
CE1_settle_cnt[6] = DFFE(CE1_settle_cnt[6]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L572 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~501
--operation mode is normal

CE1L572 = CE1_settle_cnt[7] & !CE1_settle_cnt[4] & !CE1_settle_cnt[5] & !CE1_settle_cnt[6];


--CE1_settle_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]
--operation mode is normal

CE1_settle_cnt[0]_lut_out = CE1L741 & (CE1L323Q # CE1L052 & CE1_settle_cnt[0]) # !CE1L741 & CE1L052 & CE1_settle_cnt[0];
CE1_settle_cnt[0] = DFFE(CE1_settle_cnt[0]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[1]
--operation mode is normal

CE1_settle_cnt[1]_lut_out = CE1L052 & (CE1_settle_cnt[1] # CE1L941 & CE1L323Q) # !CE1L052 & CE1L941 & CE1L323Q;
CE1_settle_cnt[1] = DFFE(CE1_settle_cnt[1]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[2]
--operation mode is normal

CE1_settle_cnt[2]_lut_out = CE1L052 & (CE1_settle_cnt[2] # CE1L151 & CE1L323Q) # !CE1L052 & CE1L151 & CE1L323Q;
CE1_settle_cnt[2] = DFFE(CE1_settle_cnt[2]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_settle_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[3]
--operation mode is normal

CE1_settle_cnt[3]_lut_out = CE1L052 & (CE1_settle_cnt[3] # CE1L351 & CE1L323Q) # !CE1L052 & CE1L351 & CE1L323Q;
CE1_settle_cnt[3] = DFFE(CE1_settle_cnt[3]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L972 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~506
--operation mode is normal

CE1L972 = (!CE1_settle_cnt[0] & !CE1_settle_cnt[1] & !CE1_settle_cnt[2] & !CE1_settle_cnt[3]) & CASCADE(CE1L572);


--CE1_digitize_cnt[28] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[28]
--operation mode is normal

CE1_digitize_cnt[28]_lut_out = CE1L37 & (CE1_digitize_cnt[28] # CE1L041 & CE1L613Q) # !CE1L37 & CE1L041 & CE1L613Q;
CE1_digitize_cnt[28] = DFFE(CE1_digitize_cnt[28]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[29] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[29]
--operation mode is normal

CE1_digitize_cnt[29]_lut_out = CE1L37 & (CE1_digitize_cnt[29] # CE1L241 & CE1L613Q) # !CE1L37 & CE1L241 & CE1L613Q;
CE1_digitize_cnt[29] = DFFE(CE1_digitize_cnt[29]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[30] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[30]
--operation mode is normal

CE1_digitize_cnt[30]_lut_out = CE1L37 & (CE1_digitize_cnt[30] # CE1L441 & CE1L613Q) # !CE1L37 & CE1L441 & CE1L613Q;
CE1_digitize_cnt[30] = DFFE(CE1_digitize_cnt[30]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[31] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[31]
--operation mode is normal

CE1_digitize_cnt[31]_lut_out = CE1L37 & (CE1_digitize_cnt[31] # CE1L641 & CE1L613Q) # !CE1L37 & CE1L641 & CE1L613Q;
CE1_digitize_cnt[31] = DFFE(CE1_digitize_cnt[31]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L92 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~496
--operation mode is normal

CE1L92 = !CE1_digitize_cnt[28] & !CE1_digitize_cnt[29] & !CE1_digitize_cnt[30] & !CE1_digitize_cnt[31];


--CE1_digitize_cnt[24] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[24]
--operation mode is normal

CE1_digitize_cnt[24]_lut_out = CE1L37 & (CE1_digitize_cnt[24] # CE1L231 & CE1L613Q) # !CE1L37 & CE1L231 & CE1L613Q;
CE1_digitize_cnt[24] = DFFE(CE1_digitize_cnt[24]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[25] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[25]
--operation mode is normal

CE1_digitize_cnt[25]_lut_out = CE1L37 & (CE1_digitize_cnt[25] # CE1L431 & CE1L613Q) # !CE1L37 & CE1L431 & CE1L613Q;
CE1_digitize_cnt[25] = DFFE(CE1_digitize_cnt[25]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[26] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[26]
--operation mode is normal

CE1_digitize_cnt[26]_lut_out = CE1L37 & (CE1_digitize_cnt[26] # CE1L631 & CE1L613Q) # !CE1L37 & CE1L631 & CE1L613Q;
CE1_digitize_cnt[26] = DFFE(CE1_digitize_cnt[26]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[27] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[27]
--operation mode is normal

CE1_digitize_cnt[27]_lut_out = CE1L37 & (CE1_digitize_cnt[27] # CE1L831 & CE1L613Q) # !CE1L37 & CE1L831 & CE1L613Q;
CE1_digitize_cnt[27] = DFFE(CE1_digitize_cnt[27]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L33 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~504
--operation mode is normal

CE1L33 = (!CE1_digitize_cnt[24] & !CE1_digitize_cnt[25] & !CE1_digitize_cnt[26] & !CE1_digitize_cnt[27]) & CASCADE(CE1L92);


--CE1_digitize_cnt[20] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[20]
--operation mode is normal

CE1_digitize_cnt[20]_lut_out = CE1L37 & (CE1_digitize_cnt[20] # CE1L421 & CE1L613Q) # !CE1L37 & CE1L421 & CE1L613Q;
CE1_digitize_cnt[20] = DFFE(CE1_digitize_cnt[20]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[21] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[21]
--operation mode is normal

CE1_digitize_cnt[21]_lut_out = CE1L37 & (CE1_digitize_cnt[21] # CE1L621 & CE1L613Q) # !CE1L37 & CE1L621 & CE1L613Q;
CE1_digitize_cnt[21] = DFFE(CE1_digitize_cnt[21]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[22] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[22]
--operation mode is normal

CE1_digitize_cnt[22]_lut_out = CE1L37 & (CE1_digitize_cnt[22] # CE1L821 & CE1L613Q) # !CE1L37 & CE1L821 & CE1L613Q;
CE1_digitize_cnt[22] = DFFE(CE1_digitize_cnt[22]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[23] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[23]
--operation mode is normal

CE1_digitize_cnt[23]_lut_out = CE1L37 & (CE1_digitize_cnt[23] # CE1L031 & CE1L613Q) # !CE1L37 & CE1L031 & CE1L613Q;
CE1_digitize_cnt[23] = DFFE(CE1_digitize_cnt[23]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L03 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~498
--operation mode is normal

CE1L03 = !CE1_digitize_cnt[20] & !CE1_digitize_cnt[21] & !CE1_digitize_cnt[22] & !CE1_digitize_cnt[23];


--CE1_digitize_cnt[16] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[16]
--operation mode is normal

CE1_digitize_cnt[16]_lut_out = CE1L37 & (CE1_digitize_cnt[16] # CE1L611 & CE1L613Q) # !CE1L37 & CE1L611 & CE1L613Q;
CE1_digitize_cnt[16] = DFFE(CE1_digitize_cnt[16]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[17] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[17]
--operation mode is normal

CE1_digitize_cnt[17]_lut_out = CE1L37 & (CE1_digitize_cnt[17] # CE1L811 & CE1L613Q) # !CE1L37 & CE1L811 & CE1L613Q;
CE1_digitize_cnt[17] = DFFE(CE1_digitize_cnt[17]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[18] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[18]
--operation mode is normal

CE1_digitize_cnt[18]_lut_out = CE1L37 & (CE1_digitize_cnt[18] # CE1L021 & CE1L613Q) # !CE1L37 & CE1L021 & CE1L613Q;
CE1_digitize_cnt[18] = DFFE(CE1_digitize_cnt[18]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[19] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[19]
--operation mode is normal

CE1_digitize_cnt[19]_lut_out = CE1L37 & (CE1_digitize_cnt[19] # CE1L221 & CE1L613Q) # !CE1L37 & CE1L221 & CE1L613Q;
CE1_digitize_cnt[19] = DFFE(CE1_digitize_cnt[19]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L43 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~505
--operation mode is normal

CE1L43 = (!CE1_digitize_cnt[16] & !CE1_digitize_cnt[17] & !CE1_digitize_cnt[18] & !CE1_digitize_cnt[19]) & CASCADE(CE1L03);


--CE1_digitize_cnt[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[12]
--operation mode is normal

CE1_digitize_cnt[12]_lut_out = CE1L37 & (CE1_digitize_cnt[12] # CE1L801 & CE1L613Q) # !CE1L37 & CE1L801 & CE1L613Q;
CE1_digitize_cnt[12] = DFFE(CE1_digitize_cnt[12]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[13]
--operation mode is normal

CE1_digitize_cnt[13]_lut_out = CE1L37 & (CE1_digitize_cnt[13] # CE1L011 & CE1L613Q) # !CE1L37 & CE1L011 & CE1L613Q;
CE1_digitize_cnt[13] = DFFE(CE1_digitize_cnt[13]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[14]
--operation mode is normal

CE1_digitize_cnt[14]_lut_out = CE1L37 & (CE1_digitize_cnt[14] # CE1L211 & CE1L613Q) # !CE1L37 & CE1L211 & CE1L613Q;
CE1_digitize_cnt[14] = DFFE(CE1_digitize_cnt[14]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[15]
--operation mode is normal

CE1_digitize_cnt[15]_lut_out = CE1L37 & (CE1_digitize_cnt[15] # CE1L411 & CE1L613Q) # !CE1L37 & CE1L411 & CE1L613Q;
CE1_digitize_cnt[15] = DFFE(CE1_digitize_cnt[15]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L13 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~500
--operation mode is normal

CE1L13 = !CE1_digitize_cnt[12] & !CE1_digitize_cnt[13] & !CE1_digitize_cnt[14] & !CE1_digitize_cnt[15];


--CE1_digitize_cnt[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[9]
--operation mode is normal

CE1_digitize_cnt[9]_lut_out = CE1L37 & (CE1_digitize_cnt[9] # CE1L201 & CE1L613Q) # !CE1L37 & CE1L201 & CE1L613Q;
CE1_digitize_cnt[9] = DFFE(CE1_digitize_cnt[9]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[8]
--operation mode is normal

CE1_digitize_cnt[8]_lut_out = CE1L37 & (CE1_digitize_cnt[8] # CE1L001 & CE1L613Q) # !CE1L37 & CE1L001 & CE1L613Q;
CE1_digitize_cnt[8] = DFFE(CE1_digitize_cnt[8]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[10]
--operation mode is normal

CE1_digitize_cnt[10]_lut_out = CE1L37 & (CE1_digitize_cnt[10] # CE1L401 & CE1L613Q) # !CE1L37 & CE1L401 & CE1L613Q;
CE1_digitize_cnt[10] = DFFE(CE1_digitize_cnt[10]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[11]
--operation mode is normal

CE1_digitize_cnt[11]_lut_out = CE1L37 & (CE1_digitize_cnt[11] # CE1L601 & CE1L613Q) # !CE1L37 & CE1L601 & CE1L613Q;
CE1_digitize_cnt[11] = DFFE(CE1_digitize_cnt[11]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L53 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~506
--operation mode is normal

CE1L53 = (CE1_digitize_cnt[9] & !CE1_digitize_cnt[8] & !CE1_digitize_cnt[10] & !CE1_digitize_cnt[11]) & CASCADE(CE1L13);


--CE1_digitize_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[4]
--operation mode is normal

CE1_digitize_cnt[4]_lut_out = CE1L37 & (CE1_digitize_cnt[4] # CE1L29 & CE1L613Q) # !CE1L37 & CE1L29 & CE1L613Q;
CE1_digitize_cnt[4] = DFFE(CE1_digitize_cnt[4]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[5]
--operation mode is normal

CE1_digitize_cnt[5]_lut_out = CE1L37 & (CE1_digitize_cnt[5] # CE1L49 & CE1L613Q) # !CE1L37 & CE1L49 & CE1L613Q;
CE1_digitize_cnt[5] = DFFE(CE1_digitize_cnt[5]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[6]
--operation mode is normal

CE1_digitize_cnt[6]_lut_out = CE1L37 & (CE1_digitize_cnt[6] # CE1L69 & CE1L613Q) # !CE1L37 & CE1L69 & CE1L613Q;
CE1_digitize_cnt[6] = DFFE(CE1_digitize_cnt[6]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[7]
--operation mode is normal

CE1_digitize_cnt[7]_lut_out = CE1L37 & (CE1_digitize_cnt[7] # CE1L89 & CE1L613Q) # !CE1L37 & CE1L89 & CE1L613Q;
CE1_digitize_cnt[7] = DFFE(CE1_digitize_cnt[7]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L23 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~502
--operation mode is normal

CE1L23 = !CE1_digitize_cnt[4] & !CE1_digitize_cnt[5] & !CE1_digitize_cnt[6] & !CE1_digitize_cnt[7];


--CE1_digitize_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]
--operation mode is normal

CE1_digitize_cnt[0]_lut_out = CE1L152 # CE1_digitize_cnt[0] & (!CE1L042 # !CE1L742);
CE1_digitize_cnt[0] = DFFE(CE1_digitize_cnt[0]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[1]
--operation mode is normal

CE1_digitize_cnt[1]_lut_out = CE1L522 # CE1_digitize_cnt[1] & (!CE1L042 # !CE1L742);
CE1_digitize_cnt[1] = DFFE(CE1_digitize_cnt[1]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[2]
--operation mode is normal

CE1_digitize_cnt[2]_lut_out = CE1L37 & (CE1_digitize_cnt[2] # CE1L88 & CE1L613Q) # !CE1L37 & CE1L88 & CE1L613Q;
CE1_digitize_cnt[2] = DFFE(CE1_digitize_cnt[2]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1_digitize_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[3]
--operation mode is normal

CE1_digitize_cnt[3]_lut_out = CE1L37 & (CE1_digitize_cnt[3] # CE1L09 & CE1L613Q) # !CE1L37 & CE1L09 & CE1L613Q;
CE1_digitize_cnt[3] = DFFE(CE1_digitize_cnt[3]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L63 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~507
--operation mode is normal

CE1L63 = (!CE1_digitize_cnt[0] & !CE1_digitize_cnt[1] & !CE1_digitize_cnt[2] & !CE1_digitize_cnt[3]) & CASCADE(CE1L23);


--CE1L21 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~10
--operation mode is normal

CE1L21 = CE1L023Q & !K1L4Q;


--CE1_readout_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[7]
--operation mode is normal

CE1_readout_cnt[7]_lut_out = CE1L07 # CE1L77 # CE1L422 & CE1L023Q;
CE1_readout_cnt[7] = DFFE(CE1_readout_cnt[7]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE1L952 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]~91
--operation mode is normal

CE1L952 = CE1_readout_cnt[4] & CE1_readout_cnt[5] & CE1_readout_cnt[6] & !CE1_readout_cnt[7];


--CE1L062 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]~93
--operation mode is normal

CE1L062 = (CE1_readout_cnt[0] & CE1_readout_cnt[1] & CE1_readout_cnt[2] & CE1_readout_cnt[3]) & CASCADE(CE1L952);


--TD1L42 is daq:inst_daq|trigger:inst_trigger|i56~33
--operation mode is normal

TD1L42 = !YD2L1Q & !TD1_ATWDTrigger_B_sig;


--TD1L52 is daq:inst_daq|trigger:inst_trigger|i56~35
--operation mode is normal

TD1L52 = (TD1_last_A # YD1L1Q # TD1_ATWDTrigger_A_sig) & CASCADE(TD1L42);


--CE2L942 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6928
--operation mode is normal

CE2L942 = CE2L423Q # !CE1L213Q;


--CE2L052 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6929
--operation mode is normal

CE2L052 = CE2L613Q # CE2L023Q;


--NE2_got_pre_lc_up is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_pre_lc_up
--operation mode is normal

NE2_got_pre_lc_up_lut_out = !NE2_i449 & (NE2_got_pre_lc_up # NE2L16 & !NE2L235);
NE2_got_pre_lc_up = DFFE(NE2_got_pre_lc_up_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_got_post_lc_up is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_post_lc_up
--operation mode is normal

NE2_got_post_lc_up_lut_out = !NE2L34 & !NE2L25 & (NE2L75 # NE2_got_post_lc_up);
NE2_got_post_lc_up = DFFE(NE2_got_post_lc_up_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L55 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~85
--operation mode is normal

NE2L55 = !NE2_got_pre_lc_up & !NE2_got_post_lc_up;


--NE2_got_post_lc_down is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_post_lc_down
--operation mode is normal

NE2_got_post_lc_down_lut_out = !NE2L34 & !NE2L25 & (NE2L85 # NE2_got_post_lc_down);
NE2_got_post_lc_down = DFFE(NE2_got_post_lc_down_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_got_pre_lc_down is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_pre_lc_down
--operation mode is normal

NE2_got_pre_lc_down_lut_out = !NE2_i449 & (NE2_got_pre_lc_down # NE2L97 & !NE2L235);
NE2_got_pre_lc_down = DFFE(NE2_got_pre_lc_down_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L65 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i462~86
--operation mode is normal

NE2L65 = NE2L55 & (L1_LC_ctrl_local.LC_up_and_down # !NE2_got_post_lc_down & !NE2_got_pre_lc_down) # !NE2L55 & L1_LC_ctrl_local.LC_up_and_down & !NE2_got_post_lc_down & !NE2_got_pre_lc_down;


--NE2_got_selfLC is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|got_selfLC
--operation mode is normal

NE2_got_selfLC_lut_out = NE2L69 & !NE2L34 & !NE2L25;
NE2_got_selfLC = DFFE(NE2_got_selfLC_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[28] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[28]
--operation mode is normal

CE2_settle_cnt[28]_lut_out = CE2L252 & (CE2_settle_cnt[28] # CE2L202 & CE2L323Q) # !CE2L252 & CE2L202 & CE2L323Q;
CE2_settle_cnt[28] = DFFE(CE2_settle_cnt[28]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[29] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[29]
--operation mode is normal

CE2_settle_cnt[29]_lut_out = CE2L252 & (CE2_settle_cnt[29] # CE2L402 & CE2L323Q) # !CE2L252 & CE2L402 & CE2L323Q;
CE2_settle_cnt[29] = DFFE(CE2_settle_cnt[29]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[30] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[30]
--operation mode is normal

CE2_settle_cnt[30]_lut_out = CE2L252 & (CE2_settle_cnt[30] # CE2L602 & CE2L323Q) # !CE2L252 & CE2L602 & CE2L323Q;
CE2_settle_cnt[30] = DFFE(CE2_settle_cnt[30]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[31] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[31]
--operation mode is normal

CE2_settle_cnt[31]_lut_out = CE2L252 & (CE2_settle_cnt[31] # CE2L802 & CE2L323Q) # !CE2L252 & CE2L802 & CE2L323Q;
CE2_settle_cnt[31] = DFFE(CE2_settle_cnt[31]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L472 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~495
--operation mode is normal

CE2L472 = !CE2_settle_cnt[28] & !CE2_settle_cnt[29] & !CE2_settle_cnt[30] & !CE2_settle_cnt[31];


--CE2_settle_cnt[24] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[24]
--operation mode is normal

CE2_settle_cnt[24]_lut_out = CE2L252 & (CE2_settle_cnt[24] # CE2L491 & CE2L323Q) # !CE2L252 & CE2L491 & CE2L323Q;
CE2_settle_cnt[24] = DFFE(CE2_settle_cnt[24]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[25] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[25]
--operation mode is normal

CE2_settle_cnt[25]_lut_out = CE2L252 & (CE2_settle_cnt[25] # CE2L691 & CE2L323Q) # !CE2L252 & CE2L691 & CE2L323Q;
CE2_settle_cnt[25] = DFFE(CE2_settle_cnt[25]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[26] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[26]
--operation mode is normal

CE2_settle_cnt[26]_lut_out = CE2L252 & (CE2_settle_cnt[26] # CE2L891 & CE2L323Q) # !CE2L252 & CE2L891 & CE2L323Q;
CE2_settle_cnt[26] = DFFE(CE2_settle_cnt[26]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[27] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[27]
--operation mode is normal

CE2_settle_cnt[27]_lut_out = CE2L252 & (CE2_settle_cnt[27] # CE2L002 & CE2L323Q) # !CE2L252 & CE2L002 & CE2L323Q;
CE2_settle_cnt[27] = DFFE(CE2_settle_cnt[27]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L872 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~503
--operation mode is normal

CE2L872 = (!CE2_settle_cnt[24] & !CE2_settle_cnt[25] & !CE2_settle_cnt[26] & !CE2_settle_cnt[27]) & CASCADE(CE2L472);


--CE2_settle_cnt[20] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[20]
--operation mode is normal

CE2_settle_cnt[20]_lut_out = CE2L252 & (CE2_settle_cnt[20] # CE2L681 & CE2L323Q) # !CE2L252 & CE2L681 & CE2L323Q;
CE2_settle_cnt[20] = DFFE(CE2_settle_cnt[20]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[21] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[21]
--operation mode is normal

CE2_settle_cnt[21]_lut_out = CE2L252 & (CE2_settle_cnt[21] # CE2L881 & CE2L323Q) # !CE2L252 & CE2L881 & CE2L323Q;
CE2_settle_cnt[21] = DFFE(CE2_settle_cnt[21]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[22] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[22]
--operation mode is normal

CE2_settle_cnt[22]_lut_out = CE2L252 & (CE2_settle_cnt[22] # CE2L091 & CE2L323Q) # !CE2L252 & CE2L091 & CE2L323Q;
CE2_settle_cnt[22] = DFFE(CE2_settle_cnt[22]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[23] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[23]
--operation mode is normal

CE2_settle_cnt[23]_lut_out = CE2L252 & (CE2_settle_cnt[23] # CE2L291 & CE2L323Q) # !CE2L252 & CE2L291 & CE2L323Q;
CE2_settle_cnt[23] = DFFE(CE2_settle_cnt[23]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L572 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~497
--operation mode is normal

CE2L572 = !CE2_settle_cnt[20] & !CE2_settle_cnt[21] & !CE2_settle_cnt[22] & !CE2_settle_cnt[23];


--CE2_settle_cnt[16] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[16]
--operation mode is normal

CE2_settle_cnt[16]_lut_out = CE2L252 & (CE2_settle_cnt[16] # CE2L871 & CE2L323Q) # !CE2L252 & CE2L871 & CE2L323Q;
CE2_settle_cnt[16] = DFFE(CE2_settle_cnt[16]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[17] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[17]
--operation mode is normal

CE2_settle_cnt[17]_lut_out = CE2L252 & (CE2_settle_cnt[17] # CE2L081 & CE2L323Q) # !CE2L252 & CE2L081 & CE2L323Q;
CE2_settle_cnt[17] = DFFE(CE2_settle_cnt[17]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[18] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[18]
--operation mode is normal

CE2_settle_cnt[18]_lut_out = CE2L252 & (CE2_settle_cnt[18] # CE2L281 & CE2L323Q) # !CE2L252 & CE2L281 & CE2L323Q;
CE2_settle_cnt[18] = DFFE(CE2_settle_cnt[18]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[19] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[19]
--operation mode is normal

CE2_settle_cnt[19]_lut_out = CE2L252 & (CE2_settle_cnt[19] # CE2L481 & CE2L323Q) # !CE2L252 & CE2L481 & CE2L323Q;
CE2_settle_cnt[19] = DFFE(CE2_settle_cnt[19]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L972 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~504
--operation mode is normal

CE2L972 = (!CE2_settle_cnt[16] & !CE2_settle_cnt[17] & !CE2_settle_cnt[18] & !CE2_settle_cnt[19]) & CASCADE(CE2L572);


--CE2_settle_cnt[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[12]
--operation mode is normal

CE2_settle_cnt[12]_lut_out = CE2L252 & (CE2_settle_cnt[12] # CE2L071 & CE2L323Q) # !CE2L252 & CE2L071 & CE2L323Q;
CE2_settle_cnt[12] = DFFE(CE2_settle_cnt[12]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[13]
--operation mode is normal

CE2_settle_cnt[13]_lut_out = CE2L252 & (CE2_settle_cnt[13] # CE2L271 & CE2L323Q) # !CE2L252 & CE2L271 & CE2L323Q;
CE2_settle_cnt[13] = DFFE(CE2_settle_cnt[13]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[14]
--operation mode is normal

CE2_settle_cnt[14]_lut_out = CE2L252 & (CE2_settle_cnt[14] # CE2L471 & CE2L323Q) # !CE2L252 & CE2L471 & CE2L323Q;
CE2_settle_cnt[14] = DFFE(CE2_settle_cnt[14]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[15]
--operation mode is normal

CE2_settle_cnt[15]_lut_out = CE2L252 & (CE2_settle_cnt[15] # CE2L671 & CE2L323Q) # !CE2L252 & CE2L671 & CE2L323Q;
CE2_settle_cnt[15] = DFFE(CE2_settle_cnt[15]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L672 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~499
--operation mode is normal

CE2L672 = !CE2_settle_cnt[12] & !CE2_settle_cnt[13] & !CE2_settle_cnt[14] & !CE2_settle_cnt[15];


--CE2_settle_cnt[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[8]
--operation mode is normal

CE2_settle_cnt[8]_lut_out = CE2L252 & (CE2_settle_cnt[8] # CE2L261 & CE2L323Q) # !CE2L252 & CE2L261 & CE2L323Q;
CE2_settle_cnt[8] = DFFE(CE2_settle_cnt[8]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[9]
--operation mode is normal

CE2_settle_cnt[9]_lut_out = CE2L252 & (CE2_settle_cnt[9] # CE2L461 & CE2L323Q) # !CE2L252 & CE2L461 & CE2L323Q;
CE2_settle_cnt[9] = DFFE(CE2_settle_cnt[9]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[10]
--operation mode is normal

CE2_settle_cnt[10]_lut_out = CE2L252 & (CE2_settle_cnt[10] # CE2L661 & CE2L323Q) # !CE2L252 & CE2L661 & CE2L323Q;
CE2_settle_cnt[10] = DFFE(CE2_settle_cnt[10]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[11]
--operation mode is normal

CE2_settle_cnt[11]_lut_out = CE2L252 & (CE2_settle_cnt[11] # CE2L861 & CE2L323Q) # !CE2L252 & CE2L861 & CE2L323Q;
CE2_settle_cnt[11] = DFFE(CE2_settle_cnt[11]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L082 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~505
--operation mode is normal

CE2L082 = (!CE2_settle_cnt[8] & !CE2_settle_cnt[9] & !CE2_settle_cnt[10] & !CE2_settle_cnt[11]) & CASCADE(CE2L672);


--CE2_settle_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[7]
--operation mode is normal

CE2_settle_cnt[7]_lut_out = CE2L252 & (CE2_settle_cnt[7] # CE2L061 & CE2L323Q) # !CE2L252 & CE2L061 & CE2L323Q;
CE2_settle_cnt[7] = DFFE(CE2_settle_cnt[7]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[4]
--operation mode is normal

CE2_settle_cnt[4]_lut_out = CE2L252 & (CE2_settle_cnt[4] # CE2L451 & CE2L323Q) # !CE2L252 & CE2L451 & CE2L323Q;
CE2_settle_cnt[4] = DFFE(CE2_settle_cnt[4]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[5]
--operation mode is normal

CE2_settle_cnt[5]_lut_out = CE2L252 & (CE2_settle_cnt[5] # CE2L651 & CE2L323Q) # !CE2L252 & CE2L651 & CE2L323Q;
CE2_settle_cnt[5] = DFFE(CE2_settle_cnt[5]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[6]
--operation mode is normal

CE2_settle_cnt[6]_lut_out = CE2L252 & (CE2_settle_cnt[6] # CE2L851 & CE2L323Q) # !CE2L252 & CE2L851 & CE2L323Q;
CE2_settle_cnt[6] = DFFE(CE2_settle_cnt[6]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L772 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~501
--operation mode is normal

CE2L772 = CE2_settle_cnt[7] & !CE2_settle_cnt[4] & !CE2_settle_cnt[5] & !CE2_settle_cnt[6];


--CE2_settle_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]
--operation mode is normal

CE2_settle_cnt[0]_lut_out = CE2L641 & (CE2L323Q # CE2L252 & CE2_settle_cnt[0]) # !CE2L641 & CE2L252 & CE2_settle_cnt[0];
CE2_settle_cnt[0] = DFFE(CE2_settle_cnt[0]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[1]
--operation mode is normal

CE2_settle_cnt[1]_lut_out = CE2L252 & (CE2_settle_cnt[1] # CE2L841 & CE2L323Q) # !CE2L252 & CE2L841 & CE2L323Q;
CE2_settle_cnt[1] = DFFE(CE2_settle_cnt[1]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[2]
--operation mode is normal

CE2_settle_cnt[2]_lut_out = CE2L252 & (CE2_settle_cnt[2] # CE2L051 & CE2L323Q) # !CE2L252 & CE2L051 & CE2L323Q;
CE2_settle_cnt[2] = DFFE(CE2_settle_cnt[2]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_settle_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[3]
--operation mode is normal

CE2_settle_cnt[3]_lut_out = CE2L252 & (CE2_settle_cnt[3] # CE2L251 & CE2L323Q) # !CE2L252 & CE2L251 & CE2L323Q;
CE2_settle_cnt[3] = DFFE(CE2_settle_cnt[3]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L182 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0]~506
--operation mode is normal

CE2L182 = (!CE2_settle_cnt[0] & !CE2_settle_cnt[1] & !CE2_settle_cnt[2] & !CE2_settle_cnt[3]) & CASCADE(CE2L772);


--CE2_digitize_cnt[28] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[28]
--operation mode is normal

CE2_digitize_cnt[28]_lut_out = CE2L352 & (CE2_digitize_cnt[28] # CE2L931 & CE2L713Q) # !CE2L352 & CE2L931 & CE2L713Q;
CE2_digitize_cnt[28] = DFFE(CE2_digitize_cnt[28]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[29] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[29]
--operation mode is normal

CE2_digitize_cnt[29]_lut_out = CE2L352 & (CE2_digitize_cnt[29] # CE2L141 & CE2L713Q) # !CE2L352 & CE2L141 & CE2L713Q;
CE2_digitize_cnt[29] = DFFE(CE2_digitize_cnt[29]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[30] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[30]
--operation mode is normal

CE2_digitize_cnt[30]_lut_out = CE2L352 & (CE2_digitize_cnt[30] # CE2L341 & CE2L713Q) # !CE2L352 & CE2L341 & CE2L713Q;
CE2_digitize_cnt[30] = DFFE(CE2_digitize_cnt[30]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[31] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[31]
--operation mode is normal

CE2_digitize_cnt[31]_lut_out = CE2L352 & (CE2_digitize_cnt[31] # CE2L541 & CE2L713Q) # !CE2L352 & CE2L541 & CE2L713Q;
CE2_digitize_cnt[31] = DFFE(CE2_digitize_cnt[31]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L92 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~496
--operation mode is normal

CE2L92 = !CE2_digitize_cnt[28] & !CE2_digitize_cnt[29] & !CE2_digitize_cnt[30] & !CE2_digitize_cnt[31];


--CE2_digitize_cnt[24] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[24]
--operation mode is normal

CE2_digitize_cnt[24]_lut_out = CE2L352 & (CE2_digitize_cnt[24] # CE2L131 & CE2L713Q) # !CE2L352 & CE2L131 & CE2L713Q;
CE2_digitize_cnt[24] = DFFE(CE2_digitize_cnt[24]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[25] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[25]
--operation mode is normal

CE2_digitize_cnt[25]_lut_out = CE2L352 & (CE2_digitize_cnt[25] # CE2L331 & CE2L713Q) # !CE2L352 & CE2L331 & CE2L713Q;
CE2_digitize_cnt[25] = DFFE(CE2_digitize_cnt[25]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[26] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[26]
--operation mode is normal

CE2_digitize_cnt[26]_lut_out = CE2L352 & (CE2_digitize_cnt[26] # CE2L531 & CE2L713Q) # !CE2L352 & CE2L531 & CE2L713Q;
CE2_digitize_cnt[26] = DFFE(CE2_digitize_cnt[26]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[27] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[27]
--operation mode is normal

CE2_digitize_cnt[27]_lut_out = CE2L352 & (CE2_digitize_cnt[27] # CE2L731 & CE2L713Q) # !CE2L352 & CE2L731 & CE2L713Q;
CE2_digitize_cnt[27] = DFFE(CE2_digitize_cnt[27]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L33 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~504
--operation mode is normal

CE2L33 = (!CE2_digitize_cnt[24] & !CE2_digitize_cnt[25] & !CE2_digitize_cnt[26] & !CE2_digitize_cnt[27]) & CASCADE(CE2L92);


--CE2_digitize_cnt[20] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[20]
--operation mode is normal

CE2_digitize_cnt[20]_lut_out = CE2L352 & (CE2_digitize_cnt[20] # CE2L321 & CE2L713Q) # !CE2L352 & CE2L321 & CE2L713Q;
CE2_digitize_cnt[20] = DFFE(CE2_digitize_cnt[20]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[21] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[21]
--operation mode is normal

CE2_digitize_cnt[21]_lut_out = CE2L352 & (CE2_digitize_cnt[21] # CE2L521 & CE2L713Q) # !CE2L352 & CE2L521 & CE2L713Q;
CE2_digitize_cnt[21] = DFFE(CE2_digitize_cnt[21]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[22] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[22]
--operation mode is normal

CE2_digitize_cnt[22]_lut_out = CE2L352 & (CE2_digitize_cnt[22] # CE2L721 & CE2L713Q) # !CE2L352 & CE2L721 & CE2L713Q;
CE2_digitize_cnt[22] = DFFE(CE2_digitize_cnt[22]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[23] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[23]
--operation mode is normal

CE2_digitize_cnt[23]_lut_out = CE2L352 & (CE2_digitize_cnt[23] # CE2L921 & CE2L713Q) # !CE2L352 & CE2L921 & CE2L713Q;
CE2_digitize_cnt[23] = DFFE(CE2_digitize_cnt[23]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L03 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~498
--operation mode is normal

CE2L03 = !CE2_digitize_cnt[20] & !CE2_digitize_cnt[21] & !CE2_digitize_cnt[22] & !CE2_digitize_cnt[23];


--CE2_digitize_cnt[16] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[16]
--operation mode is normal

CE2_digitize_cnt[16]_lut_out = CE2L352 & (CE2_digitize_cnt[16] # CE2L511 & CE2L713Q) # !CE2L352 & CE2L511 & CE2L713Q;
CE2_digitize_cnt[16] = DFFE(CE2_digitize_cnt[16]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[17] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[17]
--operation mode is normal

CE2_digitize_cnt[17]_lut_out = CE2L352 & (CE2_digitize_cnt[17] # CE2L711 & CE2L713Q) # !CE2L352 & CE2L711 & CE2L713Q;
CE2_digitize_cnt[17] = DFFE(CE2_digitize_cnt[17]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[18] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[18]
--operation mode is normal

CE2_digitize_cnt[18]_lut_out = CE2L352 & (CE2_digitize_cnt[18] # CE2L911 & CE2L713Q) # !CE2L352 & CE2L911 & CE2L713Q;
CE2_digitize_cnt[18] = DFFE(CE2_digitize_cnt[18]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[19] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[19]
--operation mode is normal

CE2_digitize_cnt[19]_lut_out = CE2L352 & (CE2_digitize_cnt[19] # CE2L121 & CE2L713Q) # !CE2L352 & CE2L121 & CE2L713Q;
CE2_digitize_cnt[19] = DFFE(CE2_digitize_cnt[19]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L43 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~505
--operation mode is normal

CE2L43 = (!CE2_digitize_cnt[16] & !CE2_digitize_cnt[17] & !CE2_digitize_cnt[18] & !CE2_digitize_cnt[19]) & CASCADE(CE2L03);


--CE2_digitize_cnt[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[12]
--operation mode is normal

CE2_digitize_cnt[12]_lut_out = CE2L352 & (CE2_digitize_cnt[12] # CE2L701 & CE2L713Q) # !CE2L352 & CE2L701 & CE2L713Q;
CE2_digitize_cnt[12] = DFFE(CE2_digitize_cnt[12]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[13]
--operation mode is normal

CE2_digitize_cnt[13]_lut_out = CE2L352 & (CE2_digitize_cnt[13] # CE2L901 & CE2L713Q) # !CE2L352 & CE2L901 & CE2L713Q;
CE2_digitize_cnt[13] = DFFE(CE2_digitize_cnt[13]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[14]
--operation mode is normal

CE2_digitize_cnt[14]_lut_out = CE2L352 & (CE2_digitize_cnt[14] # CE2L111 & CE2L713Q) # !CE2L352 & CE2L111 & CE2L713Q;
CE2_digitize_cnt[14] = DFFE(CE2_digitize_cnt[14]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[15]
--operation mode is normal

CE2_digitize_cnt[15]_lut_out = CE2L352 & (CE2_digitize_cnt[15] # CE2L311 & CE2L713Q) # !CE2L352 & CE2L311 & CE2L713Q;
CE2_digitize_cnt[15] = DFFE(CE2_digitize_cnt[15]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L13 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~500
--operation mode is normal

CE2L13 = !CE2_digitize_cnt[12] & !CE2_digitize_cnt[13] & !CE2_digitize_cnt[14] & !CE2_digitize_cnt[15];


--CE2_digitize_cnt[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[9]
--operation mode is normal

CE2_digitize_cnt[9]_lut_out = CE2L352 & (CE2_digitize_cnt[9] # CE2L101 & CE2L713Q) # !CE2L352 & CE2L101 & CE2L713Q;
CE2_digitize_cnt[9] = DFFE(CE2_digitize_cnt[9]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[8]
--operation mode is normal

CE2_digitize_cnt[8]_lut_out = CE2L352 & (CE2_digitize_cnt[8] # CE2L99 & CE2L713Q) # !CE2L352 & CE2L99 & CE2L713Q;
CE2_digitize_cnt[8] = DFFE(CE2_digitize_cnt[8]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[10]
--operation mode is normal

CE2_digitize_cnt[10]_lut_out = CE2L352 & (CE2_digitize_cnt[10] # CE2L301 & CE2L713Q) # !CE2L352 & CE2L301 & CE2L713Q;
CE2_digitize_cnt[10] = DFFE(CE2_digitize_cnt[10]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[11]
--operation mode is normal

CE2_digitize_cnt[11]_lut_out = CE2L352 & (CE2_digitize_cnt[11] # CE2L501 & CE2L713Q) # !CE2L352 & CE2L501 & CE2L713Q;
CE2_digitize_cnt[11] = DFFE(CE2_digitize_cnt[11]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L53 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~506
--operation mode is normal

CE2L53 = (CE2_digitize_cnt[9] & !CE2_digitize_cnt[8] & !CE2_digitize_cnt[10] & !CE2_digitize_cnt[11]) & CASCADE(CE2L13);


--CE2_digitize_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[4]
--operation mode is normal

CE2_digitize_cnt[4]_lut_out = CE2L352 & (CE2_digitize_cnt[4] # CE2L19 & CE2L713Q) # !CE2L352 & CE2L19 & CE2L713Q;
CE2_digitize_cnt[4] = DFFE(CE2_digitize_cnt[4]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[5]
--operation mode is normal

CE2_digitize_cnt[5]_lut_out = CE2L352 & (CE2_digitize_cnt[5] # CE2L39 & CE2L713Q) # !CE2L352 & CE2L39 & CE2L713Q;
CE2_digitize_cnt[5] = DFFE(CE2_digitize_cnt[5]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[6]
--operation mode is normal

CE2_digitize_cnt[6]_lut_out = CE2L352 & (CE2_digitize_cnt[6] # CE2L59 & CE2L713Q) # !CE2L352 & CE2L59 & CE2L713Q;
CE2_digitize_cnt[6] = DFFE(CE2_digitize_cnt[6]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[7]
--operation mode is normal

CE2_digitize_cnt[7]_lut_out = CE2L352 & (CE2_digitize_cnt[7] # CE2L79 & CE2L713Q) # !CE2L352 & CE2L79 & CE2L713Q;
CE2_digitize_cnt[7] = DFFE(CE2_digitize_cnt[7]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L23 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~502
--operation mode is normal

CE2L23 = !CE2_digitize_cnt[4] & !CE2_digitize_cnt[5] & !CE2_digitize_cnt[6] & !CE2_digitize_cnt[7];


--CE2_digitize_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]
--operation mode is normal

CE2_digitize_cnt[0]_lut_out = CE2L422 # CE2L513Q # CE2L352 & CE2_digitize_cnt[0];
CE2_digitize_cnt[0] = DFFE(CE2_digitize_cnt[0]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[1]
--operation mode is normal

CE2_digitize_cnt[1]_lut_out = CE2L352 & (CE2_digitize_cnt[1] # CE2L58 & CE2L713Q) # !CE2L352 & CE2L58 & CE2L713Q;
CE2_digitize_cnt[1] = DFFE(CE2_digitize_cnt[1]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[2]
--operation mode is normal

CE2_digitize_cnt[2]_lut_out = CE2L352 & (CE2_digitize_cnt[2] # CE2L78 & CE2L713Q) # !CE2L352 & CE2L78 & CE2L713Q;
CE2_digitize_cnt[2] = DFFE(CE2_digitize_cnt[2]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2_digitize_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[3]
--operation mode is normal

CE2_digitize_cnt[3]_lut_out = CE2L352 & (CE2_digitize_cnt[3] # CE2L98 & CE2L713Q) # !CE2L352 & CE2L98 & CE2L713Q;
CE2_digitize_cnt[3] = DFFE(CE2_digitize_cnt[3]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L63 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0]~507
--operation mode is normal

CE2L63 = (!CE2_digitize_cnt[0] & !CE2_digitize_cnt[1] & !CE2_digitize_cnt[2] & !CE2_digitize_cnt[3]) & CASCADE(CE2L23);


--CE2L21 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~10
--operation mode is normal

CE2L21 = CE2L023Q & !K1L4Q;


--CE2_readout_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[7]
--operation mode is normal

CE2_readout_cnt[7]_lut_out = CE2L67 # CE2L322 & CE2L023Q # !CE2L742;
CE2_readout_cnt[7] = DFFE(CE2_readout_cnt[7]_lut_out, GLOBAL(UE1_outclock1), , , !K1L4Q);


--CE2L162 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]~91
--operation mode is normal

CE2L162 = CE2_readout_cnt[4] & CE2_readout_cnt[5] & CE2_readout_cnt[6] & !CE2_readout_cnt[7];


--CE2L262 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0]~93
--operation mode is normal

CE2L262 = (CE2_readout_cnt[0] & CE2_readout_cnt[1] & CE2_readout_cnt[2] & CE2_readout_cnt[3]) & CASCADE(CE2L162);


--L1_CS_ctrl_local.CS_CPU is slaveregister:inst_slaveregister|CS_ctrl_local.CS_CPU
--operation mode is normal

L1_CS_ctrl_local.CS_CPU_lut_out = L1L0541 & L1_i433 & L1L468 & L1L0821;
L1_CS_ctrl_local.CS_CPU = DFFE(L1_CS_ctrl_local.CS_CPU_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--B1_cs_time_start is calibration_sources:inst_calibration_sources|cs_time_start
--operation mode is normal

B1_cs_time_start_lut_out = (B1_cs_time_start # B1L07 & B1L17 & B1L27) & CASCADE(B1L231);
B1_cs_time_start = DFFE(B1_cs_time_start_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--B1L131 is calibration_sources:inst_calibration_sources|i~589
--operation mode is normal

B1L131 = L1_CS_ctrl_local.CS_mode[0] & L1_CS_ctrl_local.CS_CPU # !L1_CS_ctrl_local.CS_mode[0] & B1L18 & !B1_cs_time_start;


--L1L8921 is slaveregister:inst_slaveregister|i16276~13
--operation mode is normal

L1L8921 = VE1L74Q & VE1L84Q & VE1L44Q & !VE1L64Q;


--L1L5921 is slaveregister:inst_slaveregister|i16154~21
--operation mode is normal

L1L5921 = (VE1L34Q & !VE1L54Q) & CASCADE(L1L8921);


--B1L801 is calibration_sources:inst_calibration_sources|i370~54
--operation mode is normal

B1L801 = (B1_ATWD_R2R # L1_CS_ctrl_local.CS_enable[5] & B1_now_action) & CASCADE(B1L431);


--QE1_rx_decode_edge_last is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_edge_last
--operation mode is normal

QE1_rx_decode_edge_last_lut_out = !SE1L51Q & (QE1_rx_decode_edge_last # SE1L61Q);
QE1_rx_decode_edge_last = DFFE(QE1_rx_decode_edge_last_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , QE1L41Q);


--QE1L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|i~161
--operation mode is normal

QE1L3 = QE1_rx_decode_time_cnt[1] & QE1_rx_decode_time_cnt[2] & QE1L41Q & !QE1_rx_decode_time_cnt[0];


--QE1_rx_decode_edge_first is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|rx_decode_edge_first
--operation mode is normal

QE1_rx_decode_edge_first_lut_out = SE1L61Q;
QE1_rx_decode_edge_first = DFFE(QE1_rx_decode_edge_first_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , QE1L2);


--QE2_rx_decode_edge_last is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_edge_last
--operation mode is normal

QE2_rx_decode_edge_last_lut_out = !SE2L51Q & (QE2_rx_decode_edge_last # SE2L61Q);
QE2_rx_decode_edge_last = DFFE(QE2_rx_decode_edge_last_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , QE2L41Q);


--QE2L3 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|i~161
--operation mode is normal

QE2L3 = QE2_rx_decode_time_cnt[1] & QE2_rx_decode_time_cnt[2] & QE2L41Q & !QE2_rx_decode_time_cnt[0];


--QE2_rx_decode_edge_first is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|rx_decode_edge_first
--operation mode is normal

QE2_rx_decode_edge_first_lut_out = SE2L61Q;
QE2_rx_decode_edge_first = DFFE(QE2_rx_decode_edge_first_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , QE2L2);


--XB5_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

XB5_aeb_out = XB4_aeb_out & XB3_aeb_out;


--EB1_dudt[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[7]
--operation mode is normal

EB1_dudt[7]_lut_out = AC1L81Q;
EB1_dudt[7] = DFFE(EB1_dudt[7]_lut_out, GLOBAL(UE1_outclock0), , , !AC1L7Q);


--EB1L741 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~199
--operation mode is normal

EB1L741 = EB1L341 # EB1L541 # EB1L141 & !EB1_dudt[7];


--EB1L841 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~200
--operation mode is normal

EB1L841 = EB1L721 # EB1L921 # EB1L131 # EB1L331;


--EB1L941 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~201
--operation mode is normal

EB1L941 = EB1L531 # EB1L731;


--EB1_dudt[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dudt[6]
--operation mode is normal

EB1_dudt[6]_lut_out = !AC1L41Q;
EB1_dudt[6] = DFFE(EB1_dudt[6]_lut_out, GLOBAL(UE1_outclock0), , , !AC1L7Q);


--EB1L051 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~202
--operation mode is normal

EB1L051 = EB1L931 & (EB1L841 # EB1L941 # !EB1_dudt[6]) # !EB1L931 & !EB1_dudt[6] & (EB1L841 # EB1L941);


--EB1L641 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_6~42
--operation mode is normal

EB1L641 = EB1_dudt[7] $ EB1L141;


--AC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|HLWT~18
--operation mode is normal

AC1L8 = AC1L71Q & !EB1L95Q;


--AC1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~36
--operation mode is normal

AC1L12Q_lut_out = AC1L51Q # AC1L12Q & NB1L9Q & !R6_sload_path[4];
AC1L12Q = DFFE(AC1L12Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--AC1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~33
--operation mode is normal

AC1L91Q_lut_out = !EB1_max_level & (AC1L11 # AC1L91Q & !R6_sload_path[2]);
AC1L91Q = DFFE(AC1L91Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--AC1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~32
--operation mode is normal

AC1L81Q_lut_out = AC1L01 # EB1_max_level & !AC1L61Q & !NB1L9Q;
AC1L81Q = DFFE(AC1L81Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--AC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|START~17
--operation mode is normal

AC1L22 = AC1L91Q # AC1L81Q;


--AC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~391
--operation mode is normal

AC1L1 = !EB1L95Q & !R6_sload_path[4];


--AC1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|ct_aclr~reg
--operation mode is normal

AC1L5Q_lut_out = !AC1L2 & !AC1L4 & (AC1L1 # !AC1L02Q);
AC1L5Q = DFFE(AC1L5Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--NB1L62Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38
--operation mode is normal

NB1L62Q_lut_out = NB1L41 & NB1L32Q & R3_sload_path[2] & !AC1L51Q;
NB1L62Q = DFFE(NB1L62Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--MB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~60
--operation mode is normal

MB1L3 = !R31_q[4] & !R31_q[5] & !R31_q[6] & !R31_q[7];


--MB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|not_receive~63
--operation mode is normal

MB1L4 = (R31_q[0] & !R31_q[1] & !R31_q[2] & !R31_q[3]) & CASCADE(MB1L3);


--DB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR~43
--operation mode is normal

DB1L81 = HB1L21 # HB1L71 # !DB1_EOF_WAIT;


--NB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~883
--operation mode is normal

NB1L6 = SB1_dffs[1] & (SB1_dffs[3] # !SB1_dffs[5]) # !SB1_dffs[1] & (SB1_dffs[6] # SB1_dffs[3] & SB1_dffs[5]);


--NB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~884
--operation mode is normal

NB1L7 = SB1_dffs[4] & !SB1_dffs[3] # !SB1_dffs[4] & !SB1_dffs[6];


--SD1L81 is daq:inst_daq|mem_interface:inst_mem_interface|i332~178
--operation mode is normal

SD1L81 = (SD1_rdaddr[5] & SD1_rdaddr[4]) & CASCADE(SD1L91);


--HE2_hit_size_in_header[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[10]
--operation mode is normal

HE2_hit_size_in_header[10]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L423 # !HE2L61Q & HE2_hit_size_in_header[10]);
HE2_hit_size_in_header[10] = DFFE(HE2_hit_size_in_header[10]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_compr_active is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_active
--operation mode is normal

GE2_compr_active_lut_out = !GE2L9311Q & GE2L5211Q;
GE2_compr_active = DFFE(GE2_compr_active_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L212 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i426~30
--operation mode is normal

HE2L212 = !XD2L582 & (XD2_rd_ptr[0] & !XD2_header_1.ATWDavail # !XD2_rd_ptr[0] & !XD2_header_0.ATWDavail);


--GE2_ring_rd_en_dly is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_rd_en_dly
--operation mode is normal

GE2_ring_rd_en_dly_lut_out = GE2_ring_rd_en & GE2_st_mach_init;
GE2_ring_rd_en_dly = DFFE(GE2_ring_rd_en_dly_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_st_mach_init is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|st_mach_init
--operation mode is normal

GE2_st_mach_init_lut_out = !GE2L769 & (GE2_st_mach_init # !GE2L279 & GE2L669);
GE2_st_mach_init = DFFE(GE2_st_mach_init_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L833 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10804
--operation mode is normal

HE2L833 = HE2L51Q & !GE2_compr_active & (XD2L582 # XD2L482);


--HE1_hit_size_in_header[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[10]
--operation mode is normal

HE1_hit_size_in_header[10]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L513 # !HE1L61Q & HE1_hit_size_in_header[10]);
HE1_hit_size_in_header[10] = DFFE(HE1_hit_size_in_header[10]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_compr_active is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_active
--operation mode is normal

GE1_compr_active_lut_out = !GE1L7311Q & GE1L3211Q;
GE1_compr_active = DFFE(GE1_compr_active_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L302 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i426~30
--operation mode is normal

HE1L302 = !XD1L682 & (XD1_rd_ptr[0] & !XD1_header_1.ATWDavail # !XD1_rd_ptr[0] & !XD1_header_0.ATWDavail);


--GE1_ring_rd_en_dly is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_rd_en_dly
--operation mode is normal

GE1_ring_rd_en_dly_lut_out = GE1_ring_rd_en & GE1_st_mach_init;
GE1_ring_rd_en_dly = DFFE(GE1_ring_rd_en_dly_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_st_mach_init is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|st_mach_init
--operation mode is normal

GE1_st_mach_init_lut_out = !GE1L569 & (GE1_st_mach_init # !GE1L079 & GE1L469);
GE1_st_mach_init = DFFE(GE1_st_mach_init_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L033 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10877
--operation mode is normal

HE1L033 = HE1L51Q & !GE1_compr_active & (XD1L682 # XD1L582);


--HE2_hit_size_in_header[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[8]
--operation mode is normal

HE2_hit_size_in_header[8]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L023 # !HE2L61Q & HE2_hit_size_in_header[8]);
HE2_hit_size_in_header[8] = DFFE(HE2_hit_size_in_header[8]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_hit_size_in_header[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[8]
--operation mode is normal

HE1_hit_size_in_header[8]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L113 # !HE1L61Q & HE1_hit_size_in_header[8]);
HE1_hit_size_in_header[8] = DFFE(HE1_hit_size_in_header[8]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_hit_size_in_header[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[4]
--operation mode is normal

HE2_hit_size_in_header[4]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L213 # !HE2L61Q & HE2_hit_size_in_header[4]);
HE2_hit_size_in_header[4] = DFFE(HE2_hit_size_in_header[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_hit_size_in_header[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[4]
--operation mode is normal

HE1_hit_size_in_header[4]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L303 # !HE1L61Q & HE1_hit_size_in_header[4]);
HE1_hit_size_in_header[4] = DFFE(HE1_hit_size_in_header[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_hit_size_in_header[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[9]
--operation mode is normal

HE2_hit_size_in_header[9]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L223 # !HE2L61Q & HE2_hit_size_in_header[9]);
HE2_hit_size_in_header[9] = DFFE(HE2_hit_size_in_header[9]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_hit_size_in_header[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[9]
--operation mode is normal

HE1_hit_size_in_header[9]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L313 # !HE1L61Q & HE1_hit_size_in_header[9]);
HE1_hit_size_in_header[9] = DFFE(HE1_hit_size_in_header[9]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_hit_size_in_header[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[7]
--operation mode is normal

HE2_hit_size_in_header[7]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L813 # !HE2L61Q & HE2_hit_size_in_header[7]);
HE2_hit_size_in_header[7] = DFFE(HE2_hit_size_in_header[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_hit_size_in_header[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[7]
--operation mode is normal

HE1_hit_size_in_header[7]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L903 # !HE1L61Q & HE1_hit_size_in_header[7]);
HE1_hit_size_in_header[7] = DFFE(HE1_hit_size_in_header[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_hit_size_in_header[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[2]
--operation mode is normal

HE2_hit_size_in_header[2]_lut_out = HE2_i1063 # HE2L61Q & HE2L803 # !HE2L61Q & HE2_hit_size_in_header[2];
HE2_hit_size_in_header[2] = DFFE(HE2_hit_size_in_header[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_hit_size_in_header[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[0]
--operation mode is normal

HE2_hit_size_in_header[0]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L403 # !HE2L61Q & HE2_hit_size_in_header[0]);
HE2_hit_size_in_header[0] = DFFE(HE2_hit_size_in_header[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_hit_size_in_header[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[1]
--operation mode is normal

HE2_hit_size_in_header[1]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L603 # !HE2L61Q & HE2_hit_size_in_header[1]);
HE2_hit_size_in_header[1] = DFFE(HE2_hit_size_in_header[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2L532 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~63
--operation mode is normal

HE2L532 = HE2_hit_size_in_header[0] # HE2_hit_size_in_header[1];


--HE1_hit_size_in_header[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[2]
--operation mode is normal

HE1_hit_size_in_header[2]_lut_out = HE1_i1063 # HE1L61Q & HE1L992 # !HE1L61Q & HE1_hit_size_in_header[2];
HE1_hit_size_in_header[2] = DFFE(HE1_hit_size_in_header[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_hit_size_in_header[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[0]
--operation mode is normal

HE1_hit_size_in_header[0]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L592 # !HE1L61Q & HE1_hit_size_in_header[0]);
HE1_hit_size_in_header[0] = DFFE(HE1_hit_size_in_header[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_hit_size_in_header[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[1]
--operation mode is normal

HE1_hit_size_in_header[1]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L792 # !HE1L61Q & HE1_hit_size_in_header[1]);
HE1_hit_size_in_header[1] = DFFE(HE1_hit_size_in_header[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1L722 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~63
--operation mode is normal

HE1L722 = HE1_hit_size_in_header[0] # HE1_hit_size_in_header[1];


--HE2_hit_size_in_header[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[5]
--operation mode is normal

HE2_hit_size_in_header[5]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L413 # !HE2L61Q & HE2_hit_size_in_header[5]);
HE2_hit_size_in_header[5] = DFFE(HE2_hit_size_in_header[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_hit_size_in_header[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[5]
--operation mode is normal

HE1_hit_size_in_header[5]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L503 # !HE1L61Q & HE1_hit_size_in_header[5]);
HE1_hit_size_in_header[5] = DFFE(HE1_hit_size_in_header[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_hit_size_in_header[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[6]
--operation mode is normal

HE2_hit_size_in_header[6]_lut_out = !HE2_i1063 & (HE2L61Q & HE2L613 # !HE2L61Q & HE2_hit_size_in_header[6]);
HE2_hit_size_in_header[6] = DFFE(HE2_hit_size_in_header[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_hit_size_in_header[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[6]
--operation mode is normal

HE1_hit_size_in_header[6]_lut_out = !HE1_i1063 & (HE1L61Q & HE1L703 # !HE1L61Q & HE1_hit_size_in_header[6]);
HE1_hit_size_in_header[6] = DFFE(HE1_hit_size_in_header[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE2_hit_size_in_header[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[3]
--operation mode is normal

HE2_hit_size_in_header[3]_lut_out = HE2_i1063 # HE2L61Q & HE2L013 # !HE2L61Q & HE2_hit_size_in_header[3];
HE2_hit_size_in_header[3] = DFFE(HE2_hit_size_in_header[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--HE1_hit_size_in_header[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|hit_size_in_header[3]
--operation mode is normal

HE1_hit_size_in_header[3]_lut_out = HE1_i1063 # HE1L61Q & HE1L103 # !HE1L61Q & HE1_hit_size_in_header[3];
HE1_hit_size_in_header[3] = DFFE(HE1_hit_size_in_header[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--SD1L43 is daq:inst_daq|mem_interface:inst_mem_interface|i530~38
--operation mode is normal

SD1L43 = (L1_DAQ_ctrl_local.LBM_mode[1] # !L1_DAQ_ctrl_local.LBM_mode[0] # !SD1_start_address[24]) & CASCADE(SD1L493);


--HE2L933 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10806
--operation mode is normal

HE2L933 = !HE2_ram_address_header[7] & !HE2_ram_address_header[6] & !HE2_ram_address_header[5] & !HE2_ram_address_header[4];

--HE2L314 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10911
--operation mode is normal

HE2L314 = !HE2_ram_address_header[7] & !HE2_ram_address_header[6] & !HE2_ram_address_header[5] & !HE2_ram_address_header[4];


--HE2L043 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10807
--operation mode is normal

HE2L043 = !HE2_ram_address_header[10] & !HE2_ram_address_header[9];


--HE2_ram_address_header[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[0]
--operation mode is normal

HE2_ram_address_header[0]_lut_out = HE2L432 & (HE2_ram_address_header[0] # HE2L262 & HE2L91Q) # !HE2L432 & HE2L262 & HE2L91Q;
HE2_ram_address_header[0] = DFFE(HE2_ram_address_header[0]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2L143 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10808
--operation mode is normal

HE2L143 = HE2L933 & HE2L043 & HE2_ram_address_header[0] & !HE2_ram_address_header[8];


--HE2_ram_address_header[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[1]
--operation mode is normal

HE2_ram_address_header[1]_lut_out = HE2L462 & (HE2L91Q # HE2L432 & HE2_ram_address_header[1]) # !HE2L462 & HE2L432 & HE2_ram_address_header[1];
HE2_ram_address_header[1] = DFFE(HE2_ram_address_header[1]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2L243 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10809
--operation mode is normal

HE2L243 = HE2_ram_address_header[1] & HE2_ram_address_header[3];


--HE2L343 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10810
--operation mode is normal

HE2L343 = HE2L014 & HE2_ram_address_header[0] & HE2_ram_address_header[2];


--HE1L133 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10879
--operation mode is normal

HE1L133 = !HE1_ram_address_header[7] & !HE1_ram_address_header[6] & !HE1_ram_address_header[5] & !HE1_ram_address_header[4];

--HE1L914 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11009
--operation mode is normal

HE1L914 = !HE1_ram_address_header[7] & !HE1_ram_address_header[6] & !HE1_ram_address_header[5] & !HE1_ram_address_header[4];


--HE1L233 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10880
--operation mode is normal

HE1L233 = !HE1_ram_address_header[10] & !HE1_ram_address_header[9];


--HE1_ram_address_header[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[0]
--operation mode is normal

HE1_ram_address_header[0]_lut_out = HE1L622 & (HE1_ram_address_header[0] # HE1L352 & HE1L91Q) # !HE1L622 & HE1L352 & HE1L91Q;
HE1_ram_address_header[0] = DFFE(HE1_ram_address_header[0]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1L333 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10881
--operation mode is normal

HE1L333 = HE1L133 & HE1L233 & HE1_ram_address_header[0] & !HE1_ram_address_header[8];


--HE1_ram_address_header[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_address_header[1]
--operation mode is normal

HE1_ram_address_header[1]_lut_out = HE1L552 & (HE1L91Q # HE1L622 & HE1_ram_address_header[1]) # !HE1L552 & HE1L622 & HE1_ram_address_header[1];
HE1_ram_address_header[1] = DFFE(HE1_ram_address_header[1]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1L433 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10882
--operation mode is normal

HE1L433 = HE1_ram_address_header[1] & HE1_ram_address_header[3];


--HE1L422 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~16
--operation mode is normal

HE1L422 = HE1L314 & HE1L433 & HE1_ram_address_header[0] & HE1_ram_address_header[2];


--GE1_atwd_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_done
--operation mode is normal

GE1_atwd_done_lut_out = GE1L3211Q & (GE1L607 # GE1_atwd_done & !GE1_i2506);
GE1_atwd_done = DFFE(GE1_atwd_done_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L0311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~27
--operation mode is normal

GE1L0311Q_lut_out = GE1L9211Q;
GE1L0311Q = DFFE(GE1L0311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L977 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1107
--operation mode is normal

GE1L977 = GE1L4211Q & (!GE1_compr_mode[1] & !GE1_compr_mode[0] # !XD1L682);


--GE1L6311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~33
--operation mode is normal

GE1L6311Q_lut_out = GE1L5311Q;
GE1L6311Q = DFFE(GE1L6311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_event_end_wait[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[0]
--operation mode is normal

GE1_event_end_wait[0]_lut_out = !GE1_event_end_wait[0] & GE1_lbm_read_done;
GE1_event_end_wait[0] = DFFE(GE1_event_end_wait[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_event_end_wait[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[1]
--operation mode is normal

GE1_event_end_wait[1]_lut_out = GE1_lbm_read_done & (GE1_event_end_wait[0] $ GE1_event_end_wait[1]);
GE1_event_end_wait[1] = DFFE(GE1_event_end_wait[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_event_end_wait[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[2]
--operation mode is normal

GE1_event_end_wait[2]_lut_out = GE1_lbm_read_done & (GE1_event_end_wait[2] $ (GE1_event_end_wait[0] & GE1_event_end_wait[1]));
GE1_event_end_wait[2] = DFFE(GE1_event_end_wait[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L369 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7776
--operation mode is normal

GE1L369 = GE1_event_end_wait[0] & GE1_event_end_wait[1] & !GE1_event_end_wait[2];


--GE1L469 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7778
--operation mode is normal

GE1L469 = GE1L1301 & !GE1L2311Q & !GE1L1311Q;


--GE1L569 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7779
--operation mode is normal

GE1L569 = GE1_event_end_wait[0] & GE1_event_end_wait[1] & GE1L7311Q & !GE1_event_end_wait[2];


--GE2_atwd_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_done
--operation mode is normal

GE2_atwd_done_lut_out = GE2L5211Q & (GE2L907 # GE2_atwd_done & !GE2_i2506);
GE2_atwd_done = DFFE(GE2_atwd_done_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L2311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~27
--operation mode is normal

GE2L2311Q_lut_out = GE2L1311Q;
GE2L2311Q = DFFE(GE2L2311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L187 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1099
--operation mode is normal

GE2L187 = GE2L6211Q & (!GE2_compr_mode[1] & !GE2_compr_mode[0] # !XD2L582);


--GE2L8311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~33
--operation mode is normal

GE2L8311Q_lut_out = GE2L7311Q;
GE2L8311Q = DFFE(GE2L8311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_event_end_wait[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[0]
--operation mode is normal

GE2_event_end_wait[0]_lut_out = !GE2_event_end_wait[0] & GE2_lbm_read_done;
GE2_event_end_wait[0] = DFFE(GE2_event_end_wait[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_event_end_wait[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[1]
--operation mode is normal

GE2_event_end_wait[1]_lut_out = GE2_lbm_read_done & (GE2_event_end_wait[0] $ GE2_event_end_wait[1]);
GE2_event_end_wait[1] = DFFE(GE2_event_end_wait[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_event_end_wait[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|event_end_wait[2]
--operation mode is normal

GE2_event_end_wait[2]_lut_out = GE2_lbm_read_done & (GE2_event_end_wait[2] $ (GE2_event_end_wait[0] & GE2_event_end_wait[1]));
GE2_event_end_wait[2] = DFFE(GE2_event_end_wait[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L569 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7788
--operation mode is normal

GE2L569 = GE2_event_end_wait[0] & GE2_event_end_wait[1] & !GE2_event_end_wait[2];


--GE2L669 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7790
--operation mode is normal

GE2L669 = GE2L3301 & !GE2L4311Q & !GE2L3311Q;


--GE2L769 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7791
--operation mode is normal

GE2L769 = GE2_event_end_wait[0] & GE2_event_end_wait[1] & GE2L9311Q & !GE2_event_end_wait[2];


--L1_i16215 is slaveregister:inst_slaveregister|i16215
--operation mode is normal

L1_i16215 = L1L472 & VE1L54Q & !VE1L64Q & !VE1L44Q;


--GE1L669 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7780
--operation mode is normal

GE1L669 = GE1L1301 & !GE1L4211Q & !GE1L7311Q;


--R82L12 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|sload_path[0]~106
--operation mode is normal

R82L12 = R82_sload_path[5] & R82_sload_path[6] & R82_sload_path[7] & !R82_sload_path[8];


--R82L22 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|sload_path[0]~107
--operation mode is normal

R82L22 = R82_sload_path[1] & R82_sload_path[2] & R82_sload_path[3] & R82_sload_path[4];


--GE1_i2419 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2419
--operation mode is normal

GE1_i2419 = GE1_atwd_done # R82L12 & R82L22 & !R82_sload_path[0];


--GE1_atwd_bfr_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_bfr_en
--operation mode is normal

GE1_atwd_bfr_en_lut_out = GE1L1 & GE1L3211Q & !GE1L7311Q;
GE1_atwd_bfr_en = DFFE(GE1_atwd_bfr_en_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L22 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|compr_mode[1]~43
--operation mode is normal

GE1L22 = !GE1_compr_mode[1] & !GE1_compr_mode[0];


--R72_sset_path[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|sset_path[1]
--operation mode is normal

R72_sset_path[1] = !GE1L7311Q & GE1L3211Q & R72_counter_cell[1];


--L1_i16276 is slaveregister:inst_slaveregister|i16276
--operation mode is normal

L1_i16276 = L1L472 & VE1L54Q & VE1L44Q & !VE1L64Q;


--GE2L869 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7792
--operation mode is normal

GE2L869 = GE2L3301 & !GE2L6211Q & !GE2L9311Q;


--R43L12 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[0]~106
--operation mode is normal

R43L12 = R43_sload_path[5] & R43_sload_path[6] & R43_sload_path[7] & !R43_sload_path[8];


--R43L22 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[0]~107
--operation mode is normal

R43L22 = R43_sload_path[1] & R43_sload_path[2] & R43_sload_path[3] & R43_sload_path[4];


--GE2_i2419 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2419
--operation mode is normal

GE2_i2419 = GE2_atwd_done # R43L12 & R43L22 & !R43_sload_path[0];


--GE2_atwd_bfr_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_bfr_en
--operation mode is normal

GE2_atwd_bfr_en_lut_out = GE2L1 & GE2L5211Q & !GE2L9311Q;
GE2_atwd_bfr_en = DFFE(GE2_atwd_bfr_en_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L22 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|compr_mode[1]~43
--operation mode is normal

GE2L22 = !GE2_compr_mode[1] & !GE2_compr_mode[0];


--R33_sset_path[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[1]
--operation mode is normal

R33_sset_path[1] = !GE2L9311Q & GE2L5211Q & R33_counter_cell[1];


--HE1_ram_data_hdr[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[0]
--operation mode is normal

HE1_ram_data_hdr[0]_lut_out = HE1L443 # HE1L543 & (HE1L253 # HE1L653);
HE1_ram_data_hdr[0] = DFFE(HE1_ram_data_hdr[0]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE1_ring_init is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_init
--operation mode is normal

GE1_ring_init_lut_out = GE1_ring_init # !GE1L079 & GE1L179 & GE1L1301;
GE1_ring_init = DFFE(GE1_ring_init_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_ring_data[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[10]
--operation mode is normal

GE1_ring_data[10]_lut_out = GE1_ring_init & (GE1L837 & GE1L345 # !GE1L837 & GE1_flagged_rl_compr_dly[10]);
GE1_ring_data[10] = DFFE(GE1_ring_data[10]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1_i_dly[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i_dly[1]
--operation mode is normal

GE1_i_dly[1]_lut_out = GE1_i[1] & GE1_st_mach_init;
GE1_i_dly[1] = DFFE(GE1_i_dly[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_i_dly[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i_dly[2]
--operation mode is normal

GE1_i_dly[2]_lut_out = GE1_i[2] & GE1_st_mach_init;
GE1_i_dly[2] = DFFE(GE1_i_dly[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_i_dly[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i_dly[3]
--operation mode is normal

GE1_i_dly[3]_lut_out = GE1_i[3] & GE1_st_mach_init;
GE1_i_dly[3] = DFFE(GE1_i_dly[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_i_dly[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i_dly[4]
--operation mode is normal

GE1_i_dly[4]_lut_out = GE1_i[4] & GE1_st_mach_init;
GE1_i_dly[4] = DFFE(GE1_i_dly[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L457 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~180
--operation mode is normal

GE1L457 = GE1_i_dly[1] # GE1_i_dly[2] # GE1_i_dly[3] # GE1_i_dly[4];

--GE1L4301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7865
--operation mode is normal

GE1L4301 = GE1_i_dly[1] # GE1_i_dly[2] # GE1_i_dly[3] # GE1_i_dly[4];


--GE1L557 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~182
--operation mode is normal

GE1L557 = GE1_i_dly[2] # GE1_i_dly[3] # GE1_i_dly[4] # !GE1_i_dly[1];


--GE1_ring_data[14] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[14]
--operation mode is normal

GE1_ring_data[14]_lut_out = GE1_ring_init & (GE1L715 & GE1_ring_data[14] # !GE1L715 & GE1L854);
GE1_ring_data[14] = DFFE(GE1_ring_data[14]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1_ring_data[16] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[16]
--operation mode is normal

GE1_ring_data[16]_lut_out = GE1L505 & GE1_ring_init;
GE1_ring_data[16] = DFFE(GE1_ring_data[16]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1L657 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~184
--operation mode is normal

GE1L657 = GE1_i_dly[1] # GE1_i_dly[3] # GE1_i_dly[4] # !GE1_i_dly[2];


--GE1L757 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~186
--operation mode is normal

GE1L757 = GE1_i_dly[3] # GE1_i_dly[4] # !GE1_i_dly[2] # !GE1_i_dly[1];


--GE1L546 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1038
--operation mode is normal

GE1L546 = GE1L657 & GE1_ring_data[16] & !GE1L757 # !GE1L657 & GE1_ring_data[14];


--GE1L646 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1039
--operation mode is normal

GE1L646 = GE1_i_dly[3] # GE1_i_dly[4] # !GE1_i_dly[2];

--GE1L356 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1047
--operation mode is normal

GE1L356 = GE1_i_dly[3] # GE1_i_dly[4] # !GE1_i_dly[2];


--GE1_ring_data[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[0]
--operation mode is normal

GE1_ring_data[0]_lut_out = GE1L806 & GE1_ring_init;
GE1_ring_data[0] = DFFE(GE1_ring_data[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1_ring_data[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[2]
--operation mode is normal

GE1_ring_data[2]_lut_out = GE1L195 & GE1_ring_init;
GE1_ring_data[2] = DFFE(GE1_ring_data[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1L857 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~188
--operation mode is normal

GE1L857 = GE1_i_dly[1] # GE1_i_dly[2] # GE1_i_dly[4] # !GE1_i_dly[3];


--GE1L957 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~190
--operation mode is normal

GE1L957 = GE1_i_dly[2] # GE1_i_dly[4] # !GE1_i_dly[3] # !GE1_i_dly[1];


--GE1L746 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1040
--operation mode is normal

GE1L746 = GE1L857 & GE1_ring_data[2] & !GE1L957 # !GE1L857 & GE1_ring_data[0];


--GE1L846 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1041
--operation mode is normal

GE1L846 = GE1_i_dly[2] # GE1_i_dly[4] # !GE1_i_dly[3];


--GE1L946 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1042
--operation mode is normal

GE1L946 = GE1_i_dly[4] # !GE1_i_dly[3] # !GE1_i_dly[2];


--GE1_ring_data[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[8]
--operation mode is normal

GE1_ring_data[8]_lut_out = GE1L355 & GE1_ring_init;
GE1_ring_data[8] = DFFE(GE1_ring_data[8]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1L769 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7781
--operation mode is normal

GE1L769 = GE1_i_dly[1] # GE1_i_dly[2] # GE1_i_dly[3] # !GE1_i_dly[4];


--GE1L056 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1043
--operation mode is normal

GE1L056 = GE1L946 & (GE1L769 & GE1_h_compr_data[0] # !GE1L769 & GE1_ring_data[8]);


--GE1_ring_data[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[4]
--operation mode is normal

GE1_ring_data[4]_lut_out = GE1L775 # GE1L175 # GE1_flagged_rl_compr_dly[4] & GE1L275;
GE1_ring_data[4] = DFFE(GE1_ring_data[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1_ring_data[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[6]
--operation mode is normal

GE1_ring_data[6]_lut_out = GE1L265 # GE1L365 # GE1_flagged_rl_compr_dly[6] & GE1L275;
GE1_ring_data[6] = DFFE(GE1_ring_data[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1L067 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~192
--operation mode is normal

GE1L067 = GE1_i_dly[1] # GE1_i_dly[4] # !GE1_i_dly[3] # !GE1_i_dly[2];


--GE1L167 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~194
--operation mode is normal

GE1L167 = GE1_i_dly[4] # !GE1_i_dly[3] # !GE1_i_dly[2] # !GE1_i_dly[1];


--GE1L156 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1044
--operation mode is normal

GE1L156 = GE1L067 & GE1_ring_data[6] & !GE1L167 # !GE1L067 & GE1_ring_data[4];


--GE1L256 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2169~1045
--operation mode is normal

GE1L256 = GE1L746 # GE1L846 & (GE1L056 # GE1L156);


--GE1L576 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1222
--operation mode is normal

GE1L576 = GE1L557 & (GE1L546 # GE1L646 & GE1L256);


--GE1_ring_data[12] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[12]
--operation mode is normal

GE1_ring_data[12]_lut_out = GE1_ring_init & (GE1L135 # GE1L725);
GE1_ring_data[12] = DFFE(GE1_ring_data[12]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1L869 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7782
--operation mode is normal

GE1L869 = !GE1_i_dly[3] & !GE1_i_dly[4];


--GE1L676 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1223
--operation mode is normal

GE1L676 = GE1_ring_data[12] & GE1_i_dly[1] & GE1L869 & !GE1_i_dly[2];


--GE1L776 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1224
--operation mode is normal

GE1L776 = GE1L457 & (GE1L576 # GE1L676) # !GE1L457 & GE1_ring_data[10];


--HE1L533 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10884
--operation mode is normal

HE1L533 = !HE1L22Q & !HE1L32Q;


--HE1L633 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10885
--operation mode is normal

HE1L633 = HE1_header_write & (!HE1L502 # !HE1L533 # !HE1L813);


--HE1L733 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10887
--operation mode is normal

HE1L733 = HE1_ram_address_header[1] & (HE1_ram_address[1] # HE1_header_write) # !HE1_ram_address_header[1] & HE1_ram_address[1] & !HE1_header_write;


--HE1L833 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10889
--operation mode is normal

HE1L833 = HE1_ram_address_header[0] & (HE1_ram_address[0] # HE1_header_write) # !HE1_ram_address_header[0] & HE1_ram_address[0] & !HE1_header_write;


--HE1L933 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10891
--operation mode is normal

HE1L933 = !HE1L22Q & !HE1L12Q & !HE1L02Q & !HE1L32Q;


--HE1L622 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~24
--operation mode is normal

HE1L622 = HE1L51Q # HE1L31Q # !HE1L933 # !HE1L813;


--HE2_ram_data_hdr[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[0]
--operation mode is normal

HE2_ram_data_hdr[0]_lut_out = HE2L353 # HE2L453 & (HE2L063 # HE2L463);
HE2_ram_data_hdr[0] = DFFE(HE2_ram_data_hdr[0]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE2_ring_init is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_init
--operation mode is normal

GE2_ring_init_lut_out = GE2_ring_init # !GE2L279 & GE2L379 & GE2L3301;
GE2_ring_init = DFFE(GE2_ring_init_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_ring_data[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[10]
--operation mode is normal

GE2_ring_data[10]_lut_out = GE2_ring_init & (GE2L147 & GE2L745 # !GE2L147 & GE2_flagged_rl_compr_dly[10]);
GE2_ring_data[10] = DFFE(GE2_ring_data[10]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2_i_dly[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i_dly[1]
--operation mode is normal

GE2_i_dly[1]_lut_out = GE2_i[1] & GE2_st_mach_init;
GE2_i_dly[1] = DFFE(GE2_i_dly[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_i_dly[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i_dly[2]
--operation mode is normal

GE2_i_dly[2]_lut_out = GE2_i[2] & GE2_st_mach_init;
GE2_i_dly[2] = DFFE(GE2_i_dly[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_i_dly[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i_dly[3]
--operation mode is normal

GE2_i_dly[3]_lut_out = GE2_i[3] & GE2_st_mach_init;
GE2_i_dly[3] = DFFE(GE2_i_dly[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_i_dly[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i_dly[4]
--operation mode is normal

GE2_i_dly[4]_lut_out = GE2_i[4] & GE2_st_mach_init;
GE2_i_dly[4] = DFFE(GE2_i_dly[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L657 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~180
--operation mode is normal

GE2L657 = GE2_i_dly[1] # GE2_i_dly[2] # GE2_i_dly[3] # GE2_i_dly[4];

--GE2L6301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7877
--operation mode is normal

GE2L6301 = GE2_i_dly[1] # GE2_i_dly[2] # GE2_i_dly[3] # GE2_i_dly[4];


--GE2L757 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~182
--operation mode is normal

GE2L757 = GE2_i_dly[2] # GE2_i_dly[3] # GE2_i_dly[4] # !GE2_i_dly[1];


--GE2_ring_data[14] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[14]
--operation mode is normal

GE2_ring_data[14]_lut_out = GE2_ring_init & (GE2L125 & GE2_ring_data[14] # !GE2L125 & GE2L164);
GE2_ring_data[14] = DFFE(GE2_ring_data[14]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2_ring_data[16] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[16]
--operation mode is normal

GE2_ring_data[16]_lut_out = GE2L905 & GE2_ring_init;
GE2_ring_data[16] = DFFE(GE2_ring_data[16]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2L857 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~184
--operation mode is normal

GE2L857 = GE2_i_dly[1] # GE2_i_dly[3] # GE2_i_dly[4] # !GE2_i_dly[2];


--GE2L957 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~186
--operation mode is normal

GE2L957 = GE2_i_dly[3] # GE2_i_dly[4] # !GE2_i_dly[2] # !GE2_i_dly[1];


--GE2L846 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1050
--operation mode is normal

GE2L846 = GE2L857 & GE2_ring_data[16] & !GE2L957 # !GE2L857 & GE2_ring_data[14];


--GE2L946 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1051
--operation mode is normal

GE2L946 = GE2_i_dly[3] # GE2_i_dly[4] # !GE2_i_dly[2];

--GE2L656 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1059
--operation mode is normal

GE2L656 = GE2_i_dly[3] # GE2_i_dly[4] # !GE2_i_dly[2];


--GE2_ring_data[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[0]
--operation mode is normal

GE2_ring_data[0]_lut_out = GE2L116 & GE2_ring_init;
GE2_ring_data[0] = DFFE(GE2_ring_data[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2_ring_data[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[2]
--operation mode is normal

GE2_ring_data[2]_lut_out = GE2L495 & GE2_ring_init;
GE2_ring_data[2] = DFFE(GE2_ring_data[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2L067 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~188
--operation mode is normal

GE2L067 = GE2_i_dly[1] # GE2_i_dly[2] # GE2_i_dly[4] # !GE2_i_dly[3];


--GE2L167 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~190
--operation mode is normal

GE2L167 = GE2_i_dly[2] # GE2_i_dly[4] # !GE2_i_dly[3] # !GE2_i_dly[1];


--GE2L056 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1052
--operation mode is normal

GE2L056 = GE2L067 & GE2_ring_data[2] & !GE2L167 # !GE2L067 & GE2_ring_data[0];


--GE2L156 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1053
--operation mode is normal

GE2L156 = GE2_i_dly[2] # GE2_i_dly[4] # !GE2_i_dly[3];


--GE2L256 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1054
--operation mode is normal

GE2L256 = GE2_i_dly[4] # !GE2_i_dly[3] # !GE2_i_dly[2];


--GE2_ring_data[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[8]
--operation mode is normal

GE2_ring_data[8]_lut_out = GE2L655 & GE2_ring_init;
GE2_ring_data[8] = DFFE(GE2_ring_data[8]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2L969 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7793
--operation mode is normal

GE2L969 = GE2_i_dly[1] # GE2_i_dly[2] # GE2_i_dly[3] # !GE2_i_dly[4];


--GE2L356 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1055
--operation mode is normal

GE2L356 = GE2L256 & (GE2L969 & GE2_h_compr_data[0] # !GE2L969 & GE2_ring_data[8]);


--GE2_ring_data[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[4]
--operation mode is normal

GE2_ring_data[4]_lut_out = GE2L085 # GE2L475 # GE2_flagged_rl_compr_dly[4] & GE2L575;
GE2_ring_data[4] = DFFE(GE2_ring_data[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2_ring_data[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[6]
--operation mode is normal

GE2_ring_data[6]_lut_out = GE2L565 # GE2L665 # GE2_flagged_rl_compr_dly[6] & GE2L575;
GE2_ring_data[6] = DFFE(GE2_ring_data[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2L267 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~192
--operation mode is normal

GE2L267 = GE2_i_dly[1] # GE2_i_dly[4] # !GE2_i_dly[3] # !GE2_i_dly[2];


--GE2L367 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~194
--operation mode is normal

GE2L367 = GE2_i_dly[4] # !GE2_i_dly[3] # !GE2_i_dly[2] # !GE2_i_dly[1];


--GE2L456 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1056
--operation mode is normal

GE2L456 = GE2L267 & GE2_ring_data[6] & !GE2L367 # !GE2L267 & GE2_ring_data[4];


--GE2L556 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2169~1057
--operation mode is normal

GE2L556 = GE2L056 # GE2L156 & (GE2L356 # GE2L456);


--GE2L876 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1226
--operation mode is normal

GE2L876 = GE2L757 & (GE2L846 # GE2L946 & GE2L556);


--GE2_ring_data[12] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[12]
--operation mode is normal

GE2_ring_data[12]_lut_out = GE2_ring_init & (GE2L535 # GE2L135);
GE2_ring_data[12] = DFFE(GE2_ring_data[12]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2L079 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7794
--operation mode is normal

GE2L079 = !GE2_i_dly[3] & !GE2_i_dly[4];


--GE2L976 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1227
--operation mode is normal

GE2L976 = GE2_ring_data[12] & GE2_i_dly[1] & GE2L079 & !GE2_i_dly[2];


--GE2L086 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1228
--operation mode is normal

GE2L086 = GE2L657 & (GE2L876 # GE2L976) # !GE2L657 & GE2_ring_data[10];


--HE2L443 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10812
--operation mode is normal

HE2L443 = !HE2L22Q & !HE2L32Q;


--HE2L543 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10813
--operation mode is normal

HE2L543 = HE2_header_write & (!HE2L412 # !HE2L443 # !HE2L623);


--HE2L232 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~16
--operation mode is normal

HE2L232 = HE2L014 & HE2L243 & HE2_ram_address_header[0] & HE2_ram_address_header[2];


--HE2L643 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10815
--operation mode is normal

HE2L643 = HE2_ram_address_header[1] & (HE2_ram_address[1] # HE2_header_write) # !HE2_ram_address_header[1] & HE2_ram_address[1] & !HE2_header_write;


--HE2L743 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10817
--operation mode is normal

HE2L743 = HE2_ram_address_header[0] & (HE2_ram_address[0] # HE2_header_write) # !HE2_ram_address_header[0] & HE2_ram_address[0] & !HE2_header_write;


--HE2L843 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10819
--operation mode is normal

HE2L843 = !HE2L22Q & !HE2L12Q & !HE2L02Q & !HE2L32Q;


--HE2L432 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~24
--operation mode is normal

HE2L432 = HE2L51Q # HE2L31Q # !HE2L843 # !HE2L623;


--R92_sset_path[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|sset_path[9]
--operation mode is normal

R92_sset_path[9] = !GE1_i2239 & !GE1L7311Q & R92_counter_cell[9];


--R92_sset_path[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|sset_path[0]
--operation mode is normal

R92_sset_path[0] = !GE1_i2239 & !GE1L7311Q & R92_counter_cell[0];


--R92_sset_path[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|sset_path[1]
--operation mode is normal

R92_sset_path[1] = !GE1_i2239 & !GE1L7311Q & R92_counter_cell[1];


--GE1L969 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7783
--operation mode is normal

GE1L969 = GE1L2311Q # GE1L4211Q # GE1L7311Q # !GE1L1301;


--R53_sset_path[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[9]
--operation mode is normal

R53_sset_path[9] = !GE2_i2239 & !GE2L9311Q & R53_counter_cell[9];


--R53_sset_path[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[0]
--operation mode is normal

R53_sset_path[0] = !GE2_i2239 & !GE2L9311Q & R53_counter_cell[0];


--R53_sset_path[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|sset_path[1]
--operation mode is normal

R53_sset_path[1] = !GE2_i2239 & !GE2L9311Q & R53_counter_cell[1];


--GE2L179 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7795
--operation mode is normal

GE2L179 = GE2L4311Q # GE2L6211Q # GE2L9311Q # !GE2L3301;


--HE1_ram_data_hdr[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[1]
--operation mode is normal

HE1_ram_data_hdr[1]_lut_out = HE1L853 # HE1L212 & HE1L063 & HE1L463;
HE1_ram_data_hdr[1] = DFFE(HE1_ram_data_hdr[1]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE1_ring_data[11] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[11]
--operation mode is normal

GE1_ring_data[11]_lut_out = GE1_ring_init & (GE1L235 # GE1L294 & GE1L635);
GE1_ring_data[11] = DFFE(GE1_ring_data[11]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1_ring_data[15] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[15]
--operation mode is normal

GE1_ring_data[15]_lut_out = GE1L515 & GE1_ring_init;
GE1_ring_data[15] = DFFE(GE1_ring_data[15]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1_ring_data[17] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[17]
--operation mode is normal

GE1_ring_data[17]_lut_out = GE1L894 & GE1_ring_init;
GE1_ring_data[17] = DFFE(GE1_ring_data[17]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1L046 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2168~1038
--operation mode is normal

GE1L046 = GE1L657 & GE1_ring_data[17] & !GE1L757 # !GE1L657 & GE1_ring_data[15];


--GE1_ring_data[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[1]
--operation mode is normal

GE1_ring_data[1]_lut_out = GE1L006 & GE1_ring_init;
GE1_ring_data[1] = DFFE(GE1_ring_data[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1_ring_data[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[3]
--operation mode is normal

GE1_ring_data[3]_lut_out = GE1L485 & GE1_ring_init;
GE1_ring_data[3] = DFFE(GE1_ring_data[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1L146 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2168~1039
--operation mode is normal

GE1L146 = GE1L857 & GE1_ring_data[3] & !GE1L957 # !GE1L857 & GE1_ring_data[1];


--GE1_ring_data[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[9]
--operation mode is normal

GE1_ring_data[9]_lut_out = GE1_ring_init & (GE1L745 # GE1_flagged_rl_compr_dly[9] & !GE1L837);
GE1_ring_data[9] = DFFE(GE1_ring_data[9]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1L246 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2168~1040
--operation mode is normal

GE1L246 = GE1L946 & (GE1L769 & GE1_h_compr_data[1] # !GE1L769 & GE1_ring_data[9]);


--GE1_ring_data[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[5]
--operation mode is normal

GE1_ring_data[5]_lut_out = GE1L465 # GE1L965 & (GE1L865 # GE1L765);
GE1_ring_data[5] = DFFE(GE1_ring_data[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1_ring_data[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[7]
--operation mode is normal

GE1_ring_data[7]_lut_out = GE1_ring_init & (GE1L855 # GE1L455);
GE1_ring_data[7] = DFFE(GE1_ring_data[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1L346 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2168~1041
--operation mode is normal

GE1L346 = GE1L067 & GE1_ring_data[7] & !GE1L167 # !GE1L067 & GE1_ring_data[5];


--GE1L446 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2168~1042
--operation mode is normal

GE1L446 = GE1L146 # GE1L846 & (GE1L246 # GE1L346);


--GE1L276 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2216~1224
--operation mode is normal

GE1L276 = GE1L557 & (GE1L046 # GE1L646 & GE1L446);


--GE1_ring_data[13] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_data[13]
--operation mode is normal

GE1_ring_data[13]_lut_out = GE1L425 & GE1_ring_init;
GE1_ring_data[13] = DFFE(GE1_ring_data[13]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_ring_write_en_dly1);


--GE1L376 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2216~1225
--operation mode is normal

GE1L376 = GE1_ring_data[13] & GE1_i_dly[1] & GE1L869 & !GE1_i_dly[2];


--GE1L476 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2216~1226
--operation mode is normal

GE1L476 = GE1L457 & (GE1L276 # GE1L376) # !GE1L457 & GE1_ring_data[11];


--HE2_ram_data_hdr[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[1]
--operation mode is normal

HE2_ram_data_hdr[1]_lut_out = HE2L663 # HE2L453 & HE2L073;
HE2_ram_data_hdr[1] = DFFE(HE2_ram_data_hdr[1]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE2_ring_data[11] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[11]
--operation mode is normal

GE2_ring_data[11]_lut_out = GE2_ring_init & (GE2L635 # GE2L694 & GE2L045);
GE2_ring_data[11] = DFFE(GE2_ring_data[11]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2_ring_data[15] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[15]
--operation mode is normal

GE2_ring_data[15]_lut_out = GE2L915 & GE2_ring_init;
GE2_ring_data[15] = DFFE(GE2_ring_data[15]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2_ring_data[17] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[17]
--operation mode is normal

GE2_ring_data[17]_lut_out = GE2L205 & GE2_ring_init;
GE2_ring_data[17] = DFFE(GE2_ring_data[17]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2L346 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2168~1038
--operation mode is normal

GE2L346 = GE2L857 & GE2_ring_data[17] & !GE2L957 # !GE2L857 & GE2_ring_data[15];


--GE2_ring_data[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[1]
--operation mode is normal

GE2_ring_data[1]_lut_out = GE2L306 & GE2_ring_init;
GE2_ring_data[1] = DFFE(GE2_ring_data[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2_ring_data[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[3]
--operation mode is normal

GE2_ring_data[3]_lut_out = GE2L785 & GE2_ring_init;
GE2_ring_data[3] = DFFE(GE2_ring_data[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2L446 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2168~1039
--operation mode is normal

GE2L446 = GE2L067 & GE2_ring_data[3] & !GE2L167 # !GE2L067 & GE2_ring_data[1];


--GE2_ring_data[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[9]
--operation mode is normal

GE2_ring_data[9]_lut_out = GE2_ring_init & (GE2L055 # GE2_flagged_rl_compr_dly[9] & !GE2L147);
GE2_ring_data[9] = DFFE(GE2_ring_data[9]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2L546 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2168~1040
--operation mode is normal

GE2L546 = GE2L256 & (GE2L969 & GE2_h_compr_data[1] # !GE2L969 & GE2_ring_data[9]);


--GE2_ring_data[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[5]
--operation mode is normal

GE2_ring_data[5]_lut_out = GE2L765 # GE2L275 & (GE2L175 # GE2L075);
GE2_ring_data[5] = DFFE(GE2_ring_data[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2_ring_data[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[7]
--operation mode is normal

GE2_ring_data[7]_lut_out = GE2_ring_init & (GE2L165 # GE2L755);
GE2_ring_data[7] = DFFE(GE2_ring_data[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2L646 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2168~1041
--operation mode is normal

GE2L646 = GE2L267 & GE2_ring_data[7] & !GE2L367 # !GE2L267 & GE2_ring_data[5];


--GE2L746 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2168~1042
--operation mode is normal

GE2L746 = GE2L446 # GE2L156 & (GE2L546 # GE2L646);


--GE2L576 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2216~1224
--operation mode is normal

GE2L576 = GE2L757 & (GE2L346 # GE2L946 & GE2L746);


--GE2_ring_data[13] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_data[13]
--operation mode is normal

GE2_ring_data[13]_lut_out = GE2L825 & GE2_ring_init;
GE2_ring_data[13] = DFFE(GE2_ring_data[13]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_ring_write_en_dly1);


--GE2L676 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2216~1225
--operation mode is normal

GE2L676 = GE2_ring_data[13] & GE2_i_dly[1] & GE2L079 & !GE2_i_dly[2];


--GE2L776 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2216~1226
--operation mode is normal

GE2L776 = GE2L657 & (GE2L576 # GE2L676) # !GE2L657 & GE2_ring_data[11];


--HE1_ram_data_hdr[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[2]
--operation mode is normal

HE1_ram_data_hdr[2]_lut_out = HE1L663 # HE1L543 & (HE1L863 # HE1L273);
HE1_ram_data_hdr[2] = DFFE(HE1_ram_data_hdr[2]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE1L536 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2167~1038
--operation mode is normal

GE1L536 = GE1L657 & GE1_ring_data[0] & !GE1L757 # !GE1L657 & GE1_ring_data[16];


--GE1L636 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2167~1039
--operation mode is normal

GE1L636 = GE1L857 & GE1_ring_data[4] & !GE1L957 # !GE1L857 & GE1_ring_data[2];


--GE1L736 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2167~1040
--operation mode is normal

GE1L736 = GE1L946 & (GE1L769 & GE1_h_compr_data[2] # !GE1L769 & GE1_ring_data[10]);


--GE1L836 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2167~1041
--operation mode is normal

GE1L836 = GE1L067 & GE1_ring_data[8] & !GE1L167 # !GE1L067 & GE1_ring_data[6];


--GE1L936 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2167~1042
--operation mode is normal

GE1L936 = GE1L636 # GE1L846 & (GE1L736 # GE1L836);


--GE1L966 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2215~1224
--operation mode is normal

GE1L966 = GE1L557 & (GE1L536 # GE1L646 & GE1L936);


--GE1L076 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2215~1225
--operation mode is normal

GE1L076 = GE1_ring_data[14] & GE1_i_dly[1] & GE1L869 & !GE1_i_dly[2];


--GE1L176 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2215~1226
--operation mode is normal

GE1L176 = GE1L457 & (GE1L966 # GE1L076) # !GE1L457 & GE1_ring_data[12];


--HE2_ram_data_hdr[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[2]
--operation mode is normal

HE2_ram_data_hdr[2]_lut_out = HE2L273 # HE2L453 & (HE2L473 # HE2L873);
HE2_ram_data_hdr[2] = DFFE(HE2_ram_data_hdr[2]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE2L836 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2167~1038
--operation mode is normal

GE2L836 = GE2L857 & GE2_ring_data[0] & !GE2L957 # !GE2L857 & GE2_ring_data[16];


--GE2L936 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2167~1039
--operation mode is normal

GE2L936 = GE2L067 & GE2_ring_data[4] & !GE2L167 # !GE2L067 & GE2_ring_data[2];


--GE2L046 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2167~1040
--operation mode is normal

GE2L046 = GE2L256 & (GE2L969 & GE2_h_compr_data[2] # !GE2L969 & GE2_ring_data[10]);


--GE2L146 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2167~1041
--operation mode is normal

GE2L146 = GE2L267 & GE2_ring_data[8] & !GE2L367 # !GE2L267 & GE2_ring_data[6];


--GE2L246 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2167~1042
--operation mode is normal

GE2L246 = GE2L936 # GE2L156 & (GE2L046 # GE2L146);


--GE2L276 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2215~1224
--operation mode is normal

GE2L276 = GE2L757 & (GE2L836 # GE2L946 & GE2L246);


--GE2L376 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2215~1225
--operation mode is normal

GE2L376 = GE2_ring_data[14] & GE2_i_dly[1] & GE2L079 & !GE2_i_dly[2];


--GE2L476 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2215~1226
--operation mode is normal

GE2L476 = GE2L657 & (GE2L276 # GE2L376) # !GE2L657 & GE2_ring_data[12];


--HE1_ram_data_hdr[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[3]
--operation mode is normal

HE1_ram_data_hdr[3]_lut_out = HE1L283 # HE1L883 # HE1L083;
HE1_ram_data_hdr[3] = DFFE(HE1_ram_data_hdr[3]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE1L036 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2166~1038
--operation mode is normal

GE1L036 = GE1L657 & GE1_ring_data[1] & !GE1L757 # !GE1L657 & GE1_ring_data[17];


--GE1L136 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2166~1039
--operation mode is normal

GE1L136 = GE1L857 & GE1_ring_data[5] & !GE1L957 # !GE1L857 & GE1_ring_data[3];


--GE1L236 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2166~1040
--operation mode is normal

GE1L236 = GE1L946 & (GE1L769 & GE1_h_compr_data[3] # !GE1L769 & GE1_ring_data[11]);


--GE1L336 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2166~1041
--operation mode is normal

GE1L336 = GE1L067 & GE1_ring_data[9] & !GE1L167 # !GE1L067 & GE1_ring_data[7];


--GE1L436 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2166~1042
--operation mode is normal

GE1L436 = GE1L136 # GE1L846 & (GE1L236 # GE1L336);


--GE1L666 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2214~1224
--operation mode is normal

GE1L666 = GE1L557 & (GE1L036 # GE1L646 & GE1L436);


--GE1L766 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2214~1225
--operation mode is normal

GE1L766 = GE1_ring_data[15] & GE1_i_dly[1] & GE1L869 & !GE1_i_dly[2];


--GE1L866 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2214~1226
--operation mode is normal

GE1L866 = GE1L457 & (GE1L666 # GE1L766) # !GE1L457 & GE1_ring_data[13];


--HE2_ram_data_hdr[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[3]
--operation mode is normal

HE2_ram_data_hdr[3]_lut_out = HE2L083 # HE2L453 & (HE2L183 # HE2L483);
HE2_ram_data_hdr[3] = DFFE(HE2_ram_data_hdr[3]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE2L336 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2166~1038
--operation mode is normal

GE2L336 = GE2L857 & GE2_ring_data[1] & !GE2L957 # !GE2L857 & GE2_ring_data[17];


--GE2L436 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2166~1039
--operation mode is normal

GE2L436 = GE2L067 & GE2_ring_data[5] & !GE2L167 # !GE2L067 & GE2_ring_data[3];


--GE2L536 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2166~1040
--operation mode is normal

GE2L536 = GE2L256 & (GE2L969 & GE2_h_compr_data[3] # !GE2L969 & GE2_ring_data[11]);


--GE2L636 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2166~1041
--operation mode is normal

GE2L636 = GE2L267 & GE2_ring_data[9] & !GE2L367 # !GE2L267 & GE2_ring_data[7];


--GE2L736 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2166~1042
--operation mode is normal

GE2L736 = GE2L436 # GE2L156 & (GE2L536 # GE2L636);


--GE2L966 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2214~1224
--operation mode is normal

GE2L966 = GE2L757 & (GE2L336 # GE2L946 & GE2L736);


--GE2L076 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2214~1225
--operation mode is normal

GE2L076 = GE2_ring_data[15] & GE2_i_dly[1] & GE2L079 & !GE2_i_dly[2];


--GE2L176 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2214~1226
--operation mode is normal

GE2L176 = GE2L657 & (GE2L966 # GE2L076) # !GE2L657 & GE2_ring_data[13];


--HE1_ram_data_hdr[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[4]
--operation mode is normal

HE1_ram_data_hdr[4]_lut_out = HE1L093 # HE1L212 & HE1L063 & HE1L493;
HE1_ram_data_hdr[4] = DFFE(HE1_ram_data_hdr[4]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE1L526 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2165~1038
--operation mode is normal

GE1L526 = GE1L657 & GE1_ring_data[2] & !GE1L757 # !GE1L657 & GE1_ring_data[0];


--GE1L626 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2165~1039
--operation mode is normal

GE1L626 = GE1L857 & GE1_ring_data[6] & !GE1L957 # !GE1L857 & GE1_ring_data[4];


--GE1L726 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2165~1040
--operation mode is normal

GE1L726 = GE1L946 & (GE1L769 & GE1_h_compr_data[4] # !GE1L769 & GE1_ring_data[12]);


--GE1L826 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2165~1041
--operation mode is normal

GE1L826 = GE1L067 & GE1_ring_data[10] & !GE1L167 # !GE1L067 & GE1_ring_data[8];


--GE1L926 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2165~1042
--operation mode is normal

GE1L926 = GE1L626 # GE1L846 & (GE1L726 # GE1L826);


--GE1L366 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2213~1224
--operation mode is normal

GE1L366 = GE1L557 & (GE1L526 # GE1L646 & GE1L926);


--GE1L466 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2213~1225
--operation mode is normal

GE1L466 = GE1_ring_data[16] & GE1_i_dly[1] & GE1L869 & !GE1_i_dly[2];


--GE1L566 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2213~1226
--operation mode is normal

GE1L566 = GE1L457 & (GE1L366 # GE1L466) # !GE1L457 & GE1_ring_data[14];


--HE2_ram_data_hdr[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[4]
--operation mode is normal

HE2_ram_data_hdr[4]_lut_out = HE2L683 # HE2L453 & HE2L293;
HE2_ram_data_hdr[4] = DFFE(HE2_ram_data_hdr[4]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE2L826 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2165~1038
--operation mode is normal

GE2L826 = GE2L857 & GE2_ring_data[2] & !GE2L957 # !GE2L857 & GE2_ring_data[0];


--GE2L926 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2165~1039
--operation mode is normal

GE2L926 = GE2L067 & GE2_ring_data[6] & !GE2L167 # !GE2L067 & GE2_ring_data[4];


--GE2L036 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2165~1040
--operation mode is normal

GE2L036 = GE2L256 & (GE2L969 & GE2_h_compr_data[4] # !GE2L969 & GE2_ring_data[12]);


--GE2L136 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2165~1041
--operation mode is normal

GE2L136 = GE2L267 & GE2_ring_data[10] & !GE2L367 # !GE2L267 & GE2_ring_data[8];


--GE2L236 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2165~1042
--operation mode is normal

GE2L236 = GE2L926 # GE2L156 & (GE2L036 # GE2L136);


--GE2L666 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2213~1224
--operation mode is normal

GE2L666 = GE2L757 & (GE2L826 # GE2L946 & GE2L236);


--GE2L766 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2213~1225
--operation mode is normal

GE2L766 = GE2_ring_data[16] & GE2_i_dly[1] & GE2L079 & !GE2_i_dly[2];


--GE2L866 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2213~1226
--operation mode is normal

GE2L866 = GE2L657 & (GE2L666 # GE2L766) # !GE2L657 & GE2_ring_data[14];


--HE1_ram_data_hdr[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[5]
--operation mode is normal

HE1_ram_data_hdr[5]_lut_out = HE1L693 # HE1L212 & HE1L063 & HE1L004;
HE1_ram_data_hdr[5] = DFFE(HE1_ram_data_hdr[5]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE1L026 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2164~1038
--operation mode is normal

GE1L026 = GE1L657 & GE1_ring_data[3] & !GE1L757 # !GE1L657 & GE1_ring_data[1];


--GE1L126 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2164~1039
--operation mode is normal

GE1L126 = GE1L857 & GE1_ring_data[7] & !GE1L957 # !GE1L857 & GE1_ring_data[5];


--GE1L226 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2164~1040
--operation mode is normal

GE1L226 = GE1L946 & (GE1L769 & GE1_h_compr_data[5] # !GE1L769 & GE1_ring_data[13]);


--GE1L326 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2164~1041
--operation mode is normal

GE1L326 = GE1L067 & GE1_ring_data[11] & !GE1L167 # !GE1L067 & GE1_ring_data[9];


--GE1L426 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2164~1042
--operation mode is normal

GE1L426 = GE1L126 # GE1L846 & (GE1L226 # GE1L326);


--GE1L066 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2212~1224
--operation mode is normal

GE1L066 = GE1L557 & (GE1L026 # GE1L646 & GE1L426);


--GE1L166 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2212~1225
--operation mode is normal

GE1L166 = GE1_ring_data[17] & GE1_i_dly[1] & GE1L869 & !GE1_i_dly[2];


--GE1L266 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2212~1226
--operation mode is normal

GE1L266 = GE1L457 & (GE1L066 # GE1L166) # !GE1L457 & GE1_ring_data[15];


--HE2_ram_data_hdr[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[5]
--operation mode is normal

HE2_ram_data_hdr[5]_lut_out = HE2L493 # HE2L453 & HE2L893;
HE2_ram_data_hdr[5] = DFFE(HE2_ram_data_hdr[5]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE2L326 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2164~1038
--operation mode is normal

GE2L326 = GE2L857 & GE2_ring_data[3] & !GE2L957 # !GE2L857 & GE2_ring_data[1];


--GE2L426 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2164~1039
--operation mode is normal

GE2L426 = GE2L067 & GE2_ring_data[7] & !GE2L167 # !GE2L067 & GE2_ring_data[5];


--GE2L526 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2164~1040
--operation mode is normal

GE2L526 = GE2L256 & (GE2L969 & GE2_h_compr_data[5] # !GE2L969 & GE2_ring_data[13]);


--GE2L626 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2164~1041
--operation mode is normal

GE2L626 = GE2L267 & GE2_ring_data[11] & !GE2L367 # !GE2L267 & GE2_ring_data[9];


--GE2L726 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2164~1042
--operation mode is normal

GE2L726 = GE2L426 # GE2L156 & (GE2L526 # GE2L626);


--GE2L366 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2212~1224
--operation mode is normal

GE2L366 = GE2L757 & (GE2L326 # GE2L946 & GE2L726);


--GE2L466 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2212~1225
--operation mode is normal

GE2L466 = GE2_ring_data[17] & GE2_i_dly[1] & GE2L079 & !GE2_i_dly[2];


--GE2L566 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2212~1226
--operation mode is normal

GE2L566 = GE2L657 & (GE2L366 # GE2L466) # !GE2L657 & GE2_ring_data[15];


--HE1_ram_data_hdr[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[6]
--operation mode is normal

HE1_ram_data_hdr[6]_lut_out = HE1L204 # HE1L543 & (HE1L714 # HE1L504);
HE1_ram_data_hdr[6] = DFFE(HE1_ram_data_hdr[6]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE2_ram_data_hdr[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[6]
--operation mode is normal

HE2_ram_data_hdr[6]_lut_out = HE2L004 # HE2L453 & (HE2L114 # HE2L304);
HE2_ram_data_hdr[6] = DFFE(HE2_ram_data_hdr[6]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--HE1_ram_data_hdr[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[7]
--operation mode is normal

HE1_ram_data_hdr[7]_lut_out = HE1L814 # HE1L804;
HE1_ram_data_hdr[7] = DFFE(HE1_ram_data_hdr[7]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE1L456 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2210~1227
--operation mode is normal

GE1L456 = GE1_ring_init & GE1_h_compr_data[7] & !GE1_ring_rd_en_dly;


--GE1L876 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1226
--operation mode is normal

GE1L876 = GE1_ring_init & GE1_ring_rd_en_dly;

--GE1L976 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2217~1228
--operation mode is normal

GE1L976 = GE1_ring_init & GE1_ring_rd_en_dly;


--GE1L556 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2210~1228
--operation mode is normal

GE1L556 = GE1_ring_data[17] & GE1L869 & !GE1_i_dly[1] & !GE1_i_dly[2];


--HE2_ram_data_hdr[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|ram_data_hdr[7]
--operation mode is normal

HE2_ram_data_hdr[7]_lut_out = HE2L604 # HE2L453 & (HE2L214 # HE2L904);
HE2_ram_data_hdr[7] = DFFE(HE2_ram_data_hdr[7]_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE2L756 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2210~1227
--operation mode is normal

GE2L756 = GE2_ring_init & GE2_h_compr_data[7] & !GE2_ring_rd_en_dly;


--GE2L186 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1230
--operation mode is normal

GE2L186 = GE2_ring_init & GE2_ring_rd_en_dly;

--GE2L286 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2217~1232
--operation mode is normal

GE2L286 = GE2_ring_init & GE2_ring_rd_en_dly;


--GE2L856 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2210~1228
--operation mode is normal

GE2L856 = GE2_ring_data[17] & GE2L079 & !GE2_i_dly[1] & !GE2_i_dly[2];


--YD1_HEADER_data.timestamp[47]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[47]~reg0
--operation mode is normal

YD1_HEADER_data.timestamp[47]~reg0_lut_out = R34_sload_path[47];
YD1_HEADER_data.timestamp[47]~reg0 = DFFE(YD1_HEADER_data.timestamp[47]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD1L55);


--YD2_HEADER_data.timestamp[47]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[47]~reg0
--operation mode is normal

YD2_HEADER_data.timestamp[47]~reg0_lut_out = R34_sload_path[47];
YD2_HEADER_data.timestamp[47]~reg0 = DFFE(YD2_HEADER_data.timestamp[47]~reg0_lut_out, GLOBAL(UE1_outclock1), , , YD2L55);


--L1L9431 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][0]~37
--operation mode is normal

L1L9431 = (L1_i763 & (VE1L73Q # !L1L103) # !VE1L53Q) & CASCADE(L1L8431);


--L1L392 is slaveregister:inst_slaveregister|i250~18
--operation mode is normal

L1L392 = VE1L63Q # VE1L83Q # VE1L73Q # !VE1L53Q;


--L1L8431 is slaveregister:inst_slaveregister|LC_ctrl_local.lc_cable_length_up[0][0]~35
--operation mode is normal

L1L8431 = L1L8131 & (L1L392 # VE1L14Q # !L1L492);


--L1L04 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~27
--operation mode is normal

L1L04 = (L1L743 # !VE1L14Q # !VE1L53Q # !L1L492) & CASCADE(L1L854);


--L1L4 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~31
--operation mode is normal

L1L4 = (VE1L53Q # L1_i2901 & (L1_i2425 # L1L743)) & CASCADE(L1L4921);

--L1L5 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~32
--operation mode is normal

L1L5 = (VE1L53Q # L1_i2901 & (L1_i2425 # L1L743)) & CASCADE(L1L4921);


--N1L53 is xfer_time:Inst_xfer_time|i121~0
--operation mode is normal

N1L53 = SD1L083 & !SD1L834Q # !L1_DAQ_ctrl_local.enable_DAQ # !N1_i164;


--N1L61Q is xfer_time:Inst_xfer_time|AHB_load[15]~reg0
--operation mode is normal

N1L61Q_lut_out = !N1_i5 & (N1L43 & N1L441 # !N1L43 & N1_max_cnt[15]);
N1L61Q = DFFE(N1L61Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--N1L302Q is xfer_time:Inst_xfer_time|max_cnt[14]~1
--operation mode is normal

N1L302Q_lut_out = !N1_i5 & (N1L43 & N1L241 # !N1L43 & N1L302Q);
N1L302Q = DFFE(N1L302Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L69 is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[0]~31
--operation mode is normal

L1L69 = (L1_i3270 & VE1L63Q & !L1_i3544 & !VE1L53Q) & CASCADE(L1L5);


--J1L421 is rate_meters:inst_rate_meters|i738~0
--operation mode is normal

J1L421 = R24_q[1] & (L1_RM_ctrl_local.rm_sn_enable[1] # L1_RM_ctrl_local.rm_sn_enable[0]);


--ZC1_send[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send[0]
--operation mode is normal

ZC1_send[0]_lut_out = T1_SND_DRBT # T1_SND_DAT # T1_SND_DRAND # !T1L63;
ZC1_send[0] = DFFE(ZC1_send[0]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--ZC1_send[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send[1]
--operation mode is normal

ZC1_send[1]_lut_out = ZC1_send[0];
ZC1_send[1] = DFFE(ZC1_send[1]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--ZC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|_~1
--operation mode is normal

ZC1L2 = ZC1_send[0] & !ZC1_send[1] # !R91L81;


--ZC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|_~0
--operation mode is normal

ZC1L1 = ZC1_send[0] & !ZC1_send[1];


--N1_i158 is xfer_time:Inst_xfer_time|i158
--operation mode is normal

N1_i158_lut_out = !N1_i5 & (N1L43 & N1L811 # !N1L43 & N1_i158);
N1_i158 = DFFE(N1_i158_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[2] is rate_meters:inst_rate_meters|RM_sn_data_int[2]
--operation mode is normal

J1_RM_sn_data_int[2]_lut_out = R24_q[2];
J1_RM_sn_data_int[2] = DFFE(J1_RM_sn_data_int[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--L1_COMM_ctrl_local.tx_head[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[14]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[14]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[14] # !L1L8821 & L1_COMM_ctrl_local.tx_head[14]);
L1_COMM_ctrl_local.tx_head[14] = DFFE(L1_COMM_ctrl_local.tx_head[14]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1L221 is rate_meters:inst_rate_meters|i736~0
--operation mode is normal

J1L221 = R24_q[3] & (L1_RM_ctrl_local.rm_sn_enable[1] # L1_RM_ctrl_local.rm_sn_enable[0]);


--N1_i152 is xfer_time:Inst_xfer_time|i152
--operation mode is normal

N1_i152_lut_out = !N1_i5 & (N1L43 & N1L421 # !N1L43 & N1_i152);
N1_i152 = DFFE(N1_i152_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[5] is rate_meters:inst_rate_meters|RM_sn_data_int[5]
--operation mode is normal

J1_RM_sn_data_int[5]_lut_out = R24_q[1];
J1_RM_sn_data_int[5] = DFFE(J1_RM_sn_data_int[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L692);


--L1_COMM_ctrl_local.rx_tail[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[14]
--operation mode is normal

L1_COMM_ctrl_local.rx_tail[14]_lut_out = !BB1L7Q & (L1L0921 & DF1_MASTERHWDATA[14] # !L1L0921 & L1_COMM_ctrl_local.rx_tail[14]);
L1_COMM_ctrl_local.rx_tail[14] = DFFE(L1_COMM_ctrl_local.rx_tail[14]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--T1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_ON~13
--operation mode is normal

T1L02 = T1_COM_ON & !T1_DOM_REBOOT & !T1_SYS_RESET;


--T1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_ON~14
--operation mode is normal

T1L12 = T1_SND_IDLE & XC1L26Q;


--T1_COM_OFF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_OFF
--operation mode is normal

T1_COM_OFF_lut_out = T1L81 # T1_COM_ON & (T1_DOM_REBOOT # T1_SYS_RESET);
T1_COM_OFF = DFFE(T1_COM_OFF_lut_out, GLOBAL(UE1_outclock0), , , );


--N1_i150 is xfer_time:Inst_xfer_time|i150
--operation mode is normal

N1_i150_lut_out = !N1_i5 & (N1L43 & N1L621 # !N1L43 & N1_i150);
N1_i150 = DFFE(N1_i150_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[6] is rate_meters:inst_rate_meters|RM_sn_data_int[6]
--operation mode is normal

J1_RM_sn_data_int[6]_lut_out = R24_q[2];
J1_RM_sn_data_int[6] = DFFE(J1_RM_sn_data_int[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L692);


--N1_i148 is xfer_time:Inst_xfer_time|i148
--operation mode is normal

N1_i148_lut_out = !N1_i5 & (N1L43 & N1L821 # !N1L43 & N1_i148);
N1_i148 = DFFE(N1_i148_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[7] is rate_meters:inst_rate_meters|RM_sn_data_int[7]
--operation mode is normal

J1_RM_sn_data_int[7]_lut_out = R24_q[3];
J1_RM_sn_data_int[7] = DFFE(J1_RM_sn_data_int[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L692);


--J1L82 is rate_meters:inst_rate_meters|i215~0
--operation mode is normal

J1L82 = R04_q[7] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L06 is rate_meters:inst_rate_meters|i279~0
--operation mode is normal

J1L06 = R14_q[7] & !L1_RM_ctrl_local.rm_rate_enable[0];


--N1_i146 is xfer_time:Inst_xfer_time|i146
--operation mode is normal

N1_i146_lut_out = !N1_i5 & (N1L43 & N1L031 # !N1L43 & N1_i146);
N1_i146 = DFFE(N1_i146_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--N1_i144 is xfer_time:Inst_xfer_time|i144
--operation mode is normal

N1_i144_lut_out = !N1_i5 & (N1L43 & N1L231 # !N1L43 & N1_i144);
N1_i144 = DFFE(N1_i144_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[9] is rate_meters:inst_rate_meters|RM_sn_data_int[9]
--operation mode is normal

J1_RM_sn_data_int[9]_lut_out = R24_q[1];
J1_RM_sn_data_int[9] = DFFE(J1_RM_sn_data_int[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L203);


--J1L62 is rate_meters:inst_rate_meters|i213~0
--operation mode is normal

J1L62 = R04_q[9] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L85 is rate_meters:inst_rate_meters|i277~0
--operation mode is normal

J1L85 = R14_q[9] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L321 is rate_meters:inst_rate_meters|i737~0
--operation mode is normal

J1L321 = R24_q[2] & (L1_RM_ctrl_local.rm_sn_enable[1] # L1_RM_ctrl_local.rm_sn_enable[0]);


--J1L601 is rate_meters:inst_rate_meters|i704~60
--operation mode is normal

J1L601 = J1_lockout_sn[8] # !L1_RM_ctrl_local.rm_sn_enable[0] # !L1_RM_ctrl_local.rm_sn_enable[1];


--J1L261 is rate_meters:inst_rate_meters|i~791
--operation mode is normal

J1L261 = L1_RM_ctrl_local.rm_sn_dead[1] & (L1_RM_ctrl_local.rm_sn_dead[0] & !J1_lockout_sn[5] # !J1_lockout_sn[6]) # !L1_RM_ctrl_local.rm_sn_dead[1] & L1_RM_ctrl_local.rm_sn_dead[0] & !J1_lockout_sn[5] & !J1_lockout_sn[6];


--J1_i704 is rate_meters:inst_rate_meters|i704
--operation mode is normal

J1_i704 = J1L601 # J1_lockout_sn[7] & (!J1L261 # !L1_RM_ctrl_local.rm_sn_dead[2]) # !J1_lockout_sn[7] & !L1_RM_ctrl_local.rm_sn_dead[2] & !J1L261;


--J1L111 is rate_meters:inst_rate_meters|i710~0
--operation mode is normal

J1L111 = J1_lockout_sn[3] & !J1_i704;


--J1L201 is rate_meters:inst_rate_meters|i698~208
--operation mode is normal

J1L201 = !J1_lockout_sn[8] & (L1_RM_ctrl_local.rm_sn_dead[2] # !J1_lockout_sn[7]);


--J1L021 is rate_meters:inst_rate_meters|i733~188
--operation mode is normal

J1L021 = !J1_lockout_sn[1] & !J1_lockout_sn[0];


--J1L121 is rate_meters:inst_rate_meters|i733~189
--operation mode is normal

J1L121 = J1L021 & !J1_lockout_sn[4] & !J1_lockout_sn[3] & !J1_lockout_sn[2];


--J1L301 is rate_meters:inst_rate_meters|i698~209
--operation mode is normal

J1L301 = J1L121 & !J1L711 & (L1_RM_ctrl_local.rm_sn_enable[1] $ L1_RM_ctrl_local.rm_sn_enable[0]) # !J1L121 & (L1_RM_ctrl_local.rm_sn_enable[1] $ L1_RM_ctrl_local.rm_sn_enable[0]);


--J1L361 is rate_meters:inst_rate_meters|i~792
--operation mode is normal

J1L361 = J1_lockout_sn[5] & (J1_lockout_sn[4] # !L1_RM_ctrl_local.rm_sn_dead[0] # !J1L611) # !J1_lockout_sn[5] & !L1_RM_ctrl_local.rm_sn_dead[0] & (J1_lockout_sn[4] # !J1L611);


--J1L621 is rate_meters:inst_rate_meters|i~253
--operation mode is normal

J1L621 = L1_RM_ctrl_local.rm_sn_dead[2] $ J1_lockout_sn[7];


--J1L461 is rate_meters:inst_rate_meters|i~793
--operation mode is normal

J1L461 = !J1L621 & (J1L361 & (J1_lockout_sn[6] # !L1_RM_ctrl_local.rm_sn_dead[1]) # !J1L361 & J1_lockout_sn[6] & !L1_RM_ctrl_local.rm_sn_dead[1]);


--J1L401 is rate_meters:inst_rate_meters|i698~210
--operation mode is normal

J1L401 = J1L461 # !J1L301 & J1L511 # !J1L201;


--J1L211 is rate_meters:inst_rate_meters|i711~0
--operation mode is normal

J1L211 = J1_lockout_sn[2] & !J1_i704;


--J1L311 is rate_meters:inst_rate_meters|i712~0
--operation mode is normal

J1L311 = J1_lockout_sn[1] & !J1_i704;


--J1L411 is rate_meters:inst_rate_meters|i713~0
--operation mode is normal

J1L411 = J1_lockout_sn[0] & !J1_i704;


--J1L701 is rate_meters:inst_rate_meters|i706~0
--operation mode is normal

J1L701 = L1_RM_ctrl_local.rm_sn_dead[2] & J1L261 & J1_lockout_sn[7] & !J1L601;


--J1L801 is rate_meters:inst_rate_meters|i707~0
--operation mode is normal

J1L801 = J1_lockout_sn[6] & !J1_i704;


--J1L901 is rate_meters:inst_rate_meters|i708~0
--operation mode is normal

J1L901 = J1_lockout_sn[5] & !J1_i704;


--J1L011 is rate_meters:inst_rate_meters|i709~0
--operation mode is normal

J1L011 = J1_lockout_sn[4] & !J1_i704;


--N1L102Q is xfer_time:Inst_xfer_time|max_cnt[13]~2
--operation mode is normal

N1L102Q_lut_out = !N1_i5 & (N1L43 & N1L041 # !N1L43 & N1L102Q);
N1L102Q = DFFE(N1L102Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--U1_inst40[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[13]
--operation mode is normal

U1_inst40[13]_lut_out = R8_q[13];
U1_inst40[13] = DFFE(U1_inst40[13]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--L1L654 is slaveregister:inst_slaveregister|i4980~115
--operation mode is normal

L1L654 = (L1_i2341 # VE1L53Q # !L1L433 & !L1L233) & CASCADE(L1L843);

--L1L754 is slaveregister:inst_slaveregister|i4980~117
--operation mode is normal

L1L754 = (L1_i2341 # VE1L53Q # !L1L433 & !L1L233) & CASCADE(L1L843);


--J1L02 is rate_meters:inst_rate_meters|i207~0
--operation mode is normal

J1L02 = R04_q[15] & !L1_RM_ctrl_local.rm_rate_enable[1];


--N1L15 is xfer_time:Inst_xfer_time|i336~0
--operation mode is normal

N1L15 = !SD1L244Q # !L1_DAQ_ctrl_local.enable_DAQ # !N1_i164;


--N1_max_cnt[14] is xfer_time:Inst_xfer_time|max_cnt[14]
--operation mode is normal

N1_max_cnt[14]_lut_out = !N1_i5 & (N1L05 & N1L371 # !N1L05 & N1_max_cnt[14]);
N1_max_cnt[14] = DFFE(N1_max_cnt[14]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1L25 is rate_meters:inst_rate_meters|i271~0
--operation mode is normal

J1L25 = R14_q[15] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1_RM_sn_data_int[17] is rate_meters:inst_rate_meters|RM_sn_data_int[17]
--operation mode is normal

J1_RM_sn_data_int[17]_lut_out = R34_sload_path[17];
J1_RM_sn_data_int[17] = DFFE(J1_RM_sn_data_int[17]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--N1_max_cnt[1] is xfer_time:Inst_xfer_time|max_cnt[1]
--operation mode is normal

N1_max_cnt[1]_lut_out = !N1_i5 & (N1L05 & N1L741 # !N1L05 & N1_max_cnt[1]);
N1_max_cnt[1] = DFFE(N1_max_cnt[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1L05 is rate_meters:inst_rate_meters|i269~0
--operation mode is normal

J1L05 = R14_q[17] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L81 is rate_meters:inst_rate_meters|i205~0
--operation mode is normal

J1L81 = R04_q[17] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1_RM_sn_data_int[19] is rate_meters:inst_rate_meters|RM_sn_data_int[19]
--operation mode is normal

J1_RM_sn_data_int[19]_lut_out = R34_sload_path[19];
J1_RM_sn_data_int[19] = DFFE(J1_RM_sn_data_int[19]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--N1_max_cnt[3] is xfer_time:Inst_xfer_time|max_cnt[3]
--operation mode is normal

N1_max_cnt[3]_lut_out = !N1_i5 & (N1L05 & N1L151 # !N1L05 & N1_max_cnt[3]);
N1_max_cnt[3] = DFFE(N1_max_cnt[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1L84 is rate_meters:inst_rate_meters|i267~0
--operation mode is normal

J1L84 = R14_q[19] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L61 is rate_meters:inst_rate_meters|i203~0
--operation mode is normal

J1L61 = R04_q[19] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1_RM_sn_data_int[22] is rate_meters:inst_rate_meters|RM_sn_data_int[22]
--operation mode is normal

J1_RM_sn_data_int[22]_lut_out = R34_sload_path[22];
J1_RM_sn_data_int[22] = DFFE(J1_RM_sn_data_int[22]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--N1_max_cnt[7] is xfer_time:Inst_xfer_time|max_cnt[7]
--operation mode is normal

N1_max_cnt[7]_lut_out = !N1_i5 & (N1L05 & N1L951 # !N1L05 & N1_max_cnt[7]);
N1_max_cnt[7] = DFFE(N1_max_cnt[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1L54 is rate_meters:inst_rate_meters|i264~0
--operation mode is normal

J1L54 = R14_q[22] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L21 is rate_meters:inst_rate_meters|i199~0
--operation mode is normal

J1L21 = R04_q[23] & !L1_RM_ctrl_local.rm_rate_enable[1];


--N1_max_cnt[9] is xfer_time:Inst_xfer_time|max_cnt[9]
--operation mode is normal

N1_max_cnt[9]_lut_out = !N1_i5 & (N1L05 & N1L361 # !N1L05 & N1_max_cnt[9]);
N1_max_cnt[9] = DFFE(N1_max_cnt[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[25] is rate_meters:inst_rate_meters|RM_sn_data_int[25]
--operation mode is normal

J1_RM_sn_data_int[25]_lut_out = R34_sload_path[25];
J1_RM_sn_data_int[25] = DFFE(J1_RM_sn_data_int[25]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--J1L24 is rate_meters:inst_rate_meters|i261~0
--operation mode is normal

J1L24 = R14_q[25] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L01 is rate_meters:inst_rate_meters|i197~0
--operation mode is normal

J1L01 = R04_q[25] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1_RM_sn_data_int[27] is rate_meters:inst_rate_meters|RM_sn_data_int[27]
--operation mode is normal

J1_RM_sn_data_int[27]_lut_out = R34_sload_path[27];
J1_RM_sn_data_int[27] = DFFE(J1_RM_sn_data_int[27]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--J1_RM_sn_data_int[28] is rate_meters:inst_rate_meters|RM_sn_data_int[28]
--operation mode is normal

J1_RM_sn_data_int[28]_lut_out = R34_sload_path[28];
J1_RM_sn_data_int[28] = DFFE(J1_RM_sn_data_int[28]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--N1_max_cnt[12] is xfer_time:Inst_xfer_time|max_cnt[12]
--operation mode is normal

N1_max_cnt[12]_lut_out = !N1_i5 & (N1L05 & N1L961 # !N1L05 & N1_max_cnt[12]);
N1_max_cnt[12] = DFFE(N1_max_cnt[12]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[29] is rate_meters:inst_rate_meters|RM_sn_data_int[29]
--operation mode is normal

J1_RM_sn_data_int[29]_lut_out = R34_sload_path[29];
J1_RM_sn_data_int[29] = DFFE(J1_RM_sn_data_int[29]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--N1_max_cnt[13] is xfer_time:Inst_xfer_time|max_cnt[13]
--operation mode is normal

N1_max_cnt[13]_lut_out = !N1_i5 & (N1L05 & N1L171 # !N1L05 & N1_max_cnt[13]);
N1_max_cnt[13] = DFFE(N1_max_cnt[13]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--J1_RM_sn_data_int[30] is rate_meters:inst_rate_meters|RM_sn_data_int[30]
--operation mode is normal

J1_RM_sn_data_int[30]_lut_out = R34_sload_path[30];
J1_RM_sn_data_int[30] = DFFE(J1_RM_sn_data_int[30]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--J1_RM_sn_data_int[31] is rate_meters:inst_rate_meters|RM_sn_data_int[31]
--operation mode is normal

J1_RM_sn_data_int[31]_lut_out = R34_sload_path[31];
J1_RM_sn_data_int[31] = DFFE(J1_RM_sn_data_int[31]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L192);


--BB1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~13
--operation mode is normal

BB1L22 = BB1L2Q & !BB1L3Q;


--Z1L221 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~363
--operation mode is normal

Z1L221 = (!Z1L29 & !Z1L53) & CASCADE(Z1L821);


--Z1L321 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~364
--operation mode is normal

Z1L321 = (Z1L621 # !Z1L901) & CASCADE(Z1L521);


--T1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~177
--operation mode is normal

T1L41 = T1_CMD_WAIT & !BB1L42Q & !BB1L7Q & !BB1L32Q;


--T1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|CMD_WAIT~180
--operation mode is normal

T1L61 = (!BB1L02Q & !BB1L81Q) & CASCADE(T1L41);


--SC1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~23
--operation mode is normal

SC1L45Q_lut_out = !XC1_STF & (SC1L7 # SC1L25Q & SC1_last_byte);
SC1L45Q = DFFE(SC1L45Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--SC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~829
--operation mode is normal

SC1L51 = SC1_loopcnt[2] & SC1_loopcnt[1] & SC1_loopcnt[0] & !SC1_loopcnt[5];


--SC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~2
--operation mode is normal

SC1L9 = !SC1_loopcnt[3] # !SC1_loopcnt[4] # !SC1L51;


--EC1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_aclr~reg
--operation mode is normal

EC1L41Q_lut_out = EC1L31Q & !XC1L26Q & (EC1L41Q # T1_REC_PULSE) # !EC1L31Q & (EC1L41Q # T1_REC_PULSE);
EC1L41Q = DFFE(EC1L41Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--EC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~21
--operation mode is normal

EC1L3 = T1_REC_PULSE & !EC1L41Q;


--EC1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~32
--operation mode is normal

EC1L7Q_lut_out = EC1L2 # EC1L5Q # EC1L6Q & !R9L41;
EC1L7Q = DFFE(EC1L7Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--EC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~13
--operation mode is normal

EC1L1 = EC1L7Q & XC1L311Q;


--EC1L11Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~36
--operation mode is normal

EC1L11Q_lut_out = T1_REC_PULSE & !EC1L41Q;
EC1L11Q = DFFE(EC1L11Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--EC1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~35
--operation mode is normal

EC1L01Q_lut_out = EC1L11Q # !R9L41 & EC1L01Q;
EC1L01Q = DFFE(EC1L01Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--EC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~25
--operation mode is normal

EC1L81 = EC1L1 # EC1L11Q # EC1L01Q & !R9L41;


--XC1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64
--operation mode is normal

XC1L501 = GD1L9Q & (XC1_TC_RX_TIME # XC1_TC_TX_TIME # XC1_ID_BYTE);


--XC1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1794
--operation mode is normal

XC1L12 = !R02L8 & !R12L9;


--XC1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65
--operation mode is normal

XC1L601 = R02L8 # R12L9 # !XC1_RXSHR8 & !XC1_TXSHR8;


--HB1L24Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~21
--operation mode is normal

HB1L24Q_lut_out = DB1L61 & (HB1L4 # HB1L3 & HB1L34Q);
HB1L24Q = DFFE(HB1L24Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--HB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i37~57
--operation mode is normal

HB1L6 = HB1L24Q & NB1L01Q;


--HB1_loopcnt[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0]
--operation mode is normal

HB1_loopcnt[0]_lut_out = HB1L34Q & (!HB1L14Q # !HB1_loopcnt[0]) # !HB1L34Q & HB1_loopcnt[0] & !HB1L14Q;
HB1_loopcnt[0] = DFFE(HB1_loopcnt[0]_lut_out, GLOBAL(UE1_outclock0), , , HB1L82);


--HB1_loopcnt[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1]
--operation mode is normal

HB1_loopcnt[1]_lut_out = HB1_loopcnt[1] & (HB1L34Q & !HB1_loopcnt[0] # !HB1L14Q) # !HB1_loopcnt[1] & HB1L34Q & HB1_loopcnt[0];
HB1_loopcnt[1] = DFFE(HB1_loopcnt[1]_lut_out, GLOBAL(UE1_outclock0), , , HB1L82);


--HB1_loopcnt[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2]
--operation mode is normal

HB1_loopcnt[2]_lut_out = HB1_loopcnt[2] & (HB1L34Q & !HB1L91 # !HB1L14Q) # !HB1_loopcnt[2] & HB1L34Q & HB1L91;
HB1_loopcnt[2] = DFFE(HB1_loopcnt[2]_lut_out, GLOBAL(UE1_outclock0), , , HB1L82);


--HB1_loopcnt[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3]
--operation mode is normal

HB1_loopcnt[3]_lut_out = HB1_loopcnt[3] & (HB1L34Q & !HB1L5 # !HB1L14Q) # !HB1_loopcnt[3] & HB1L34Q & HB1L5;
HB1_loopcnt[3] = DFFE(HB1_loopcnt[3]_lut_out, GLOBAL(UE1_outclock0), , , HB1L82);


--HB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~44
--operation mode is normal

HB1L3 = HB1_loopcnt[0] & HB1_loopcnt[1] & HB1_loopcnt[2] & !HB1_loopcnt[3];


--HB1_srg[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[6]
--operation mode is normal

HB1_srg[6]_lut_out = HB1L02 # HB1L24Q & SB1_dffs[6];
HB1_srg[6] = DFFE(HB1_srg[6]_lut_out, GLOBAL(UE1_outclock0), , , HB1L82);


--HB1L14Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~20
--operation mode is normal

HB1L14Q_lut_out = !DB1_STF_WAIT & !DB1_START;
HB1L14Q = DFFE(HB1L14Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--HB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~715
--operation mode is normal

HB1L81 = HB1_srg[6] & (HB1L34Q # HB1_srg[7] & !HB1L14Q) # !HB1_srg[6] & HB1_srg[7] & !HB1L14Q;


--HB1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0]~3
--operation mode is normal

HB1L82 = !DB1_STF_WAIT & !DB1_START & MB1L5Q;


--XC1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~813
--operation mode is normal

XC1L37 = T1_SND_TC_DAT # !ZC1L6Q & !T1_SND_ID # !GD1L9Q;


--XC1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~814
--operation mode is normal

XC1L47 = XC1_CRC3 # XC1L37 & XC1_DCMD_SEQ1 # !XC1L83;


--XC1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~815
--operation mode is normal

XC1L57 = XC1_RXSHR8 # GD1L9Q & (XC1_BYT1 # XC1_MTYPE_LEN1);


--XC1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~816
--operation mode is normal

XC1L67 = XC1L57 # XC1_ID_BYTE # XC1_ID_LOAD # !XC1L14;


--XC1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~817
--operation mode is normal

XC1L77 = !GD1L9Q & (XC1_CRC2 # XC1_BYT3);


--XC1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~818
--operation mode is normal

XC1L87 = XC1L77 # !R12L9 & (XC1_ID_SHR8 # XC1_TXSHR8);


--EC1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~reg
--operation mode is normal

EC1L61Q_lut_out = EC1L51 # EC1L8Q # XB6_agb_out & EC1L9Q;
EC1L61Q = DFFE(EC1L61Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--MC1_b_non_empty is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty
--operation mode is normal

MC1_b_non_empty_lut_out = EC1L71Q # MC1_b_full # MC1L6 & MC1_b_non_empty;
MC1_b_non_empty = DFFE(MC1_b_non_empty_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );


--LC1_valid_rreq is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_rreq
--operation mode is normal

LC1_valid_rreq = EC1L61Q & MC1_b_non_empty;


--EC1L71Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_wrreq~reg
--operation mode is normal

EC1L71Q_lut_out = EC1L4 # EC1L11Q # EC1L01Q # EC1L8Q;
EC1L71Q = DFFE(EC1L71Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--MC1_b_full is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full
--operation mode is normal

MC1_b_full_lut_out = !EC1L61Q & (MC1_b_full # MC1L3 & EC1L71Q);
MC1_b_full = DFFE(MC1_b_full_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , );


--LC1_valid_wreq is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_wreq
--operation mode is normal

LC1_valid_wreq = EC1L71Q & !MC1_b_full;


--LC1_rd_ptr_lsb is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb
--operation mode is normal

LC1_rd_ptr_lsb_lut_out = !LC1_rd_ptr_lsb;
LC1_rd_ptr_lsb = DFFE(LC1_rd_ptr_lsb_lut_out, GLOBAL(UE1_outclock0), EC1L41Q, , LC1_valid_rreq);


--XC1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~376
--operation mode is normal

XC1L46 = XC1_EOF # XC1_CRC1 # XC1_TCWFM_H # XC1_BYT3;


--XC1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~377
--operation mode is normal

XC1L56 = !GD1L9Q & (XC1L46 # XC1_MTYPE_LEN1 # XC1_CRC3);


--XC1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~378
--operation mode is normal

XC1L66 = XC1_RXSHR8 & (XC1_TXSHR8 # R12L9) # !XC1_RXSHR8 & XC1_TXSHR8 & !R12L9;


--XC1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~379
--operation mode is normal

XC1L76 = XC1_TC_TX_TIME # GD1L9Q & XC1_BYT0 # !GD1L9Q & XC1_BYT1;


--XC1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~380
--operation mode is normal

XC1L86 = XC1_CRC2 # XC1_TCWFM_L # XC1_BYT2 # XC1_PTYPE_SEQ0;


--XC1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~381
--operation mode is normal

XC1L96 = XC1_LEN0 # XC1_CRC0;


--XC1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~382
--operation mode is normal

XC1L07 = XC1L76 # GD1L9Q & (XC1L86 # XC1L96);


--XC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1795
--operation mode is normal

XC1L22 = SC1L3Q & XC1L43Q;


--XC1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~383
--operation mode is normal

XC1L17 = XC1L22 # XC1_DCMD_SEQ1 & (XC1L8 # !GD1L9Q);


--SB3_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

SB3_dffs[1]_lut_out = L1_COMM_ctrl_local.id[1] & (SB3_dffs[2] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[1] & SB3_dffs[2] & !XC1_ID_LOAD;
SB3_dffs[1] = DFFE(SB3_dffs[1]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--V1_inst37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst37
--operation mode is normal

V1_inst37 = XC1_ID_SHR8 # XC1_ID_LOAD;


--XC1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~346
--operation mode is normal

XC1L88 = XC1_PTYPE_SEQ0 # GD1L9Q & XC1_CRC0 # !GD1L9Q & XC1_EOF;


--XC1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~347
--operation mode is normal

XC1L98 = XC1L88 # XC1L35 & XC1_DCMD_SEQ1 # !XC1L84;


--XC1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~348
--operation mode is normal

XC1L09 = !GD1L9Q # !ZC1L9Q;


--XC1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~349
--operation mode is normal

XC1L19 = R12L9 & (XC1_RXSHR8 # XC1L09 & XC1_STF) # !R12L9 & XC1L09 & XC1_STF;


--XC1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~328
--operation mode is normal

XC1L08 = GD1L9Q & (XC1_CRC0 # ZC1L6Q & XC1_DCMD_SEQ1);


--XC1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~329
--operation mode is normal

XC1L18 = XC1L31 # XC1L08 # R71L43 & XC1L55Q;


--XC1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~330
--operation mode is normal

XC1L28 = XC1_EOF # XC1_STF # XC1_CRC1;


--XC1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~331
--operation mode is normal

XC1L38 = XC1L92 # XC1_CRC2 # XC1L28 & !GD1L9Q;


--XC1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~332
--operation mode is normal

XC1L48 = XC1_ID_SHR8 # XC1_RXSHR8;


--XC1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~333
--operation mode is normal

XC1L58 = XC1L43Q # XC1_CRC3 # R12L9 & XC1L48;


--NC1_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9]
NC1_q[9]_data_in = COM_AD_D[11];
NC1_q[9]_write_enable = LC1_valid_wreq;
NC1_q[9]_clock_0 = GLOBAL(UE1_outclock0);
NC1_q[9]_clock_1 = GLOBAL(UE1_outclock0);
NC1_q[9]_clear_0 = !EC1L41Q;
NC1_q[9]_clock_enable_1 = LC1_valid_rreq;
NC1_q[9]_write_address = WR_ADDR(R21_sload_path[0], R21_sload_path[1], R21_sload_path[2], R21_sload_path[3], R21_sload_path[4], R21_sload_path[5]);
NC1_q[9]_read_address = RD_ADDR(NC1L21, R11_sload_path[0], R11_sload_path[1], R11_sload_path[2], R11_sload_path[3], R11_sload_path[4]);
NC1_q[9] = MEMORY_SEGMENT(NC1_q[9]_data_in, NC1_q[9]_write_enable, NC1_q[9]_clock_0, NC1_q[9]_clock_1, NC1_q[9]_clear_0, , , NC1_q[9]_clock_enable_1, VCC, NC1_q[9]_write_address, NC1_q[9]_read_address);


--NC1_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1]
NC1_q[1]_data_in = COM_AD_D[3];
NC1_q[1]_write_enable = LC1_valid_wreq;
NC1_q[1]_clock_0 = GLOBAL(UE1_outclock0);
NC1_q[1]_clock_1 = GLOBAL(UE1_outclock0);
NC1_q[1]_clear_0 = !EC1L41Q;
NC1_q[1]_clock_enable_1 = LC1_valid_rreq;
NC1_q[1]_write_address = WR_ADDR(R21_sload_path[0], R21_sload_path[1], R21_sload_path[2], R21_sload_path[3], R21_sload_path[4], R21_sload_path[5]);
NC1_q[1]_read_address = RD_ADDR(NC1L21, R11_sload_path[0], R11_sload_path[1], R11_sload_path[2], R11_sload_path[3], R11_sload_path[4]);
NC1_q[1] = MEMORY_SEGMENT(NC1_q[1]_data_in, NC1_q[1]_write_enable, NC1_q[1]_clock_0, NC1_q[1]_clock_1, NC1_q[1]_clear_0, , , NC1_q[1]_clock_enable_1, VCC, NC1_q[1]_write_address, NC1_q[1]_read_address);


--ED62L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

ED62L1 = XC1L97Q # XC1L27Q & NC1_q[9] # !XC1L27Q & NC1_q[1];


--ED62L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

ED62L2 = (SB3_dffs[1] & !XC1L27Q # !XC1L97Q) & CASCADE(ED62L1);


--ED52L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

ED52L1 = XC1L49Q # XC1L68Q & ED22L2 # !XC1L68Q & ED12L2;


--ED32L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node~68
--operation mode is normal

ED32L2 = T1_SND_DRBT # T1_SND_IDLE # T1_SND_DRAND;


--ED32_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node
--operation mode is normal

ED32_result_node = XC1L97Q & (XC1L27Q & ED32L2 # !XC1L27Q & R41_pre_out[1]);


--ED52L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~26
--operation mode is normal

ED52L2 = (XC1L68Q & ED42L2 # !XC1L68Q & ED32_result_node # !XC1L49Q) & CASCADE(ED52L1);


--SC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~830
--operation mode is normal

SC1L61 = ED44L2 & (ED34L2 # XC1L79Q) # !ED44L2 & ED34L2 & !XC1L79Q;


--SB4_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

SB4_dffs[5]_lut_out = SC1L71 & (SB4_dffs[6] # GD1L9Q) # !SC1L71 & SB4_dffs[6] & !GD1L9Q;
SB4_dffs[5] = DFFE(SB4_dffs[5]_lut_out, GLOBAL(UE1_outclock0), GD1L7Q, , GD1L8Q);


--LB1_inst10[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[8]
--operation mode is normal

LB1_inst10[8]_lut_out = COM_AD_D[10];
LB1_inst10[8] = DFFE(LB1_inst10[8]_lut_out, GLOBAL(UE1_outclock0), , , );


--SE1_A_srg[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[1]
--operation mode is normal

SE1_A_srg[1]_lut_out = SE1_A_srg[2] & L1_LC_ctrl_local.lc_rx_enable[0];
SE1_A_srg[1] = DFFE(SE1_A_srg[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE1_A_srg[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[2]
--operation mode is normal

SE1_A_srg[2]_lut_out = SE1_A_srg[3] & L1_LC_ctrl_local.lc_rx_enable[0];
SE1_A_srg[2] = DFFE(SE1_A_srg[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE1L71 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|i38~116
--operation mode is normal

SE1L71 = SE1_A_srg[1] & !SE1_A_srg[2];


--SE1_A_srg[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[0]
--operation mode is normal

SE1_A_srg[0]_lut_out = SE1_A_srg[1] & L1_LC_ctrl_local.lc_rx_enable[0];
SE1_A_srg[0] = DFFE(SE1_A_srg[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE1_B_srg[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[0]
--operation mode is normal

SE1_B_srg[0]_lut_out = SE1_B_srg[1] & L1_LC_ctrl_local.lc_rx_enable[0];
SE1_B_srg[0] = DFFE(SE1_B_srg[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE1_B_srg[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[1]
--operation mode is normal

SE1_B_srg[1]_lut_out = SE1_B_srg[2] & L1_LC_ctrl_local.lc_rx_enable[0];
SE1_B_srg[1] = DFFE(SE1_B_srg[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE1L81 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|i38~117
--operation mode is normal

SE1L81 = SE1_A_srg[0] & !SE1_B_srg[0] # !SE1_B_srg[1];


--SE1_B_srg[3] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[3]
--operation mode is normal

SE1_B_srg[3]_lut_out = SE1_B_srg[4] & L1_LC_ctrl_local.lc_rx_enable[0];
SE1_B_srg[3] = DFFE(SE1_B_srg[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE1_B_srg[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[2]
--operation mode is normal

SE1_B_srg[2]_lut_out = SE1_B_srg[3] & L1_LC_ctrl_local.lc_rx_enable[0];
SE1_B_srg[2] = DFFE(SE1_B_srg[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE1_A_srg[3] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[3]
--operation mode is normal

SE1_A_srg[3]_lut_out = SE1_A_srg[4] & L1_LC_ctrl_local.lc_rx_enable[0];
SE1_A_srg[3] = DFFE(SE1_A_srg[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE1L91 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|i59~116
--operation mode is normal

SE1L91 = SE1_A_srg[3] & !SE1_A_srg[2];


--SE1L02 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|i59~117
--operation mode is normal

SE1L02 = SE1_A_srg[2] & (SE1_B_srg[0] & !SE1_A_srg[0] # !SE1_A_srg[1]);


--QE1L4 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RC_decode:LC_RC_decode_inst|i~162
--operation mode is normal

QE1L4 = SE1L51Q # SE1L61Q;


--SE2_A_srg[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[1]
--operation mode is normal

SE2_A_srg[1]_lut_out = SE2_A_srg[2] & L1_LC_ctrl_local.lc_rx_enable[1];
SE2_A_srg[1] = DFFE(SE2_A_srg[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE2_A_srg[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[2]
--operation mode is normal

SE2_A_srg[2]_lut_out = SE2_A_srg[3] & L1_LC_ctrl_local.lc_rx_enable[1];
SE2_A_srg[2] = DFFE(SE2_A_srg[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE2L71 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|i38~116
--operation mode is normal

SE2L71 = SE2_A_srg[1] & !SE2_A_srg[2];


--SE2_A_srg[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[0]
--operation mode is normal

SE2_A_srg[0]_lut_out = SE2_A_srg[1] & L1_LC_ctrl_local.lc_rx_enable[1];
SE2_A_srg[0] = DFFE(SE2_A_srg[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE2_B_srg[0] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[0]
--operation mode is normal

SE2_B_srg[0]_lut_out = SE2_B_srg[1] & L1_LC_ctrl_local.lc_rx_enable[1];
SE2_B_srg[0] = DFFE(SE2_B_srg[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE2_B_srg[1] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[1]
--operation mode is normal

SE2_B_srg[1]_lut_out = SE2_B_srg[2] & L1_LC_ctrl_local.lc_rx_enable[1];
SE2_B_srg[1] = DFFE(SE2_B_srg[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE2L81 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|i38~117
--operation mode is normal

SE2L81 = SE2_A_srg[0] & !SE2_B_srg[0] # !SE2_B_srg[1];


--SE2_B_srg[3] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[3]
--operation mode is normal

SE2_B_srg[3]_lut_out = SE2_B_srg[4] & L1_LC_ctrl_local.lc_rx_enable[1];
SE2_B_srg[3] = DFFE(SE2_B_srg[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE2_B_srg[2] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[2]
--operation mode is normal

SE2_B_srg[2]_lut_out = SE2_B_srg[3] & L1_LC_ctrl_local.lc_rx_enable[1];
SE2_B_srg[2] = DFFE(SE2_B_srg[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE2_A_srg[3] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[3]
--operation mode is normal

SE2_A_srg[3]_lut_out = SE2_A_srg[4] & L1_LC_ctrl_local.lc_rx_enable[1];
SE2_A_srg[3] = DFFE(SE2_A_srg[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE2L91 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|i59~116
--operation mode is normal

SE2L91 = SE2_A_srg[3] & !SE2_A_srg[2];


--SE2L02 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|i59~117
--operation mode is normal

SE2L02 = SE2_A_srg[2] & (SE2_B_srg[0] & !SE2_A_srg[0] # !SE2_A_srg[1]);


--QE2L4 is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RC_decode:LC_RC_decode_inst|i~162
--operation mode is normal

QE2L4 = SE2L51Q # SE2L61Q;


--TD1_ATWDTrigger_B_shift[2] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_shift[2]
--operation mode is normal

TD1_ATWDTrigger_B_shift[2]_lut_out = TD1_ATWDTrigger_B_shift[1] & TD1_ATWDTrigger_B_sig;
TD1_ATWDTrigger_B_shift[2] = DFFE(TD1_ATWDTrigger_B_shift[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_ATWDTrigger_A_shift[2] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_shift[2]
--operation mode is normal

TD1_ATWDTrigger_A_shift[2]_lut_out = TD1_ATWDTrigger_A_shift[1] & TD1_ATWDTrigger_A_sig;
TD1_ATWDTrigger_A_shift[2] = DFFE(TD1_ATWDTrigger_A_shift[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_ATWDTrigger_A_shift[0] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_shift[0]
--operation mode is normal

TD1_ATWDTrigger_A_shift[0]_lut_out = TD1_ATWDTrigger_A_sig;
TD1_ATWDTrigger_A_shift[0] = DFFE(TD1_ATWDTrigger_A_shift[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_i185 is daq:inst_daq|trigger:inst_trigger|i185
--operation mode is normal

TD1_i185 = TD1_ATWDTrigger_A_sig & !TD1_ATWDTrigger_A_shift[0];


--TD1_ATWDTrigger_B_shift[0] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_shift[0]
--operation mode is normal

TD1_ATWDTrigger_B_shift[0]_lut_out = TD1_ATWDTrigger_B_sig;
TD1_ATWDTrigger_B_shift[0] = DFFE(TD1_ATWDTrigger_B_shift[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L985 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3336
--operation mode is normal

NE2L985 = QE2L6Q $ L1_LC_ctrl_local.lc_length[1] $ (L1_LC_ctrl_local.lc_length[0] # !QE2L5Q);


--NE2L601 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~169
--operation mode is normal

NE2L601 = QE2L5Q $ L1_LC_ctrl_local.lc_length[0];


--NE1L293 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~403
--operation mode is normal

NE1L293 = NE1L043 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE1L493 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~405
--operation mode is normal

NE1L493 = NE1L663 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE1L95 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~422
--operation mode is normal

NE1L95 = NE1L96 & (NE1L07 & !NE1L493 # !NE1L293) # !NE1L96 & NE1L07 & !NE1L493;


--NE1L593 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~406
--operation mode is normal

NE1L593 = NE1L973 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE1L393 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~404
--operation mode is normal

NE1L393 = NE1L353 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE1L06 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~423
--operation mode is normal

NE1L06 = NE1L17 & (NE1L27 & !NE1L393 # !NE1L593) # !NE1L17 & NE1L27 & !NE1L393;


--NE1L16 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~424
--operation mode is normal

NE1L16 = NE1L95 # NE1L06;


--NE1_launch_old is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_old
--operation mode is normal

NE1_launch_old_lut_out = YD1L1Q;
NE1_launch_old = DFFE(NE1_launch_old_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L783 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~398
--operation mode is normal

NE1L783 = NE1L572 & (NE1_launch_old # !YD1L1Q);


--NE1_i449 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i449
--operation mode is normal

NE1_i449 = NE1L34 # NE1L25;


--NE1L75 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i463~102
--operation mode is normal

NE1L75 = QE2L51Q & !NE1L291 & (NE1L783 # !NE1L502);


--NE1L85 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i464~102
--operation mode is normal

NE1L85 = QE1L51Q & !NE1L021 & (NE1L783 # !NE1L331);


--NE2L095 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3337
--operation mode is normal

NE2L095 = QE1L6Q $ L1_LC_ctrl_local.lc_length[1] $ (L1_LC_ctrl_local.lc_length[0] # !QE1L5Q);


--NE2L701 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~184
--operation mode is normal

NE2L701 = QE1L5Q $ L1_LC_ctrl_local.lc_length[0];


--NE1L883 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~399
--operation mode is normal

NE1L883 = NE1L882 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE1L093 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~401
--operation mode is normal

NE1L093 = NE1L413 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE1L77 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~422
--operation mode is normal

NE1L77 = NE1L78 & (NE1L88 & !NE1L093 # !NE1L883) # !NE1L78 & NE1L88 & !NE1L093;


--NE1L193 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~402
--operation mode is normal

NE1L193 = NE1L723 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE1L983 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~400
--operation mode is normal

NE1L983 = NE1L103 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE1L87 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~423
--operation mode is normal

NE1L87 = NE1L98 & (NE1L09 & !NE1L983 # !NE1L193) # !NE1L98 & NE1L09 & !NE1L983;


--NE1L97 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~424
--operation mode is normal

NE1L97 = NE1L77 # NE1L87;


--NE2L982 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~300
--operation mode is normal

NE2L982 = L1_LC_ctrl_local.lc_self_mode[1] $ L1_LC_ctrl_local.lc_self_mode[0];

--NE2L206 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3414
--operation mode is normal

NE2L206 = L1_LC_ctrl_local.lc_self_mode[1] $ L1_LC_ctrl_local.lc_self_mode[0];


--NE2L195 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3338
--operation mode is normal

NE2L195 = L1_LC_ctrl_local.lc_self_mode[1] & TD1_i87 # !L1_LC_ctrl_local.lc_self_mode[1] & !TD1_discSPE_pulse & !TD1_discSPE_latch;


--NE1L59 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i467~93
--operation mode is normal

NE1L59 = YD1L1Q & (!NE1L372 & !NE1L572 # !NE1_launch_old) # !YD1L1Q & !NE1L372 & !NE1L572;


--NE1L69 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i467~94
--operation mode is normal

NE1L69 = NE1_got_selfLC # NE2L195 & NE1L59 & !NE1L062;


--CE1L052 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6880
--operation mode is normal

CE1L052 = CE1L423Q # !CE1L042 # !CE1L232 # !CE1L642;


--CE1L37 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~110
--operation mode is normal

CE1L37 = CE1L713Q # !CE1L042 # !CE1L922 # !CE1L822;


--CE1L152 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6881
--operation mode is normal

CE1L152 = CE1L413Q # CE1L48 & CE1L613Q;


--CE1L522 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~779
--operation mode is normal

CE1L522 = CE1L68 & CE1L613Q;


--CE1L77 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~567
--operation mode is normal

CE1L77 = CE1_readout_cnt[7] & (CE1L423Q # CE1L323Q # !CE1L252);


--NE2L735 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~547
--operation mode is normal

NE2L735 = NE2L584 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE2L935 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~549
--operation mode is normal

NE2L935 = NE2L115 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE2L95 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~422
--operation mode is normal

NE2L95 = NE2L96 & (NE2L07 & !NE2L935 # !NE2L735) # !NE2L96 & NE2L07 & !NE2L935;


--NE2L045 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~550
--operation mode is normal

NE2L045 = NE2L425 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE2L835 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~548
--operation mode is normal

NE2L835 = NE2L894 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE2L06 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~423
--operation mode is normal

NE2L06 = NE2L17 & (NE2L27 & !NE2L835 # !NE2L045) # !NE2L17 & NE2L27 & !NE2L835;


--NE2L16 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~424
--operation mode is normal

NE2L16 = NE2L95 # NE2L06;


--NE2_launch_old is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_old
--operation mode is normal

NE2_launch_old_lut_out = YD2L1Q;
NE2_launch_old = DFFE(NE2_launch_old_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L235 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~542
--operation mode is normal

NE2L235 = NE2L024 & (NE2_launch_old # !YD2L1Q);


--NE2_i449 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i449
--operation mode is normal

NE2_i449 = NE2L34 # NE2L25;


--NE2L75 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i463~102
--operation mode is normal

NE2L75 = QE2L51Q & !NE2L022 & (NE2L235 # !NE2L332);


--NE2L85 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i464~102
--operation mode is normal

NE2L85 = QE1L51Q & !NE2L841 & (NE2L235 # !NE2L161);


--NE2L335 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~543
--operation mode is normal

NE2L335 = NE2L334 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE2L535 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~545
--operation mode is normal

NE2L535 = NE2L954 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE2L77 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~422
--operation mode is normal

NE2L77 = NE2L78 & (NE2L88 & !NE2L535 # !NE2L335) # !NE2L78 & NE2L88 & !NE2L535;


--NE2L635 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~546
--operation mode is normal

NE2L635 = NE2L274 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE2L435 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~544
--operation mode is normal

NE2L435 = NE2L644 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE2L87 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~423
--operation mode is normal

NE2L87 = NE2L98 & (NE2L09 & !NE2L435 # !NE2L635) # !NE2L98 & NE2L09 & !NE2L435;


--NE2L97 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~424
--operation mode is normal

NE2L97 = NE2L77 # NE2L87;


--CE2L152 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6930
--operation mode is normal

CE2L152 = CE2L613Q # CE2L413Q # CE1L713Q # !CE1L213Q;


--CE2L252 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6931
--operation mode is normal

CE2L252 = CE2L152 # CE2L713Q # !CE2L432 # !CE2L232;


--CE2L352 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6932
--operation mode is normal

CE2L352 = !CE2L742 # !CE2L822 # !CE2L432 # !CE2L232;


--CE2L422 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~780
--operation mode is normal

CE2L422 = CE2L38 & CE2L713Q;


--CE2L67 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~567
--operation mode is normal

CE2L67 = CE2_readout_cnt[7] & (CE2L323Q # CE2L423Q # !CE2L452);


--L1L0821 is slaveregister:inst_slaveregister|i14781~73
--operation mode is normal

L1L0821 = L1_i1064 & L1L227 & L1L2821 & !L1_i1176;


--XB3_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

XB3_aeb_out = R3_sload_path[0] & R3_sload_path[1] & !R3_sload_path[2] & !R3_sload_path[3];


--EB1_ina[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[9]
--operation mode is normal

EB1_ina[9]_lut_out = FB1L95Q;
EB1_ina[9] = DFFE(EB1_ina[9]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ind[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[9]
--operation mode is normal

EB1_ind[9]_lut_out = EB1_inc[9];
EB1_ind[9] = DFFE(EB1_ind[9]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ind[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[8]
--operation mode is normal

EB1_ind[8]_lut_out = EB1_inc[8];
EB1_ind[8] = DFFE(EB1_ind[8]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ina[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[8]
--operation mode is normal

EB1_ina[8]_lut_out = FB1L75Q;
EB1_ina[8] = DFFE(EB1_ina[8]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ind[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[7]
--operation mode is normal

EB1_ind[7]_lut_out = EB1_inc[7];
EB1_ind[7] = DFFE(EB1_ind[7]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ina[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[7]
--operation mode is normal

EB1_ina[7]_lut_out = FB1L55Q;
EB1_ina[7] = DFFE(EB1_ina[7]_lut_out, GLOBAL(UE1_outclock0), , , );


--AC1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|dudt_ena~reg
--operation mode is normal

AC1L7Q_lut_out = !AC1L9 & !AC1L6 & (!R6_sload_path[4] # !AC1L02Q);
AC1L7Q = DFFE(AC1L7Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--EB1_ind[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[6]
--operation mode is normal

EB1_ind[6]_lut_out = EB1_inc[6];
EB1_ind[6] = DFFE(EB1_ind[6]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ina[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[6]
--operation mode is normal

EB1_ina[6]_lut_out = FB1L35Q;
EB1_ina[6] = DFFE(EB1_ina[6]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ind[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[0]
--operation mode is normal

EB1_ind[0]_lut_out = EB1_inc[0];
EB1_ind[0] = DFFE(EB1_ind[0]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ina[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[0]
--operation mode is normal

EB1_ina[0]_lut_out = FB1L14Q;
EB1_ina[0] = DFFE(EB1_ina[0]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ind[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[1]
--operation mode is normal

EB1_ind[1]_lut_out = EB1_inc[1];
EB1_ind[1] = DFFE(EB1_ind[1]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ina[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[1]
--operation mode is normal

EB1_ina[1]_lut_out = FB1L34Q;
EB1_ina[1] = DFFE(EB1_ina[1]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ind[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[2]
--operation mode is normal

EB1_ind[2]_lut_out = EB1_inc[2];
EB1_ind[2] = DFFE(EB1_ind[2]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ina[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[2]
--operation mode is normal

EB1_ina[2]_lut_out = FB1L54Q;
EB1_ina[2] = DFFE(EB1_ina[2]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ind[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[3]
--operation mode is normal

EB1_ind[3]_lut_out = EB1_inc[3];
EB1_ind[3] = DFFE(EB1_ind[3]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ina[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[3]
--operation mode is normal

EB1_ina[3]_lut_out = FB1L74Q;
EB1_ina[3] = DFFE(EB1_ina[3]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ind[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[4]
--operation mode is normal

EB1_ind[4]_lut_out = EB1_inc[4];
EB1_ind[4] = DFFE(EB1_ind[4]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ina[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[4]
--operation mode is normal

EB1_ina[4]_lut_out = FB1L94Q;
EB1_ina[4] = DFFE(EB1_ina[4]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ind[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ind[5]
--operation mode is normal

EB1_ind[5]_lut_out = EB1_inc[5];
EB1_ind[5] = DFFE(EB1_ind[5]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_ina[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|ina[5]
--operation mode is normal

EB1_ina[5]_lut_out = FB1L15Q;
EB1_ina[5] = DFFE(EB1_ina[5]_lut_out, GLOBAL(UE1_outclock0), , , );


--AC1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~reg
--operation mode is normal

AC1L41Q_lut_out = !AC1L3 & !AC1L9 & !AC1L21 & !AC1L31;
AC1L41Q = DFFE(AC1L41Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--EB1_min_level is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|min_level
--operation mode is normal

EB1_min_level_lut_out = EB1L22 & (EB1L1 # EB1L421 # EB1L2);
EB1_min_level = DFFE(EB1_min_level_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--AC1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|sreg~30
--operation mode is normal

AC1L61Q_lut_out = !AC1L2 & !AC1L9 & (!R6_sload_path[4] # !AC1L02Q);
AC1L61Q = DFFE(AC1L61Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--AC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|MIN_DUDT~20
--operation mode is normal

AC1L11 = EB1_min_level & !AC1L61Q & !NB1L9Q;


--EB1_max_level is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|max_level
--operation mode is normal

EB1_max_level_lut_out = EB1L22 & (EB1L421 # EB1L221 & EB1L3);
EB1_max_level = DFFE(EB1_max_level_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--AC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|MAX_DUDT~39
--operation mode is normal

AC1L01 = !R6_sload_path[2] & (AC1L81Q # EB1_max_level & AC1L91Q);


--AC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~392
--operation mode is normal

AC1L2 = !AC1L61Q & (NB1L9Q # !EB1_min_level & !EB1_max_level);


--AC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|ct_aclr~127
--operation mode is normal

AC1L4 = AC1L71Q # AC1L12Q & (R6_sload_path[4] # !NB1L9Q);


--MB1_rec[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec[0]
--operation mode is normal

MB1_rec[0]_lut_out = T1_DRREQ_WT # T1_REC_PULSE # T1_REC_WT # !T1L92;
MB1_rec[0] = DFFE(MB1_rec[0]_lut_out, GLOBAL(UE1_outclock0), !W1L81Q, , );


--MB1_rec[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec[1]
--operation mode is normal

MB1_rec[1]_lut_out = MB1_rec[0];
MB1_rec[1] = DFFE(MB1_rec[1]_lut_out, GLOBAL(UE1_outclock0), !W1L81Q, , );


--MB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|_~1
--operation mode is normal

MB1L2 = MB1_rec[0] & !MB1_rec[1] # !R31L81;


--MB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|_~0
--operation mode is normal

MB1L1 = MB1_rec[0] & !MB1_rec[1];


--GE2_ring_rd_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_rd_en
--operation mode is normal

GE2_ring_rd_en_lut_out = GE2_st_mach_init & (GE2L5801Q & GE2L603 # !GE2L703);
GE2_ring_rd_en = DFFE(GE2_ring_rd_en_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L279 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7797
--operation mode is normal

GE2L279 = GE2L9311Q # XD2L392 & !XD2L292 & !GE2L5211Q;


--GE1_ring_rd_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_rd_en
--operation mode is normal

GE1_ring_rd_en_lut_out = GE1_st_mach_init & (GE1L3801Q & GE1L703 # !GE1L803);
GE1_ring_rd_en = DFFE(GE1_ring_rd_en_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L079 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7785
--operation mode is normal

GE1L079 = GE1L7311Q # XD1L492 & !XD1L392 & !GE1L3211Q;


--GE1_atwd_ch_done_dly is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_done_dly
--operation mode is normal

GE1_atwd_ch_done_dly_lut_out = GE1_atwd_ch_done;
GE1_atwd_ch_done_dly = DFFE(GE1_atwd_ch_done_dly_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_i2506 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2506
--operation mode is normal

GE1_i2506 = GE1_atwd_ch_done & !GE1_atwd_ch_done_dly;


--GE1L9211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~26
--operation mode is normal

GE1L9211Q_lut_out = GE1L8211Q & !GE1L19 & (!GE1_atwd_bfr_en # !GE1_atwd_bfr_clk);
GE1L9211Q = DFFE(GE1L9211Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L6211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~23
--operation mode is normal

GE1L6211Q_lut_out = GE1L5211Q # GE1L6211Q & !GE1L29;
GE1L6211Q = DFFE(GE1L6211Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L7211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~24
--operation mode is normal

GE1L7211Q_lut_out = (GE1L6211Q # GE1L8211Q) & CASCADE(GE1L39);
GE1L7211Q = DFFE(GE1L7211Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L1301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7860
--operation mode is normal

GE1L1301 = (!GE1L6211Q & !GE1L5211Q & !GE1L0311Q & !GE1L7211Q) & CASCADE(GE1L3301);


--GE1L5311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~32
--operation mode is normal

GE1L5311Q_lut_out = GE1L4311Q;
GE1L5311Q = DFFE(GE1L5311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_lbm_read_done is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lbm_read_done
--operation mode is normal

GE1_lbm_read_done_lut_out = GE1L3211Q & (GE1_lbm_read_done # SD1_read_done & SD1_AnB);
GE1_lbm_read_done = DFFE(GE1_lbm_read_done_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_atwd_ch_done_dly is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_done_dly
--operation mode is normal

GE2_atwd_ch_done_dly_lut_out = GE2_atwd_ch_done;
GE2_atwd_ch_done_dly = DFFE(GE2_atwd_ch_done_dly_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_i2506 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2506
--operation mode is normal

GE2_i2506 = GE2_atwd_ch_done & !GE2_atwd_ch_done_dly;


--GE2L1311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~26
--operation mode is normal

GE2L1311Q_lut_out = GE2L0311Q & !GE2L19 & (!GE2_atwd_bfr_en # !GE2_atwd_bfr_clk);
GE2L1311Q = DFFE(GE2L1311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L8211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~23
--operation mode is normal

GE2L8211Q_lut_out = GE2L7211Q # GE2L8211Q & !GE2L29;
GE2L8211Q = DFFE(GE2L8211Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L9211Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~24
--operation mode is normal

GE2L9211Q_lut_out = (GE2L8211Q # GE2L0311Q) & CASCADE(GE2L39);
GE2L9211Q = DFFE(GE2L9211Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L3301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7872
--operation mode is normal

GE2L3301 = (!GE2L8211Q & !GE2L7211Q & !GE2L2311Q & !GE2L9211Q) & CASCADE(GE2L5301);


--GE2L7311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~32
--operation mode is normal

GE2L7311Q_lut_out = GE2L6311Q;
GE2L7311Q = DFFE(GE2L7311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_lbm_read_done is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lbm_read_done
--operation mode is normal

GE2_lbm_read_done_lut_out = GE2L5211Q & (GE2_lbm_read_done # SD1_read_done & !SD1_AnB);
GE2_lbm_read_done = DFFE(GE2_lbm_read_done_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--CE1L252 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6883
--operation mode is normal

CE1L252 = (!CE1L913Q & !CE1L713Q & !CE1L613Q) & CASCADE(CE1L352);


--R82L32 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_18|alt_synch_counter:wysi_counter|sload_path[0]~108
--operation mode is normal

R82L32 = R82L12 & R82L22 & !R82_sload_path[0];


--GE1L21 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_word_count[0]~1
--operation mode is normal

GE1L21 = GE1_atwd_bfr_en & !GE1_atwd_done & !R82L32;


--R72_sset_path[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_8|alt_synch_counter:wysi_counter|sset_path[0]
--operation mode is normal

R72_sset_path[0] = !GE1L7311Q & GE1L3211Q & R72_counter_cell[0];


--R43L32 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_word_count_rtl_17|alt_synch_counter:wysi_counter|sload_path[0]~108
--operation mode is normal

R43L32 = R43L12 & R43L22 & !R43_sload_path[0];


--GE2L21 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_word_count[0]~1
--operation mode is normal

GE2L21 = GE2_atwd_bfr_en & !GE2_atwd_done & !R43L32;


--R33_sset_path[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:atwd_address_rtl_7|alt_synch_counter:wysi_counter|sset_path[0]
--operation mode is normal

R33_sset_path[0] = !GE2L9311Q & GE2L5211Q & R33_counter_cell[0];


--HE1L922 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~152
--operation mode is normal

HE1L922 = HE1_ram_data_hdr[0] & (!HE1L933 # !HE1L813);


--HE1_header_compr[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[8]
--operation mode is normal

HE1_header_compr[8]_lut_out = XD1_header_1.chargestamp[8] & (XD1_header_0.chargestamp[8] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[8] & XD1_header_0.chargestamp[8] & !XD1_rd_ptr[0];
HE1_header_compr[8] = DFFE(HE1_header_compr[8]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L043 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10904
--operation mode is normal

HE1L043 = HE1L314 & HE1_ram_address_header[0] & HE1_ram_address_header[2] & !HE1_ram_address_header[1];


--HE1L143 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10905
--operation mode is normal

HE1L143 = HE1_header_compr[8] & HE1L043 & HE1_ram_address_header[3] & HE1L91Q;


--HE1_header_compr[16] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[16]
--operation mode is normal

HE1_header_compr[16]_lut_out = XD1_header_1.chargestamp[16] & (XD1_header_0.chargestamp[16] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[16] & XD1_header_0.chargestamp[16] & !XD1_rd_ptr[0];
HE1_header_compr[16] = DFFE(HE1_header_compr[16]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L243 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10906
--operation mode is normal

HE1L243 = HE1_ram_address_header[2] & !HE1_ram_address_header[1];


--HE1L212 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~3
--operation mode is normal

HE1L212 = HE1_ram_address_header[0] # !HE1_ram_address_header[3] # !HE1L243 # !HE1L314;


--HE1L343 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10907
--operation mode is normal

HE1L343 = HE1L91Q & !HE1L212 & (!HE1_ram_address_header[3] # !HE1L043);


--HE1L443 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10908
--operation mode is normal

HE1L443 = HE1L922 # HE1L143 # HE1_header_compr[16] & HE1L343;


--HE1L543 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10909
--operation mode is normal

HE1L543 = HE1L212 & HE1L91Q & (!HE1_ram_address_header[3] # !HE1L043);

--HE1L524 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11015
--operation mode is normal

HE1L524 = HE1L212 & HE1L91Q & (!HE1_ram_address_header[3] # !HE1L043);


--HE1L643 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10910
--operation mode is normal

HE1L643 = HE1L314 & HE1_ram_address_header[3] & !HE1_ram_address_header[0] & !HE1_ram_address_header[2];


--HE1L743 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10911
--operation mode is normal

HE1L743 = HE1L314 & HE1_ram_address_header[0] & !HE1_ram_address_header[2];


--HE1L843 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10912
--operation mode is normal

HE1L843 = HE1L643 & !HE1_ram_address_header[1] & (!HE1_ram_address_header[3] # !HE1L743) # !HE1L643 & (!HE1_ram_address_header[3] # !HE1L743);

--HE1L424 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11014
--operation mode is normal

HE1L424 = HE1L643 & !HE1_ram_address_header[1] & (!HE1_ram_address_header[3] # !HE1L743) # !HE1L643 & (!HE1_ram_address_header[3] # !HE1L743);


--HE1_header_compr[64] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[64]
--operation mode is normal

HE1_header_compr[64]_lut_out = HE1_hit_size_in_header[0];
HE1_header_compr[64] = DFFE(HE1_header_compr[64]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L943 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10913
--operation mode is normal

HE1L943 = HE1L133 & HE1L233 & !HE1_ram_address_header[0] & !HE1_ram_address_header[8];


--HE1L612 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~7
--operation mode is normal

HE1L612 = HE1_ram_address_header[1] # HE1_ram_address_header[2] # !HE1_ram_address_header[3] # !HE1L943;


--HE1L053 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10914
--operation mode is normal

HE1L053 = HE1_ram_address_header[1] & !HE1_ram_address_header[3];


--HE1L712 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~8
--operation mode is normal

HE1L712 = !HE1_ram_address_header[2] # !HE1_ram_address_header[0] # !HE1L053 # !HE1L314;


--HE1L812 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~9
--operation mode is normal

HE1L812 = HE1_ram_address_header[3] # !HE1_ram_address_header[2] # !HE1_ram_address_header[1] # !HE1L943;


--HE1L291 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~626
--operation mode is normal

HE1L291 = HE1_header_compr[64] & HE1L612 & HE1L712 & !HE1L812;


--HE1_header_compr[48] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[48]
--operation mode is normal

HE1_header_compr[48]_lut_out = XD1_header_1.timestamp[16] & (XD1_header_0.timestamp[16] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[16] & XD1_header_0.timestamp[16] & !XD1_rd_ptr[0];
HE1_header_compr[48] = DFFE(HE1_header_compr[48]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[56] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[56]
--operation mode is normal

HE1_header_compr[56]_lut_out = XD1_header_1.timestamp[24] & (XD1_header_0.timestamp[24] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[24] & XD1_header_0.timestamp[24] & !XD1_rd_ptr[0];
HE1_header_compr[56] = DFFE(HE1_header_compr[56]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L391 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~627
--operation mode is normal

HE1L391 = HE1L612 & HE1_header_compr[56] & !HE1L712 # !HE1L612 & HE1_header_compr[48];


--HE1_header_compr[72] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[72]
--operation mode is normal

HE1_header_compr[72]_lut_out = HE1_hit_size_in_header[8];
HE1_header_compr[72] = DFFE(HE1_header_compr[72]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L912 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10
--operation mode is normal

HE1L912 = HE1_ram_address_header[1] # HE1_ram_address_header[3] # !HE1_ram_address_header[2] # !HE1L333;


--HE1L491 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~628
--operation mode is normal

HE1L491 = HE1L612 & HE1L812 & HE1L712 & !HE1L912;


--HE1L591 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~629
--operation mode is normal

HE1L591 = HE1L291 # HE1L391 # HE1_header_compr[72] & HE1L491;


--HE1_header_compr[88] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[88]
--operation mode is normal

HE1_header_compr[88]_lut_out = XD1_header_1.trigger_word[6] & (XD1_header_0.trigger_word[6] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[6] & XD1_header_0.trigger_word[6] & !XD1_rd_ptr[0];
HE1_header_compr[88] = DFFE(HE1_header_compr[88]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L122 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~12
--operation mode is normal

HE1L122 = HE1_ram_address_header[2] # !HE1_ram_address_header[0] # !HE1L053 # !HE1L314;


--HE1_header_compr[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[0]
--operation mode is normal

HE1_header_compr[0]_lut_out = XD1_header_1.chargestamp[0] & (XD1_header_0.chargestamp[0] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[0] & XD1_header_0.chargestamp[0] & !XD1_rd_ptr[0];
HE1_header_compr[0] = DFFE(HE1_header_compr[0]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L153 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10915
--operation mode is normal

HE1L153 = HE1L314 & HE1_ram_address_header[1] & !HE1_ram_address_header[0] & !HE1_ram_address_header[3];


--HE1L691 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~630
--operation mode is normal

HE1L691 = HE1_header_compr[0] & HE1L414 & (HE1_ram_address_header[2] # !HE1L153);


--HE1_header_compr[96] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[96]
--operation mode is normal

HE1_header_compr[96]_lut_out = XD1_header_1.timestamp[32] & (XD1_header_0.timestamp[32] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[32] & XD1_header_0.timestamp[32] & !XD1_rd_ptr[0];
HE1_header_compr[96] = DFFE(HE1_header_compr[96]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[104] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[104]
--operation mode is normal

HE1_header_compr[104]_lut_out = XD1_header_1.timestamp[40] & (XD1_header_0.timestamp[40] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[40] & XD1_header_0.timestamp[40] & !XD1_rd_ptr[0];
HE1_header_compr[104] = DFFE(HE1_header_compr[104]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L222 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~13
--operation mode is normal

HE1L222 = HE1_ram_address_header[3] # HE1_ram_address_header[2] # !HE1_ram_address_header[1] # !HE1L943;

--HE1L224 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11012
--operation mode is normal

HE1L224 = HE1_ram_address_header[3] # HE1_ram_address_header[2] # !HE1_ram_address_header[1] # !HE1L943;


--HE1L322 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~14
--operation mode is normal

HE1L322 = HE1_ram_address_header[1] # HE1_ram_address_header[3] # HE1_ram_address_header[2] # !HE1L333;

--HE1L124 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11011
--operation mode is normal

HE1L124 = HE1_ram_address_header[1] # HE1_ram_address_header[3] # HE1_ram_address_header[2] # !HE1L333;


--HE1L791 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~631
--operation mode is normal

HE1L791 = HE1L222 & HE1_header_compr[104] & !HE1L322 # !HE1L222 & HE1_header_compr[96];


--HE1L891 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~632
--operation mode is normal

HE1L891 = HE1L122 & (HE1L691 # HE1L791) # !HE1L122 & HE1_header_compr[88];


--HE1L253 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10916
--operation mode is normal

HE1L253 = HE1L843 & (HE1L591 # HE1L102 & HE1L891);


--HE1_header_compr[32] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[32]
--operation mode is normal

HE1_header_compr[32]_lut_out = XD1_header_1.timestamp[0] & (XD1_header_0.timestamp[0] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[0] & XD1_header_0.timestamp[0] & !XD1_rd_ptr[0];
HE1_header_compr[32] = DFFE(HE1_header_compr[32]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L312 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~4
--operation mode is normal

HE1L312 = HE1_ram_address_header[2] # !HE1_ram_address_header[0] # !HE1L433 # !HE1L314;


--HE1L353 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10917
--operation mode is normal

HE1L353 = HE1_header_compr[32] & HE1L643 & HE1L312 & HE1_ram_address_header[1];


--HE1_header_compr[24] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[24]
--operation mode is normal

HE1_header_compr[24]_lut_out = XD1_header_1.chargestamp[24] & (XD1_header_0.chargestamp[24] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[24] & XD1_header_0.chargestamp[24] & !XD1_rd_ptr[0];
HE1_header_compr[24] = DFFE(HE1_header_compr[24]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L453 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10918
--operation mode is normal

HE1L453 = HE1_header_compr[24] & HE1L333 & HE1L433 & !HE1_ram_address_header[2];


--HE1_header_compr[40] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[40]
--operation mode is normal

HE1_header_compr[40]_lut_out = XD1_header_1.timestamp[8] & (XD1_header_0.timestamp[8] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[8] & XD1_header_0.timestamp[8] & !XD1_rd_ptr[0];
HE1_header_compr[40] = DFFE(HE1_header_compr[40]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L553 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10919
--operation mode is normal

HE1L553 = HE1L743 & HE1_ram_address_header[3] & !HE1_ram_address_header[1];


--HE1L653 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10920
--operation mode is normal

HE1L653 = HE1L353 # HE1L453 # HE1_header_compr[40] & HE1L553;


--GE1L179 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7791
--operation mode is normal

GE1L179 = !GE1L2311Q & !GE1L1311Q;


--GE1_flagged_rl_compr_dly[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[8]
--operation mode is normal

GE1_flagged_rl_compr_dly[8]_lut_out = GE1_flagged_rl_compr[8] & GE1_st_mach_init;
GE1_flagged_rl_compr_dly[8] = DFFE(GE1_flagged_rl_compr_dly[8]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_j_dly[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[0]
--operation mode is normal

GE1_j_dly[0]_lut_out = GE1_j[0] & GE1_st_mach_init;
GE1_j_dly[0] = DFFE(GE1_j_dly[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_j_dly[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[1]
--operation mode is normal

GE1_j_dly[1]_lut_out = GE1_j[1] & GE1_st_mach_init;
GE1_j_dly[1] = DFFE(GE1_j_dly[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_j_dly[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[2]
--operation mode is normal

GE1_j_dly[2]_lut_out = GE1_j[2] & GE1_st_mach_init;
GE1_j_dly[2] = DFFE(GE1_j_dly[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L279 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7793
--operation mode is normal

GE1L279 = GE1_j_dly[1] & !GE1_j_dly[2];


--GE1_j_dly[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[3]
--operation mode is normal

GE1_j_dly[3]_lut_out = GE1_j[3] & GE1_st_mach_init;
GE1_j_dly[3] = DFFE(GE1_j_dly[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_j_dly[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j_dly[4]
--operation mode is normal

GE1_j_dly[4]_lut_out = GE1_j[4] & GE1_st_mach_init;
GE1_j_dly[4] = DFFE(GE1_j_dly[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L735 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~731
--operation mode is normal

GE1L735 = GE1_j_dly[0] & GE1L279 & !GE1_j_dly[3] & !GE1_j_dly[4];


--GE1_flagged_rl_compr_dly[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[7]
--operation mode is normal

GE1_flagged_rl_compr_dly[7]_lut_out = GE1_flagged_rl_compr[7] & GE1_st_mach_init;
GE1_flagged_rl_compr_dly[7] = DFFE(GE1_flagged_rl_compr_dly[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L615 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1916~29
--operation mode is normal

GE1L615 = !GE1_j_dly[3] & !GE1_j_dly[4];


--GE1L584 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1894~220
--operation mode is normal

GE1L584 = !GE1_j_dly[1] & !GE1_j_dly[2];


--GE1L835 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~732
--operation mode is normal

GE1L835 = GE1_flagged_rl_compr_dly[7] & (!GE1L584 # !GE1L615 # !GE1_j_dly[0]);


--GE1L935 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~733
--operation mode is normal

GE1L935 = GE1_j_dly[1] & GE1L615 & !GE1_j_dly[0] & !GE1_j_dly[2];


--GE1L045 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~734
--operation mode is normal

GE1L045 = GE1_flagged_rl_compr_dly[8] & (GE1L935 # GE1L735 & GE1L835) # !GE1_flagged_rl_compr_dly[8] & GE1L735 & GE1L835;


--GE1_flagged_rl_compr_dly[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[9]
--operation mode is normal

GE1_flagged_rl_compr_dly[9]_lut_out = GE1_flagged_rl_compr[9] & GE1_st_mach_init;
GE1_flagged_rl_compr_dly[9] = DFFE(GE1_flagged_rl_compr_dly[9]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L379 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7794
--operation mode is normal

GE1L379 = GE1_j_dly[0] & !GE1_j_dly[3] & !GE1_j_dly[4];


--GE1L145 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~735
--operation mode is normal

GE1L145 = GE1L045 # GE1_flagged_rl_compr_dly[9] & GE1L379 & GE1L584;


--GE1L245 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~736
--operation mode is normal

GE1L245 = GE1_j_dly[2] # !GE1_j_dly[0] & !GE1_j_dly[1] # !GE1L615;


--GE1_flagged_rl_compr_dly[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[4]
--operation mode is normal

GE1_flagged_rl_compr_dly[4]_lut_out = GE1_flagged_rl_compr[4] & GE1_st_mach_init;
GE1_flagged_rl_compr_dly[4] = DFFE(GE1_flagged_rl_compr_dly[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_flagged_rl_compr_dly[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[3]
--operation mode is normal

GE1_flagged_rl_compr_dly[3]_lut_out = GE1_flagged_rl_compr[3] & GE1_st_mach_init;
GE1_flagged_rl_compr_dly[3] = DFFE(GE1_flagged_rl_compr_dly[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L447 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~168
--operation mode is normal

GE1L447 = GE1_j_dly[0] # !GE1L615 # !GE1_j_dly[2] # !GE1_j_dly[1];


--GE1L547 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~169
--operation mode is normal

GE1L547 = !GE1L615 # !GE1_j_dly[2] # !GE1_j_dly[1] # !GE1_j_dly[0];

--GE1L5301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7866
--operation mode is normal

GE1L5301 = !GE1L615 # !GE1_j_dly[2] # !GE1_j_dly[1] # !GE1_j_dly[0];


--GE1L464 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1037
--operation mode is normal

GE1L464 = GE1L447 & GE1_flagged_rl_compr_dly[3] & !GE1L547 # !GE1L447 & GE1_flagged_rl_compr_dly[4];


--GE1_flagged_rl_compr_dly[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[1]
--operation mode is normal

GE1_flagged_rl_compr_dly[1]_lut_out = GE1_flagged_rl_compr[1] & GE1_st_mach_init;
GE1_flagged_rl_compr_dly[1] = DFFE(GE1_flagged_rl_compr_dly[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L479 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7795
--operation mode is normal

GE1L479 = GE1_j_dly[3] & !GE1_j_dly[4] & !GE1_j_dly[1];


--GE1L564 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1038
--operation mode is normal

GE1L564 = GE1_flagged_rl_compr_dly[1] & GE1_j_dly[0] & GE1L479 & !GE1_j_dly[2];


--GE1_flagged_rl_compr_dly[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[2]
--operation mode is normal

GE1_flagged_rl_compr_dly[2]_lut_out = GE1_flagged_rl_compr[2] & GE1_st_mach_init;
GE1_flagged_rl_compr_dly[2] = DFFE(GE1_flagged_rl_compr_dly[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L664 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1039
--operation mode is normal

GE1L664 = GE1_flagged_rl_compr_dly[2] & GE1L479 & !GE1_j_dly[0] & !GE1_j_dly[2];


--GE1L763 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1742~87
--operation mode is normal

GE1L763 = GE1_j_dly[4] # !GE1_j_dly[3];


--GE1_flagged_rl_compr_dly[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[0]
--operation mode is normal

GE1_flagged_rl_compr_dly[0]_lut_out = GE1_flagged_rl_compr[0] & GE1_st_mach_init;
GE1_flagged_rl_compr_dly[0] = DFFE(GE1_flagged_rl_compr_dly[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L579 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7796
--operation mode is normal

GE1L579 = !GE1_j_dly[0] & !GE1_j_dly[2];


--GE1L679 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7797
--operation mode is normal

GE1L679 = GE1_j_dly[3] & GE1_j_dly[1] & !GE1_j_dly[4];


--GE1L764 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1040
--operation mode is normal

GE1L764 = GE1L579 & (GE1L679 & GE1_flagged_rl_compr_dly[0] # !GE1L679 & GE1_ring_data[10]) # !GE1L579 & GE1_ring_data[10];


--GE1L864 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1041
--operation mode is normal

GE1L864 = GE1L564 # GE1L664 # GE1L005 & GE1L764;


--GE1L964 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1042
--operation mode is normal

GE1L964 = GE1L774 & (GE1L464 # GE1L893 & GE1L864);


--GE1_flagged_rl_compr_dly[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[6]
--operation mode is normal

GE1_flagged_rl_compr_dly[6]_lut_out = GE1_flagged_rl_compr[6] & GE1_st_mach_init;
GE1_flagged_rl_compr_dly[6] = DFFE(GE1_flagged_rl_compr_dly[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_flagged_rl_compr_dly[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[5]
--operation mode is normal

GE1_flagged_rl_compr_dly[5]_lut_out = GE1_flagged_rl_compr[5] & GE1_st_mach_init;
GE1_flagged_rl_compr_dly[5] = DFFE(GE1_flagged_rl_compr_dly[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L247 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~166
--operation mode is normal

GE1L247 = GE1_j_dly[0] # GE1_j_dly[1] # !GE1L615 # !GE1_j_dly[2];


--GE1L347 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~167
--operation mode is normal

GE1L347 = GE1_j_dly[1] # !GE1L615 # !GE1_j_dly[2] # !GE1_j_dly[0];


--GE1L074 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1830~1043
--operation mode is normal

GE1L074 = GE1L247 & GE1_flagged_rl_compr_dly[5] & !GE1L347 # !GE1L247 & GE1_flagged_rl_compr_dly[6];


--GE1L345 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1920~737
--operation mode is normal

GE1L345 = GE1L145 # GE1L245 & (GE1L964 # GE1L074);


--GE1_flagged_rl_compr_dly[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[10]
--operation mode is normal

GE1_flagged_rl_compr_dly[10]_lut_out = GE1_flagged_rl_compr[10] & GE1_st_mach_init;
GE1_flagged_rl_compr_dly[10] = DFFE(GE1_flagged_rl_compr_dly[10]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L837 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~162
--operation mode is normal

GE1L837 = GE1_j_dly[3] # GE1_j_dly[4] # GE1_j_dly[0] # !GE1L584;

--GE1L7301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7868
--operation mode is normal

GE1L7301 = GE1_j_dly[3] # GE1_j_dly[4] # GE1_j_dly[0] # !GE1L584;


--GE1_ring_write_en_dly1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_en_dly1
--operation mode is normal

GE1_ring_write_en_dly1_lut_out = GE1_ring_write_en_dly & GE1_st_mach_init;
GE1_ring_write_en_dly1 = DFFE(GE1_ring_write_en_dly1_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_i[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i[1]
--operation mode is normal

GE1_i[1]_lut_out = GE1L562 & GE1_st_mach_init;
GE1_i[1] = DFFE(GE1_i[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_i[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i[2]
--operation mode is normal

GE1_i[2]_lut_out = GE1_st_mach_init & (GE1L952 # GE1L262 & GE1_i[2]);
GE1_i[2] = DFFE(GE1_i[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_i[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i[3]
--operation mode is normal

GE1_i[3]_lut_out = GE1_st_mach_init & (GE1L452 # GE1L552 & GE1_i[3]);
GE1_i[3] = DFFE(GE1_i[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_i[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i[4]
--operation mode is normal

GE1_i[4]_lut_out = GE1_st_mach_init & (GE1L352 # GE1L552 & GE1_i[4]);
GE1_i[4] = DFFE(GE1_i[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L054 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1134
--operation mode is normal

GE1L054 = GE1L247 & GE1_flagged_rl_compr_dly[9] & !GE1L347 # !GE1L247 & GE1_flagged_rl_compr_dly[10];


--GE1L583 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~176
--operation mode is normal

GE1L583 = GE1L893 & (GE1_j_dly[0] # GE1_j_dly[2] # !GE1L479);


--GE1L154 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1135
--operation mode is normal

GE1L154 = GE1_j_dly[0] & GE1_j_dly[1] & !GE1L763 & !GE1_j_dly[2];


--GE1L063 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~980
--operation mode is normal

GE1L063 = GE1_j_dly[1] & !GE1L763 & !GE1_j_dly[0] & !GE1_j_dly[2];


--GE1L254 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1136
--operation mode is normal

GE1L254 = GE1_flagged_rl_compr_dly[4] & (GE1L063 # GE1_flagged_rl_compr_dly[3] & GE1L154) # !GE1_flagged_rl_compr_dly[4] & GE1_flagged_rl_compr_dly[3] & GE1L154;


--GE1L354 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1137
--operation mode is normal

GE1L354 = GE1_flagged_rl_compr_dly[5] & GE1_j_dly[0] & GE1L479 & !GE1_j_dly[2];


--GE1L454 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1138
--operation mode is normal

GE1L454 = GE1L583 & (GE1L364 # GE1L254 # GE1L354);


--GE1L884 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1896~228
--operation mode is normal

GE1L884 = GE1_j_dly[1] & GE1_j_dly[2];


--GE1L554 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1139
--operation mode is normal

GE1L554 = GE1_flagged_rl_compr_dly[7] & GE1_j_dly[0] & GE1L884 & GE1L615;


--GE1L963 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1773~1024
--operation mode is normal

GE1L963 = GE1L579 & GE1L479 & (!GE1L379 # !GE1L884);


--GE1L654 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1140
--operation mode is normal

GE1L654 = GE1L554 # GE1_flagged_rl_compr_dly[6] & GE1L963 & GE1L447;


--GE1L754 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1141
--operation mode is normal

GE1L754 = GE1L654 # GE1_flagged_rl_compr_dly[8] & !GE1L447;


--GE1L854 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1142
--operation mode is normal

GE1L854 = GE1L054 # GE1L774 & (GE1L454 # GE1L754);


--GE1L715 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1916~30
--operation mode is normal

GE1L715 = !GE1_j_dly[3] & !GE1_j_dly[4] & !GE1_j_dly[2];


--GE1L784 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1896~215
--operation mode is normal

GE1L784 = GE1_j_dly[3] # GE1_j_dly[4] # GE1_j_dly[1] & GE1_j_dly[2];


--GE1L105 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~504
--operation mode is normal

GE1L105 = GE1L784 & GE1_flagged_rl_compr_dly[10] & !GE1L447 # !GE1L784 & GE1_ring_data[16];


--GE1L205 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~505
--operation mode is normal

GE1L205 = GE1_j_dly[3] # GE1_j_dly[4] # GE1_j_dly[0] & GE1L884;


--GE1L305 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~506
--operation mode is normal

GE1L305 = GE1_flagged_rl_compr_dly[9] & GE1_j_dly[0] & GE1L884 & GE1L615;


--GE1L405 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~507
--operation mode is normal

GE1L405 = GE1L805 # GE1L305 # GE1_flagged_rl_compr_dly[8] & GE1L963;


--GE1L505 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~508
--operation mode is normal

GE1L505 = GE1L105 # GE1L205 & (GE1L705 # GE1L405);


--GE1L684 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1894~221
--operation mode is normal

GE1L684 = GE1_j_dly[3] # GE1_j_dly[4] # GE1L584 & !GE1_j_dly[0];


--GE1L106 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~669
--operation mode is normal

GE1L106 = GE1L837 & GE1_ring_data[0] & !GE1L684 # !GE1L837 & GE1_flagged_rl_compr_dly[0];


--GE1L206 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~670
--operation mode is normal

GE1L206 = GE1_j_dly[3] # GE1_j_dly[4];


--GE1L306 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~671
--operation mode is normal

GE1L306 = GE1_j_dly[2] # GE1L763 # GE1_j_dly[0] & GE1_j_dly[1];

--GE1L906 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~679
--operation mode is normal

GE1L906 = GE1_j_dly[2] # GE1L763 # GE1_j_dly[0] & GE1_j_dly[1];


--GE1L779 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7798
--operation mode is normal

GE1L779 = GE1_j_dly[0] & !GE1_j_dly[2];


--GE1L947 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~173
--operation mode is normal

GE1L947 = GE1_j_dly[4] # !GE1L779 # !GE1_j_dly[1] # !GE1_j_dly[3];


--GE1L057 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~174
--operation mode is normal

GE1L057 = GE1_j_dly[0] # GE1_j_dly[1] # GE1L763 # !GE1_j_dly[2];


--GE1L243 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1079
--operation mode is normal

GE1L243 = GE1L947 & GE1_flagged_rl_compr_dly[6] & !GE1L057 # !GE1L947 & GE1_flagged_rl_compr_dly[7];


--GE1L683 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~177
--operation mode is normal

GE1L683 = GE1L763 # GE1_j_dly[2] & (GE1_j_dly[0] # GE1_j_dly[1]) # !GE1_j_dly[2] & (!GE1_j_dly[1] # !GE1_j_dly[0]);

--GE1L093 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~184
--operation mode is normal

GE1L093 = GE1L763 # GE1_j_dly[2] & (GE1_j_dly[0] # GE1_j_dly[1]) # !GE1_j_dly[2] & (!GE1_j_dly[1] # !GE1_j_dly[0]);


--GE1L157 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~175
--operation mode is normal

GE1L157 = GE1_j_dly[1] # GE1L763 # !GE1_j_dly[2] # !GE1_j_dly[0];


--GE1L257 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~176
--operation mode is normal

GE1L257 = GE1_j_dly[0] # GE1L763 # !GE1_j_dly[2] # !GE1_j_dly[1];


--GE1L343 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1080
--operation mode is normal

GE1L343 = GE1L157 & GE1_flagged_rl_compr_dly[4] & !GE1L257 # !GE1L157 & GE1_flagged_rl_compr_dly[5];


--GE1L534 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~938
--operation mode is normal

GE1L534 = GE1L763 # GE1_j_dly[0] $ !GE1_j_dly[1] # !GE1_j_dly[2];

--GE1L844 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~954
--operation mode is normal

GE1L844 = GE1L763 # GE1_j_dly[0] $ !GE1_j_dly[1] # !GE1_j_dly[2];


--GE1L879 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7799
--operation mode is normal

GE1L879 = GE1_j_dly[4] & !GE1_j_dly[3] & !GE1_j_dly[1] & !GE1_j_dly[2];


--GE1L634 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~939
--operation mode is normal

GE1L634 = GE1_j_dly[0] & (!GE1L679 # !GE1_j_dly[2]) # !GE1_j_dly[0] & !GE1L879;

--GE1L944 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~955
--operation mode is normal

GE1L944 = GE1_j_dly[0] & (!GE1L679 # !GE1_j_dly[2]) # !GE1_j_dly[0] & !GE1L879;


--GE1L443 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1081
--operation mode is normal

GE1L443 = GE1_j_dly[0] & (GE1L879 & GE1_flagged_rl_compr_dly[1] # !GE1L879 & GE1_ring_data[0]) # !GE1_j_dly[0] & GE1_ring_data[0];


--GE1L543 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1082
--operation mode is normal

GE1L543 = GE1L879 & !GE1_j_dly[0];


--GE1L643 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1083
--operation mode is normal

GE1L643 = GE1_flagged_rl_compr_dly[2] & (GE1L543 # GE1L634 & GE1L443) # !GE1_flagged_rl_compr_dly[2] & GE1L634 & GE1L443;


--GE1L743 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1084
--operation mode is normal

GE1L743 = GE1_flagged_rl_compr_dly[3] & GE1_j_dly[0] & GE1_j_dly[2] & GE1L679;


--GE1L843 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1085
--operation mode is normal

GE1L843 = GE1L343 # GE1L534 & (GE1L643 # GE1L743);


--GE1L406 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~672
--operation mode is normal

GE1L406 = GE1L306 & (GE1L243 # GE1L683 & GE1L843);


--GE1L506 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~673
--operation mode is normal

GE1L506 = GE1_flagged_rl_compr_dly[9] & GE1_j_dly[0] & GE1L479 & !GE1_j_dly[2];


--GE1L606 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~674
--operation mode is normal

GE1L606 = GE1_flagged_rl_compr_dly[10] & GE1L479 & !GE1_j_dly[0] & !GE1_j_dly[2];


--GE1L706 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~675
--operation mode is normal

GE1L706 = GE1L506 # GE1L606 # GE1_flagged_rl_compr_dly[8] & GE1L063;


--GE1L806 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1930~676
--operation mode is normal

GE1L806 = GE1L106 # GE1L206 & (GE1L406 # GE1L706);


--GE1L937 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~163
--operation mode is normal

GE1L937 = GE1_j_dly[3] # GE1_j_dly[4] # !GE1L584 # !GE1_j_dly[0];


--GE1L585 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~904
--operation mode is normal

GE1L585 = GE1L837 & GE1_flagged_rl_compr_dly[1] & !GE1L937 # !GE1L837 & GE1_flagged_rl_compr_dly[2];


--GE1L047 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~164
--operation mode is normal

GE1L047 = GE1_j_dly[3] # GE1_j_dly[4] # GE1_j_dly[0] # !GE1L279;


--GE1L647 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~170
--operation mode is normal

GE1L647 = GE1_j_dly[0] # GE1_j_dly[1] # GE1_j_dly[2] # GE1L763;


--GE1L747 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~171
--operation mode is normal

GE1L747 = GE1_j_dly[1] # GE1_j_dly[2] # GE1L763 # !GE1_j_dly[0];


--GE1L974 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1856~221
--operation mode is normal

GE1L974 = GE1_j_dly[1] & (GE1_j_dly[2] # !GE1_j_dly[0]) # !GE1_j_dly[1] & !GE1_j_dly[2] # !GE1L615;


--GE1L084 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1856~222
--operation mode is normal

GE1L084 = GE1L647 & GE1L747 & GE1L893 & GE1L974;


--GE1L685 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~905
--operation mode is normal

GE1L685 = GE1L047 & GE1L084 & (!GE1L679 # !GE1L579);


--GE1L033 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1712~1073
--operation mode is normal

GE1L033 = GE1L947 & GE1_flagged_rl_compr_dly[8] & !GE1L057 # !GE1L947 & GE1_flagged_rl_compr_dly[9];


--GE1L133 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1712~1074
--operation mode is normal

GE1L133 = GE1L157 & GE1_flagged_rl_compr_dly[6] & !GE1L257 # !GE1L157 & GE1_flagged_rl_compr_dly[7];


--GE1L233 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1712~1075
--operation mode is normal

GE1L233 = GE1_j_dly[0] & (GE1L879 & GE1_flagged_rl_compr_dly[3] # !GE1L879 & GE1_ring_data[2]) # !GE1_j_dly[0] & GE1_ring_data[2];


--GE1L333 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1712~1076
--operation mode is normal

GE1L333 = GE1_flagged_rl_compr_dly[4] & (GE1L543 # GE1L634 & GE1L233) # !GE1_flagged_rl_compr_dly[4] & GE1L634 & GE1L233;


--GE1L433 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1712~1077
--operation mode is normal

GE1L433 = GE1_flagged_rl_compr_dly[5] & GE1_j_dly[0] & GE1_j_dly[2] & GE1L679;


--GE1L533 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1712~1078
--operation mode is normal

GE1L533 = GE1L133 # GE1L534 & (GE1L333 # GE1L433);


--GE1L785 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~906
--operation mode is normal

GE1L785 = GE1L685 & (GE1L033 # GE1L683 & GE1L533);


--GE1L885 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~907
--operation mode is normal

GE1L885 = GE1_flagged_rl_compr_dly[10] & GE1L679 & !GE1_j_dly[0] & !GE1_j_dly[2];


--GE1L985 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~908
--operation mode is normal

GE1L985 = GE1L047 & (GE1L084 & GE1L885 # !GE1L084 & GE1_ring_data[2]);


--GE1L095 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~909
--operation mode is normal

GE1L095 = GE1L985 # GE1_flagged_rl_compr_dly[0] & !GE1L047;


--GE1L195 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1928~910
--operation mode is normal

GE1L195 = GE1L585 # GE1L294 & (GE1L785 # GE1L095);


--GE1L845 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1922~899
--operation mode is normal

GE1L845 = GE1L837 & GE1_flagged_rl_compr_dly[7] & !GE1L937 # !GE1L837 & GE1_flagged_rl_compr_dly[8];


--GE1L384 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1875~235
--operation mode is normal

GE1L384 = GE1_j_dly[2] & (GE1_j_dly[0] # GE1_j_dly[1]) # !GE1_j_dly[2] & !GE1_j_dly[1] # !GE1L615;

--GE1L484 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1875~237
--operation mode is normal

GE1L484 = GE1_j_dly[2] & (GE1_j_dly[0] # GE1_j_dly[1]) # !GE1_j_dly[2] & !GE1_j_dly[1] # !GE1L615;


--GE1L004 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~923
--operation mode is normal

GE1L004 = !GE1_j_dly[0] & !GE1_j_dly[1] # !GE1L615 # !GE1_j_dly[2];

--GE1L014 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~944
--operation mode is normal

GE1L014 = !GE1_j_dly[0] & !GE1_j_dly[1] # !GE1L615 # !GE1_j_dly[2];


--GE1L104 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~924
--operation mode is normal

GE1L104 = GE1_flagged_rl_compr_dly[0] & GE1L479 & !GE1_j_dly[0] & !GE1_j_dly[2];


--GE1L204 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~925
--operation mode is normal

GE1L204 = GE1L004 & (GE1L704 # GE1L804 # GE1L104);


--GE1L304 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~926
--operation mode is normal

GE1L304 = GE1_j_dly[0] & GE1_j_dly[1] & GE1_j_dly[2] & GE1L615;


--GE1L193 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1005
--operation mode is normal

GE1L193 = GE1_j_dly[1] & GE1_j_dly[2] & GE1L615 & !GE1_j_dly[0];


--GE1L404 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~927
--operation mode is normal

GE1L404 = GE1_flagged_rl_compr_dly[2] & (GE1L193 # GE1_flagged_rl_compr_dly[1] & GE1L304) # !GE1_flagged_rl_compr_dly[2] & GE1_flagged_rl_compr_dly[1] & GE1L304;


--GE1L504 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~928
--operation mode is normal

GE1L504 = GE1_flagged_rl_compr_dly[3] & GE1_j_dly[0] & GE1L615 & GE1L0301;


--GE1L945 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1922~900
--operation mode is normal

GE1L945 = GE1L384 & (GE1L204 # GE1L404 # GE1L504);


--GE1L055 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1922~901
--operation mode is normal

GE1L055 = GE1_flagged_rl_compr_dly[5] & GE1_j_dly[0] & GE1L615 & GE1L279;


--GE1L155 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1922~902
--operation mode is normal

GE1L155 = GE1_flagged_rl_compr_dly[6] & GE1L615 & GE1L279 & !GE1_j_dly[0];


--GE1L075 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~738
--operation mode is normal

GE1L075 = GE1_j_dly[2] & GE1L615 & !GE1_j_dly[0] & !GE1_j_dly[1];


--GE1L255 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1922~903
--operation mode is normal

GE1L255 = GE1L055 # GE1L155 # GE1_flagged_rl_compr_dly[4] & GE1L075;


--GE1L355 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1922~904
--operation mode is normal

GE1L355 = GE1L845 # GE1L294 & (GE1L945 # GE1L255);


--GE1L175 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~739
--operation mode is normal

GE1L175 = GE1_flagged_rl_compr_dly[3] & GE1L837 & GE1_ring_init & !GE1L937;


--GE1L275 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~740
--operation mode is normal

GE1L275 = GE1L615 & GE1L584 & GE1_ring_init & !GE1_j_dly[0];


--GE1L955 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1924~713
--operation mode is normal

GE1L955 = GE1_flagged_rl_compr_dly[3] & GE1_j_dly[0] & GE1L615 & GE1L279;


--GE1L065 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1924~714
--operation mode is normal

GE1L065 = GE1_flagged_rl_compr_dly[4] & GE1L615 & GE1L279 & !GE1_j_dly[0];


--GE1L165 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1924~715
--operation mode is normal

GE1L165 = GE1L955 # GE1L065 # GE1_flagged_rl_compr_dly[2] & GE1L075;


--GE1L814 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~969
--operation mode is normal

GE1L814 = GE1L347 & GE1_flagged_rl_compr_dly[0] & !GE1L447 # !GE1L347 & GE1_flagged_rl_compr_dly[1];


--GE1L914 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~970
--operation mode is normal

GE1L914 = GE1_j_dly[0] $ !GE1_j_dly[1] # !GE1L615 # !GE1_j_dly[2];

--GE1L724 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~985
--operation mode is normal

GE1L724 = GE1_j_dly[0] $ !GE1_j_dly[1] # !GE1L615 # !GE1_j_dly[2];


--GE1L024 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~971
--operation mode is normal

GE1L024 = GE1_flagged_rl_compr_dly[9] & GE1_j_dly[0] & GE1_j_dly[2] & GE1L679;


--GE1L124 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~972
--operation mode is normal

GE1L124 = GE1L257 & GE1L673 & (GE1L024 # GE1L524);


--GE1L224 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~973
--operation mode is normal

GE1L224 = !GE1L879 & (!GE1L679 # !GE1_j_dly[2]);


--GE1L324 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~974
--operation mode is normal

GE1L324 = GE1L624 # GE1_ring_data[6] & (GE1L224 # !GE1L673);


--GE1L424 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~975
--operation mode is normal

GE1L424 = GE1L814 # GE1L914 & (GE1L124 # GE1L324);


--GE1L265 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1924~716
--operation mode is normal

GE1L265 = GE1L965 & (GE1L165 # GE1L384 & GE1L424);


--GE1L365 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1924~717
--operation mode is normal

GE1L365 = GE1_flagged_rl_compr_dly[5] & GE1L837 & GE1_ring_init & !GE1L937;


--GE1L725 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1918~824
--operation mode is normal

GE1L725 = GE1L294 & GE1_flagged_rl_compr_dly[10] & !GE1L047 # !GE1L294 & GE1_ring_data[12];


--HE2L732 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~152
--operation mode is normal

HE2L732 = HE2_ram_data_hdr[0] & (!HE2L843 # !HE2L623);


--HE2_header_compr[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[8]
--operation mode is normal

HE2_header_compr[8]_lut_out = XD2_header_1.chargestamp[8] & (XD2_header_0.chargestamp[8] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[8] & XD2_header_0.chargestamp[8] & !XD2_rd_ptr[0];
HE2_header_compr[8] = DFFE(HE2_header_compr[8]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L943 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10832
--operation mode is normal

HE2L943 = HE2L014 & HE2_ram_address_header[0] & HE2_ram_address_header[2] & !HE2_ram_address_header[1];


--HE2L053 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10833
--operation mode is normal

HE2L053 = HE2_header_compr[8] & HE2L943 & HE2_ram_address_header[3] & HE2L91Q;


--HE2_header_compr[16] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[16]
--operation mode is normal

HE2_header_compr[16]_lut_out = XD2_header_1.chargestamp[16] & (XD2_header_0.chargestamp[16] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[16] & XD2_header_0.chargestamp[16] & !XD2_rd_ptr[0];
HE2_header_compr[16] = DFFE(HE2_header_compr[16]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L153 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10834
--operation mode is normal

HE2L153 = HE2_ram_address_header[2] & !HE2_ram_address_header[1];


--HE2L912 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~3
--operation mode is normal

HE2L912 = HE2_ram_address_header[0] # !HE2_ram_address_header[3] # !HE2L153 # !HE2L014;


--HE2L253 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10835
--operation mode is normal

HE2L253 = HE2L91Q & !HE2L912 & (!HE2_ram_address_header[3] # !HE2L943);


--HE2L353 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10836
--operation mode is normal

HE2L353 = HE2L732 # HE2L053 # HE2_header_compr[16] & HE2L253;


--HE2L453 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10837
--operation mode is normal

HE2L453 = HE2L912 & HE2L91Q & (!HE2_ram_address_header[3] # !HE2L943);


--HE2L553 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10838
--operation mode is normal

HE2L553 = HE2L014 & HE2_ram_address_header[3] & !HE2_ram_address_header[0] & !HE2_ram_address_header[2];


--HE2L653 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10839
--operation mode is normal

HE2L653 = HE2L014 & HE2_ram_address_header[0] & !HE2_ram_address_header[2];


--HE2L753 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10840
--operation mode is normal

HE2L753 = HE2L553 & !HE2_ram_address_header[1] & (!HE2_ram_address_header[3] # !HE2L653) # !HE2L553 & (!HE2_ram_address_header[3] # !HE2L653);

--HE2L614 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10914
--operation mode is normal

HE2L614 = HE2L553 & !HE2_ram_address_header[1] & (!HE2_ram_address_header[3] # !HE2L653) # !HE2L553 & (!HE2_ram_address_header[3] # !HE2L653);


--HE2_header_compr[64] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[64]
--operation mode is normal

HE2_header_compr[64]_lut_out = HE2_hit_size_in_header[0];
HE2_header_compr[64] = DFFE(HE2_header_compr[64]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L853 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10841
--operation mode is normal

HE2L853 = HE2L933 & HE2L043 & !HE2_ram_address_header[0] & !HE2_ram_address_header[8];


--HE2L322 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~7
--operation mode is normal

HE2L322 = HE2_ram_address_header[1] # HE2_ram_address_header[2] # !HE2_ram_address_header[3] # !HE2L853;


--HE2L953 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10842
--operation mode is normal

HE2L953 = HE2_ram_address_header[1] & !HE2_ram_address_header[3];


--HE2L422 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~8
--operation mode is normal

HE2L422 = !HE2_ram_address_header[2] # !HE2_ram_address_header[0] # !HE2L953 # !HE2L014;


--HE2L522 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~9
--operation mode is normal

HE2L522 = HE2_ram_address_header[3] # !HE2_ram_address_header[2] # !HE2_ram_address_header[1] # !HE2L853;


--HE2L102 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~637
--operation mode is normal

HE2L102 = HE2_header_compr[64] & HE2L322 & HE2L422 & !HE2L522;


--HE2_header_compr[48] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[48]
--operation mode is normal

HE2_header_compr[48]_lut_out = XD2_header_1.timestamp[16] & (XD2_header_0.timestamp[16] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[16] & XD2_header_0.timestamp[16] & !XD2_rd_ptr[0];
HE2_header_compr[48] = DFFE(HE2_header_compr[48]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[56] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[56]
--operation mode is normal

HE2_header_compr[56]_lut_out = XD2_header_1.timestamp[24] & (XD2_header_0.timestamp[24] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[24] & XD2_header_0.timestamp[24] & !XD2_rd_ptr[0];
HE2_header_compr[56] = DFFE(HE2_header_compr[56]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L202 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~638
--operation mode is normal

HE2L202 = HE2L322 & HE2_header_compr[56] & !HE2L422 # !HE2L322 & HE2_header_compr[48];


--HE2_header_compr[72] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[72]
--operation mode is normal

HE2_header_compr[72]_lut_out = HE2_hit_size_in_header[8];
HE2_header_compr[72] = DFFE(HE2_header_compr[72]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L622 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10
--operation mode is normal

HE2L622 = HE2_ram_address_header[1] # HE2_ram_address_header[3] # !HE2_ram_address_header[2] # !HE2L143;


--HE2L302 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~639
--operation mode is normal

HE2L302 = HE2L322 & HE2L522 & HE2L422 & !HE2L622;


--HE2L402 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~640
--operation mode is normal

HE2L402 = HE2L102 # HE2L202 # HE2_header_compr[72] & HE2L302;


--HE2_header_compr[88] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[88]
--operation mode is normal

HE2_header_compr[88]_lut_out = XD2_header_1.trigger_word[6] & (XD2_header_0.trigger_word[6] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[6] & XD2_header_0.trigger_word[6] & !XD2_rd_ptr[0];
HE2_header_compr[88] = DFFE(HE2_header_compr[88]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L822 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~12
--operation mode is normal

HE2L822 = HE2_ram_address_header[2] # !HE2_ram_address_header[0] # !HE2L953 # !HE2L014;


--HE2_header_compr[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[0]
--operation mode is normal

HE2_header_compr[0]_lut_out = XD2_header_1.chargestamp[0] & (XD2_header_0.chargestamp[0] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[0] & XD2_header_0.chargestamp[0] & !XD2_rd_ptr[0];
HE2_header_compr[0] = DFFE(HE2_header_compr[0]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[96] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[96]
--operation mode is normal

HE2_header_compr[96]_lut_out = XD2_header_1.timestamp[32] & (XD2_header_0.timestamp[32] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[32] & XD2_header_0.timestamp[32] & !XD2_rd_ptr[0];
HE2_header_compr[96] = DFFE(HE2_header_compr[96]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L922 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~13
--operation mode is normal

HE2L922 = HE2_ram_address_header[3] # HE2_ram_address_header[2] # !HE2_ram_address_header[1] # !HE2L853;


--HE2L502 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~641
--operation mode is normal

HE2L502 = HE2_header_compr[0] & (HE2L012 # HE2_header_compr[96] & !HE2L922) # !HE2_header_compr[0] & HE2_header_compr[96] & !HE2L922;


--HE2_header_compr[104] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[104]
--operation mode is normal

HE2_header_compr[104]_lut_out = XD2_header_1.timestamp[40] & (XD2_header_0.timestamp[40] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[40] & XD2_header_0.timestamp[40] & !XD2_rd_ptr[0];
HE2_header_compr[104] = DFFE(HE2_header_compr[104]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L032 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~14
--operation mode is normal

HE2L032 = HE2_ram_address_header[1] # HE2_ram_address_header[3] # HE2_ram_address_header[2] # !HE2L143;

--HE2L514 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10913
--operation mode is normal

HE2L514 = HE2_ram_address_header[1] # HE2_ram_address_header[3] # HE2_ram_address_header[2] # !HE2L143;


--HE2L602 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~642
--operation mode is normal

HE2L602 = HE2_header_compr[104] & HE2L922 & !HE2L032;


--HE2L702 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~643
--operation mode is normal

HE2L702 = HE2L822 & (HE2L502 # HE2L602) # !HE2L822 & HE2_header_compr[88];


--HE2L063 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10843
--operation mode is normal

HE2L063 = HE2L753 & (HE2L402 # HE2L902 & HE2L702);


--HE2_header_compr[32] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[32]
--operation mode is normal

HE2_header_compr[32]_lut_out = XD2_header_1.timestamp[0] & (XD2_header_0.timestamp[0] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[0] & XD2_header_0.timestamp[0] & !XD2_rd_ptr[0];
HE2_header_compr[32] = DFFE(HE2_header_compr[32]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L022 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~4
--operation mode is normal

HE2L022 = HE2_ram_address_header[2] # !HE2_ram_address_header[0] # !HE2L243 # !HE2L014;


--HE2L163 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10844
--operation mode is normal

HE2L163 = HE2_header_compr[32] & HE2L553 & HE2L022 & HE2_ram_address_header[1];


--HE2_header_compr[24] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[24]
--operation mode is normal

HE2_header_compr[24]_lut_out = XD2_header_1.chargestamp[24] & (XD2_header_0.chargestamp[24] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[24] & XD2_header_0.chargestamp[24] & !XD2_rd_ptr[0];
HE2_header_compr[24] = DFFE(HE2_header_compr[24]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L263 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10845
--operation mode is normal

HE2L263 = HE2_header_compr[24] & HE2L143 & HE2L243 & !HE2_ram_address_header[2];


--HE2_header_compr[40] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[40]
--operation mode is normal

HE2_header_compr[40]_lut_out = XD2_header_1.timestamp[8] & (XD2_header_0.timestamp[8] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[8] & XD2_header_0.timestamp[8] & !XD2_rd_ptr[0];
HE2_header_compr[40] = DFFE(HE2_header_compr[40]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L363 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10846
--operation mode is normal

HE2L363 = HE2L653 & HE2_ram_address_header[3] & !HE2_ram_address_header[1];


--HE2L463 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10847
--operation mode is normal

HE2L463 = HE2L163 # HE2L263 # HE2_header_compr[40] & HE2L363;


--GE2L379 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7803
--operation mode is normal

GE2L379 = !GE2L4311Q & !GE2L3311Q;


--GE2_flagged_rl_compr_dly[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[8]
--operation mode is normal

GE2_flagged_rl_compr_dly[8]_lut_out = GE2_flagged_rl_compr[8] & GE2_st_mach_init;
GE2_flagged_rl_compr_dly[8] = DFFE(GE2_flagged_rl_compr_dly[8]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_j_dly[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[0]
--operation mode is normal

GE2_j_dly[0]_lut_out = GE2_j[0] & GE2_st_mach_init;
GE2_j_dly[0] = DFFE(GE2_j_dly[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_j_dly[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[1]
--operation mode is normal

GE2_j_dly[1]_lut_out = GE2_j[1] & GE2_st_mach_init;
GE2_j_dly[1] = DFFE(GE2_j_dly[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_j_dly[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[3]
--operation mode is normal

GE2_j_dly[3]_lut_out = GE2_j[3] & GE2_st_mach_init;
GE2_j_dly[3] = DFFE(GE2_j_dly[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_j_dly[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[4]
--operation mode is normal

GE2_j_dly[4]_lut_out = GE2_j[4] & GE2_st_mach_init;
GE2_j_dly[4] = DFFE(GE2_j_dly[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L025 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1916~29
--operation mode is normal

GE2L025 = !GE2_j_dly[3] & !GE2_j_dly[4];


--GE2_j_dly[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j_dly[2]
--operation mode is normal

GE2_j_dly[2]_lut_out = GE2_j[2] & GE2_st_mach_init;
GE2_j_dly[2] = DFFE(GE2_j_dly[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L145 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~731
--operation mode is normal

GE2L145 = GE2_j_dly[0] & GE2_j_dly[1] & GE2L025 & !GE2_j_dly[2];


--GE2_flagged_rl_compr_dly[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[7]
--operation mode is normal

GE2_flagged_rl_compr_dly[7]_lut_out = GE2_flagged_rl_compr[7] & GE2_st_mach_init;
GE2_flagged_rl_compr_dly[7] = DFFE(GE2_flagged_rl_compr_dly[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L984 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1894~220
--operation mode is normal

GE2L984 = !GE2_j_dly[1] & !GE2_j_dly[2];


--GE2L245 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~732
--operation mode is normal

GE2L245 = GE2_flagged_rl_compr_dly[7] & (!GE2L984 # !GE2L025 # !GE2_j_dly[0]);


--GE2L345 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~733
--operation mode is normal

GE2L345 = GE2_j_dly[1] & GE2L025 & !GE2_j_dly[0] & !GE2_j_dly[2];


--GE2L445 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~734
--operation mode is normal

GE2L445 = GE2_flagged_rl_compr_dly[8] & (GE2L345 # GE2L145 & GE2L245) # !GE2_flagged_rl_compr_dly[8] & GE2L145 & GE2L245;


--GE2_flagged_rl_compr_dly[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[9]
--operation mode is normal

GE2_flagged_rl_compr_dly[9]_lut_out = GE2_flagged_rl_compr[9] & GE2_st_mach_init;
GE2_flagged_rl_compr_dly[9] = DFFE(GE2_flagged_rl_compr_dly[9]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L479 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7805
--operation mode is normal

GE2L479 = GE2_j_dly[0] & !GE2_j_dly[3] & !GE2_j_dly[4];


--GE2L545 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~735
--operation mode is normal

GE2L545 = GE2L445 # GE2_flagged_rl_compr_dly[9] & GE2L479 & GE2L984;


--GE2L645 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~736
--operation mode is normal

GE2L645 = GE2_j_dly[2] # !GE2_j_dly[0] & !GE2_j_dly[1] # !GE2L025;


--GE2_flagged_rl_compr_dly[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[4]
--operation mode is normal

GE2_flagged_rl_compr_dly[4]_lut_out = GE2_flagged_rl_compr[4] & GE2_st_mach_init;
GE2_flagged_rl_compr_dly[4] = DFFE(GE2_flagged_rl_compr_dly[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_flagged_rl_compr_dly[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[3]
--operation mode is normal

GE2_flagged_rl_compr_dly[3]_lut_out = GE2_flagged_rl_compr[3] & GE2_st_mach_init;
GE2_flagged_rl_compr_dly[3] = DFFE(GE2_flagged_rl_compr_dly[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L747 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~168
--operation mode is normal

GE2L747 = GE2_j_dly[0] # !GE2L025 # !GE2_j_dly[2] # !GE2_j_dly[1];


--GE2L847 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~169
--operation mode is normal

GE2L847 = !GE2L025 # !GE2_j_dly[2] # !GE2_j_dly[1] # !GE2_j_dly[0];

--GE2L7301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7878
--operation mode is normal

GE2L7301 = !GE2L025 # !GE2_j_dly[2] # !GE2_j_dly[1] # !GE2_j_dly[0];


--GE2L764 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1037
--operation mode is normal

GE2L764 = GE2L747 & GE2_flagged_rl_compr_dly[3] & !GE2L847 # !GE2L747 & GE2_flagged_rl_compr_dly[4];


--GE2_flagged_rl_compr_dly[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[1]
--operation mode is normal

GE2_flagged_rl_compr_dly[1]_lut_out = GE2_flagged_rl_compr[1] & GE2_st_mach_init;
GE2_flagged_rl_compr_dly[1] = DFFE(GE2_flagged_rl_compr_dly[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L579 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7806
--operation mode is normal

GE2L579 = GE2_j_dly[3] & !GE2_j_dly[4] & !GE2_j_dly[1];


--GE2L864 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1038
--operation mode is normal

GE2L864 = GE2_flagged_rl_compr_dly[1] & GE2_j_dly[0] & GE2L579 & !GE2_j_dly[2];


--GE2_flagged_rl_compr_dly[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[2]
--operation mode is normal

GE2_flagged_rl_compr_dly[2]_lut_out = GE2_flagged_rl_compr[2] & GE2_st_mach_init;
GE2_flagged_rl_compr_dly[2] = DFFE(GE2_flagged_rl_compr_dly[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L964 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1039
--operation mode is normal

GE2L964 = GE2_flagged_rl_compr_dly[2] & GE2L579 & !GE2_j_dly[0] & !GE2_j_dly[2];


--GE2L863 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1742~87
--operation mode is normal

GE2L863 = GE2_j_dly[4] # !GE2_j_dly[3];


--GE2_flagged_rl_compr_dly[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[0]
--operation mode is normal

GE2_flagged_rl_compr_dly[0]_lut_out = GE2_flagged_rl_compr[0] & GE2_st_mach_init;
GE2_flagged_rl_compr_dly[0] = DFFE(GE2_flagged_rl_compr_dly[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L679 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7807
--operation mode is normal

GE2L679 = !GE2_j_dly[0] & !GE2_j_dly[2];


--GE2L779 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7808
--operation mode is normal

GE2L779 = GE2_j_dly[3] & GE2_j_dly[1] & !GE2_j_dly[4];


--GE2L074 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1040
--operation mode is normal

GE2L074 = GE2L679 & (GE2L779 & GE2_flagged_rl_compr_dly[0] # !GE2L779 & GE2_ring_data[10]) # !GE2L679 & GE2_ring_data[10];


--GE2L174 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1041
--operation mode is normal

GE2L174 = GE2L864 # GE2L964 # GE2L405 & GE2L074;


--GE2L274 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1042
--operation mode is normal

GE2L274 = GE2L184 & (GE2L764 # GE2L104 & GE2L174);


--GE2_flagged_rl_compr_dly[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[6]
--operation mode is normal

GE2_flagged_rl_compr_dly[6]_lut_out = GE2_flagged_rl_compr[6] & GE2_st_mach_init;
GE2_flagged_rl_compr_dly[6] = DFFE(GE2_flagged_rl_compr_dly[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_flagged_rl_compr_dly[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[5]
--operation mode is normal

GE2_flagged_rl_compr_dly[5]_lut_out = GE2_flagged_rl_compr[5] & GE2_st_mach_init;
GE2_flagged_rl_compr_dly[5] = DFFE(GE2_flagged_rl_compr_dly[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L547 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~166
--operation mode is normal

GE2L547 = GE2_j_dly[0] # GE2_j_dly[1] # !GE2L025 # !GE2_j_dly[2];


--GE2L647 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~167
--operation mode is normal

GE2L647 = GE2_j_dly[1] # !GE2L025 # !GE2_j_dly[2] # !GE2_j_dly[0];


--GE2L374 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1830~1043
--operation mode is normal

GE2L374 = GE2L547 & GE2_flagged_rl_compr_dly[5] & !GE2L647 # !GE2L547 & GE2_flagged_rl_compr_dly[6];


--GE2L745 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1920~737
--operation mode is normal

GE2L745 = GE2L545 # GE2L645 & (GE2L274 # GE2L374);


--GE2_flagged_rl_compr_dly[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr_dly[10]
--operation mode is normal

GE2_flagged_rl_compr_dly[10]_lut_out = GE2_flagged_rl_compr[10] & GE2_st_mach_init;
GE2_flagged_rl_compr_dly[10] = DFFE(GE2_flagged_rl_compr_dly[10]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L147 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~162
--operation mode is normal

GE2L147 = GE2_j_dly[3] # GE2_j_dly[4] # GE2_j_dly[0] # !GE2L984;

--GE2L9301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7880
--operation mode is normal

GE2L9301 = GE2_j_dly[3] # GE2_j_dly[4] # GE2_j_dly[0] # !GE2L984;


--GE2_ring_write_en_dly1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_en_dly1
--operation mode is normal

GE2_ring_write_en_dly1_lut_out = GE2_ring_write_en_dly & GE2_st_mach_init;
GE2_ring_write_en_dly1 = DFFE(GE2_ring_write_en_dly1_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_i[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i[1]
--operation mode is normal

GE2_i[1]_lut_out = GE2L462 & GE2_st_mach_init;
GE2_i[1] = DFFE(GE2_i[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_i[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i[2]
--operation mode is normal

GE2_i[2]_lut_out = GE2_st_mach_init & (GE2L852 # GE2L162 & GE2_i[2]);
GE2_i[2] = DFFE(GE2_i[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_i[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i[3]
--operation mode is normal

GE2_i[3]_lut_out = GE2_st_mach_init & (GE2L352 # GE2L452 & GE2_i[3]);
GE2_i[3] = DFFE(GE2_i[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_i[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i[4]
--operation mode is normal

GE2_i[4]_lut_out = GE2_st_mach_init & (GE2L252 # GE2L452 & GE2_i[4]);
GE2_i[4] = DFFE(GE2_i[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L354 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1138
--operation mode is normal

GE2L354 = GE2L547 & GE2_flagged_rl_compr_dly[9] & !GE2L647 # !GE2L547 & GE2_flagged_rl_compr_dly[10];


--GE2L883 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~176
--operation mode is normal

GE2L883 = GE2L104 & (GE2_j_dly[0] # GE2_j_dly[2] # !GE2L579);


--GE2L454 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1139
--operation mode is normal

GE2L454 = GE2_j_dly[0] & GE2_j_dly[1] & !GE2L863 & !GE2_j_dly[2];


--GE2L163 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~979
--operation mode is normal

GE2L163 = GE2_j_dly[1] & !GE2L863 & !GE2_j_dly[0] & !GE2_j_dly[2];


--GE2L554 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1140
--operation mode is normal

GE2L554 = GE2_flagged_rl_compr_dly[4] & (GE2L163 # GE2_flagged_rl_compr_dly[3] & GE2L454) # !GE2_flagged_rl_compr_dly[4] & GE2_flagged_rl_compr_dly[3] & GE2L454;


--GE2L654 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1141
--operation mode is normal

GE2L654 = GE2_flagged_rl_compr_dly[5] & GE2_j_dly[0] & GE2L579 & !GE2_j_dly[2];


--GE2L754 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1142
--operation mode is normal

GE2L754 = GE2L883 & (GE2L664 # GE2L554 # GE2L654);


--GE2L294 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1896~228
--operation mode is normal

GE2L294 = GE2_j_dly[1] & GE2_j_dly[2];


--GE2L854 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1143
--operation mode is normal

GE2L854 = GE2_flagged_rl_compr_dly[7] & GE2_j_dly[0] & GE2L294 & GE2L025;


--GE2L073 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1773~1024
--operation mode is normal

GE2L073 = GE2L679 & GE2L579 & (!GE2L479 # !GE2L294);


--GE2L954 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1144
--operation mode is normal

GE2L954 = GE2L854 # GE2_flagged_rl_compr_dly[6] & GE2L073 & GE2L747;


--GE2L064 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1145
--operation mode is normal

GE2L064 = GE2L954 # GE2_flagged_rl_compr_dly[8] & !GE2L747;


--GE2L164 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1146
--operation mode is normal

GE2L164 = GE2L354 # GE2L184 & (GE2L754 # GE2L064);


--GE2L125 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1916~30
--operation mode is normal

GE2L125 = !GE2_j_dly[3] & !GE2_j_dly[4] & !GE2_j_dly[2];


--GE2L194 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1896~215
--operation mode is normal

GE2L194 = GE2_j_dly[3] # GE2_j_dly[4] # GE2_j_dly[1] & GE2_j_dly[2];


--GE2L505 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~504
--operation mode is normal

GE2L505 = GE2L194 & GE2_flagged_rl_compr_dly[10] & !GE2L747 # !GE2L194 & GE2_ring_data[16];


--GE2L605 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~505
--operation mode is normal

GE2L605 = GE2_j_dly[3] # GE2_j_dly[4] # GE2_j_dly[0] & GE2L294;


--GE2L705 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~506
--operation mode is normal

GE2L705 = GE2_flagged_rl_compr_dly[9] & GE2_j_dly[0] & GE2L294 & GE2L025;


--GE2L805 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~507
--operation mode is normal

GE2L805 = GE2L215 # GE2L705 # GE2_flagged_rl_compr_dly[8] & GE2L073;


--GE2L905 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~508
--operation mode is normal

GE2L905 = GE2L505 # GE2L605 & (GE2L115 # GE2L805);


--GE2L094 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1894~221
--operation mode is normal

GE2L094 = GE2_j_dly[3] # GE2_j_dly[4] # GE2L984 & !GE2_j_dly[0];


--GE2L406 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~669
--operation mode is normal

GE2L406 = GE2L147 & GE2_ring_data[0] & !GE2L094 # !GE2L147 & GE2_flagged_rl_compr_dly[0];


--GE2L506 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~670
--operation mode is normal

GE2L506 = GE2_j_dly[3] # GE2_j_dly[4];


--GE2L606 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~671
--operation mode is normal

GE2L606 = GE2_j_dly[2] # GE2L863 # GE2_j_dly[0] & GE2_j_dly[1];

--GE2L216 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~679
--operation mode is normal

GE2L216 = GE2_j_dly[2] # GE2L863 # GE2_j_dly[0] & GE2_j_dly[1];


--GE2L879 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7809
--operation mode is normal

GE2L879 = GE2_j_dly[0] & !GE2_j_dly[2];


--GE2L157 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~173
--operation mode is normal

GE2L157 = GE2_j_dly[4] # !GE2L879 # !GE2_j_dly[1] # !GE2_j_dly[3];


--GE2L979 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7810
--operation mode is normal

GE2L979 = GE2_j_dly[2] & !GE2_j_dly[0];


--GE2L257 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~174
--operation mode is normal

GE2L257 = GE2_j_dly[4] # GE2_j_dly[1] # !GE2L979 # !GE2_j_dly[3];


--GE2L143 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1079
--operation mode is normal

GE2L143 = GE2L157 & GE2_flagged_rl_compr_dly[6] & !GE2L257 # !GE2L157 & GE2_flagged_rl_compr_dly[7];


--GE2L983 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~177
--operation mode is normal

GE2L983 = GE2L863 # GE2_j_dly[2] & (GE2_j_dly[0] # GE2_j_dly[1]) # !GE2_j_dly[2] & (!GE2_j_dly[1] # !GE2_j_dly[0]);

--GE2L393 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~184
--operation mode is normal

GE2L393 = GE2L863 # GE2_j_dly[2] & (GE2_j_dly[0] # GE2_j_dly[1]) # !GE2_j_dly[2] & (!GE2_j_dly[1] # !GE2_j_dly[0]);


--GE2L357 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~175
--operation mode is normal

GE2L357 = GE2_j_dly[1] # GE2L863 # !GE2_j_dly[2] # !GE2_j_dly[0];


--GE2L457 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~176
--operation mode is normal

GE2L457 = GE2_j_dly[4] # !GE2L979 # !GE2_j_dly[1] # !GE2_j_dly[3];


--GE2L243 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1080
--operation mode is normal

GE2L243 = GE2L357 & GE2_flagged_rl_compr_dly[4] & !GE2L457 # !GE2L357 & GE2_flagged_rl_compr_dly[5];


--GE2L834 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~938
--operation mode is normal

GE2L834 = GE2L863 # GE2_j_dly[0] $ !GE2_j_dly[1] # !GE2_j_dly[2];

--GE2L154 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~954
--operation mode is normal

GE2L154 = GE2L863 # GE2_j_dly[0] $ !GE2_j_dly[1] # !GE2_j_dly[2];


--GE2L089 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7811
--operation mode is normal

GE2L089 = GE2_j_dly[4] & !GE2_j_dly[3] & !GE2_j_dly[1] & !GE2_j_dly[2];


--GE2L934 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~939
--operation mode is normal

GE2L934 = GE2_j_dly[0] & (!GE2L779 # !GE2_j_dly[2]) # !GE2_j_dly[0] & !GE2L089;

--GE2L254 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~955
--operation mode is normal

GE2L254 = GE2_j_dly[0] & (!GE2L779 # !GE2_j_dly[2]) # !GE2_j_dly[0] & !GE2L089;


--GE2L343 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1081
--operation mode is normal

GE2L343 = GE2_j_dly[0] & (GE2L089 & GE2_flagged_rl_compr_dly[1] # !GE2L089 & GE2_ring_data[0]) # !GE2_j_dly[0] & GE2_ring_data[0];


--GE2L443 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1082
--operation mode is normal

GE2L443 = GE2L089 & !GE2_j_dly[0];


--GE2L543 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1083
--operation mode is normal

GE2L543 = GE2_flagged_rl_compr_dly[2] & (GE2L443 # GE2L934 & GE2L343) # !GE2_flagged_rl_compr_dly[2] & GE2L934 & GE2L343;


--GE2L643 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1084
--operation mode is normal

GE2L643 = GE2_flagged_rl_compr_dly[3] & GE2_j_dly[0] & GE2_j_dly[2] & GE2L779;


--GE2L743 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1085
--operation mode is normal

GE2L743 = GE2L243 # GE2L834 & (GE2L543 # GE2L643);


--GE2L706 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~672
--operation mode is normal

GE2L706 = GE2L606 & (GE2L143 # GE2L983 & GE2L743);


--GE2L806 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~673
--operation mode is normal

GE2L806 = GE2_flagged_rl_compr_dly[9] & GE2_j_dly[0] & GE2L579 & !GE2_j_dly[2];


--GE2L906 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~674
--operation mode is normal

GE2L906 = GE2_flagged_rl_compr_dly[10] & GE2L579 & !GE2_j_dly[0] & !GE2_j_dly[2];


--GE2L016 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~675
--operation mode is normal

GE2L016 = GE2L806 # GE2L906 # GE2_flagged_rl_compr_dly[8] & GE2L163;


--GE2L116 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1930~676
--operation mode is normal

GE2L116 = GE2L406 # GE2L506 & (GE2L706 # GE2L016);


--GE2L247 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~163
--operation mode is normal

GE2L247 = GE2_j_dly[3] # GE2_j_dly[4] # !GE2L984 # !GE2_j_dly[0];


--GE2L885 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~904
--operation mode is normal

GE2L885 = GE2L147 & GE2_flagged_rl_compr_dly[1] & !GE2L247 # !GE2L147 & GE2_flagged_rl_compr_dly[2];


--GE2L347 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~164
--operation mode is normal

GE2L347 = GE2_j_dly[0] # GE2_j_dly[2] # !GE2L025 # !GE2_j_dly[1];


--GE2L947 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~170
--operation mode is normal

GE2L947 = GE2_j_dly[4] # GE2_j_dly[1] # !GE2L679 # !GE2_j_dly[3];


--GE2L057 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~171
--operation mode is normal

GE2L057 = GE2_j_dly[4] # GE2_j_dly[1] # !GE2L879 # !GE2_j_dly[3];


--GE2L384 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1856~221
--operation mode is normal

GE2L384 = GE2_j_dly[1] & (GE2_j_dly[2] # !GE2_j_dly[0]) # !GE2_j_dly[1] & !GE2_j_dly[2] # !GE2L025;


--GE2L484 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1856~222
--operation mode is normal

GE2L484 = GE2L947 & GE2L057 & GE2L104 & GE2L384;


--GE2L985 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~905
--operation mode is normal

GE2L985 = GE2L347 & GE2L484 & (!GE2L779 # !GE2L679);


--GE2L923 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1712~1073
--operation mode is normal

GE2L923 = GE2L157 & GE2_flagged_rl_compr_dly[8] & !GE2L257 # !GE2L157 & GE2_flagged_rl_compr_dly[9];


--GE2L033 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1712~1074
--operation mode is normal

GE2L033 = GE2L357 & GE2_flagged_rl_compr_dly[6] & !GE2L457 # !GE2L357 & GE2_flagged_rl_compr_dly[7];


--GE2L133 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1712~1075
--operation mode is normal

GE2L133 = GE2_j_dly[0] & (GE2L089 & GE2_flagged_rl_compr_dly[3] # !GE2L089 & GE2_ring_data[2]) # !GE2_j_dly[0] & GE2_ring_data[2];


--GE2L233 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1712~1076
--operation mode is normal

GE2L233 = GE2_flagged_rl_compr_dly[4] & (GE2L443 # GE2L934 & GE2L133) # !GE2_flagged_rl_compr_dly[4] & GE2L934 & GE2L133;


--GE2L333 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1712~1077
--operation mode is normal

GE2L333 = GE2_flagged_rl_compr_dly[5] & GE2_j_dly[0] & GE2_j_dly[2] & GE2L779;


--GE2L433 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1712~1078
--operation mode is normal

GE2L433 = GE2L033 # GE2L834 & (GE2L233 # GE2L333);


--GE2L095 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~906
--operation mode is normal

GE2L095 = GE2L985 & (GE2L923 # GE2L983 & GE2L433);


--GE2L195 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~907
--operation mode is normal

GE2L195 = GE2_flagged_rl_compr_dly[10] & GE2L779 & !GE2_j_dly[0] & !GE2_j_dly[2];


--GE2L295 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~908
--operation mode is normal

GE2L295 = GE2L347 & (GE2L484 & GE2L195 # !GE2L484 & GE2_ring_data[2]);


--GE2L395 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~909
--operation mode is normal

GE2L395 = GE2L295 # GE2_flagged_rl_compr_dly[0] & !GE2L347;


--GE2L495 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1928~910
--operation mode is normal

GE2L495 = GE2L885 # GE2L694 & (GE2L095 # GE2L395);


--GE2L155 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1922~899
--operation mode is normal

GE2L155 = GE2L147 & GE2_flagged_rl_compr_dly[7] & !GE2L247 # !GE2L147 & GE2_flagged_rl_compr_dly[8];


--GE2L784 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1875~235
--operation mode is normal

GE2L784 = GE2_j_dly[2] & (GE2_j_dly[0] # GE2_j_dly[1]) # !GE2_j_dly[2] & !GE2_j_dly[1] # !GE2L025;

--GE2L884 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1875~237
--operation mode is normal

GE2L884 = GE2_j_dly[2] & (GE2_j_dly[0] # GE2_j_dly[1]) # !GE2_j_dly[2] & !GE2_j_dly[1] # !GE2L025;


--GE2L304 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~919
--operation mode is normal

GE2L304 = !GE2_j_dly[0] & !GE2_j_dly[1] # !GE2L025 # !GE2_j_dly[2];

--GE2L314 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~940
--operation mode is normal

GE2L314 = !GE2_j_dly[0] & !GE2_j_dly[1] # !GE2L025 # !GE2_j_dly[2];


--GE2L404 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~920
--operation mode is normal

GE2L404 = GE2_flagged_rl_compr_dly[0] & GE2L579 & !GE2_j_dly[0] & !GE2_j_dly[2];


--GE2L504 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~921
--operation mode is normal

GE2L504 = GE2L304 & (GE2L014 # GE2L114 # GE2L404);


--GE2L604 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~922
--operation mode is normal

GE2L604 = GE2_j_dly[0] & GE2_j_dly[1] & GE2_j_dly[2] & GE2L025;


--GE2L493 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1005
--operation mode is normal

GE2L493 = GE2_j_dly[1] & GE2_j_dly[2] & GE2L025 & !GE2_j_dly[0];


--GE2L704 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~923
--operation mode is normal

GE2L704 = GE2_flagged_rl_compr_dly[2] & (GE2L493 # GE2_flagged_rl_compr_dly[1] & GE2L604) # !GE2_flagged_rl_compr_dly[2] & GE2_flagged_rl_compr_dly[1] & GE2L604;


--GE2L804 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~924
--operation mode is normal

GE2L804 = GE2_flagged_rl_compr_dly[3] & GE2_j_dly[0] & GE2L025 & GE2L2301;


--GE2L255 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1922~900
--operation mode is normal

GE2L255 = GE2L784 & (GE2L504 # GE2L704 # GE2L804);


--GE2L189 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7812
--operation mode is normal

GE2L189 = GE2_j_dly[1] & !GE2_j_dly[2];


--GE2L355 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1922~901
--operation mode is normal

GE2L355 = GE2_flagged_rl_compr_dly[5] & GE2_j_dly[0] & GE2L025 & GE2L189;


--GE2L455 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1922~902
--operation mode is normal

GE2L455 = GE2_flagged_rl_compr_dly[6] & GE2L025 & GE2L189 & !GE2_j_dly[0];


--GE2L375 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~738
--operation mode is normal

GE2L375 = GE2_j_dly[2] & GE2L025 & !GE2_j_dly[0] & !GE2_j_dly[1];


--GE2L555 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1922~903
--operation mode is normal

GE2L555 = GE2L355 # GE2L455 # GE2_flagged_rl_compr_dly[4] & GE2L375;


--GE2L655 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1922~904
--operation mode is normal

GE2L655 = GE2L155 # GE2L694 & (GE2L255 # GE2L555);


--GE2L475 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~739
--operation mode is normal

GE2L475 = GE2_flagged_rl_compr_dly[3] & GE2L147 & GE2_ring_init & !GE2L247;


--GE2L575 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~740
--operation mode is normal

GE2L575 = GE2L025 & GE2L984 & GE2_ring_init & !GE2_j_dly[0];


--GE2L265 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1924~713
--operation mode is normal

GE2L265 = GE2_flagged_rl_compr_dly[3] & GE2_j_dly[0] & GE2L025 & GE2L189;


--GE2L365 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1924~714
--operation mode is normal

GE2L365 = GE2_flagged_rl_compr_dly[4] & GE2L025 & GE2L189 & !GE2_j_dly[0];


--GE2L465 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1924~715
--operation mode is normal

GE2L465 = GE2L265 # GE2L365 # GE2_flagged_rl_compr_dly[2] & GE2L375;


--GE2L124 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~969
--operation mode is normal

GE2L124 = GE2L647 & GE2_flagged_rl_compr_dly[0] & !GE2L747 # !GE2L647 & GE2_flagged_rl_compr_dly[1];


--GE2L224 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~970
--operation mode is normal

GE2L224 = GE2_j_dly[0] $ !GE2_j_dly[1] # !GE2L025 # !GE2_j_dly[2];

--GE2L034 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~985
--operation mode is normal

GE2L034 = GE2_j_dly[0] $ !GE2_j_dly[1] # !GE2L025 # !GE2_j_dly[2];


--GE2L324 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~971
--operation mode is normal

GE2L324 = GE2_flagged_rl_compr_dly[9] & GE2_j_dly[0] & GE2_j_dly[2] & GE2L779;


--GE2L424 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~972
--operation mode is normal

GE2L424 = GE2L457 & GE2L773 & (GE2L324 # GE2L824);


--GE2L524 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~973
--operation mode is normal

GE2L524 = !GE2L089 & (!GE2L779 # !GE2_j_dly[2]);


--GE2L624 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~974
--operation mode is normal

GE2L624 = GE2L924 # GE2_ring_data[6] & (GE2L524 # !GE2L773);


--GE2L724 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~975
--operation mode is normal

GE2L724 = GE2L124 # GE2L224 & (GE2L424 # GE2L624);


--GE2L565 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1924~716
--operation mode is normal

GE2L565 = GE2L275 & (GE2L465 # GE2L784 & GE2L724);


--GE2L665 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1924~717
--operation mode is normal

GE2L665 = GE2_flagged_rl_compr_dly[5] & GE2L147 & GE2_ring_init & !GE2L247;


--GE2L135 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1918~824
--operation mode is normal

GE2L135 = GE2L694 & GE2_flagged_rl_compr_dly[10] & !GE2L347 # !GE2L694 & GE2_ring_data[12];


--BE1L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~53
--operation mode is normal

BE1L5 = !R62_sload_path[2] # !R62_sload_path[1];


--BE1L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~167
--operation mode is normal

BE1L9 = (BE1L5 # BE1L4 # !R62_sload_path[0] # !BE1L1Q) & CASCADE(BE1L01);


--BE2L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~53
--operation mode is normal

BE2L5 = !R23_sload_path[2] # !R23_sload_path[1];


--BE2L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~167
--operation mode is normal

BE2L9 = (BE2L5 # BE2L4 # !R23_sload_path[0] # !BE2L1Q) & CASCADE(BE2L01);


--HE1L032 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~155
--operation mode is normal

HE1L032 = HE1_ram_data_hdr[1] & (!HE1L933 # !HE1L813);


--HE1_header_compr[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[9]
--operation mode is normal

HE1_header_compr[9]_lut_out = XD1_header_1.chargestamp[9] & (XD1_header_0.chargestamp[9] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[9] & XD1_header_0.chargestamp[9] & !XD1_rd_ptr[0];
HE1_header_compr[9] = DFFE(HE1_header_compr[9]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L753 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10922
--operation mode is normal

HE1L753 = HE1_header_compr[9] & HE1L043 & HE1_ram_address_header[3] & HE1L91Q;


--HE1_header_compr[17] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[17]
--operation mode is normal

HE1_header_compr[17]_lut_out = XD1_header_1.chargestamp[17] & (XD1_header_0.chargestamp[17] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[17] & XD1_header_0.chargestamp[17] & !XD1_rd_ptr[0];
HE1_header_compr[17] = DFFE(HE1_header_compr[17]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L853 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10923
--operation mode is normal

HE1L853 = HE1L032 # HE1L753 # HE1_header_compr[17] & HE1L343;


--HE1L953 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10924
--operation mode is normal

HE1L953 = HE1L314 & HE1_ram_address_header[0] & HE1_ram_address_header[2];


--HE1L063 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10925
--operation mode is normal

HE1L063 = HE1L91Q & (HE1_ram_address_header[1] # !HE1_ram_address_header[3] # !HE1L953);


--HE1_header_compr[33] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[33]
--operation mode is normal

HE1_header_compr[33]_lut_out = XD1_header_1.timestamp[1] & (XD1_header_0.timestamp[1] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[1] & XD1_header_0.timestamp[1] & !XD1_rd_ptr[0];
HE1_header_compr[33] = DFFE(HE1_header_compr[33]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L163 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10926
--operation mode is normal

HE1L163 = HE1_header_compr[33] & HE1L643 & HE1L312 & HE1_ram_address_header[1];


--HE1_header_compr[25] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[25]
--operation mode is normal

HE1_header_compr[25]_lut_out = XD1_header_1.chargestamp[25] & (XD1_header_0.chargestamp[25] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[25] & XD1_header_0.chargestamp[25] & !XD1_rd_ptr[0];
HE1_header_compr[25] = DFFE(HE1_header_compr[25]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L263 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10927
--operation mode is normal

HE1L263 = HE1_header_compr[25] & HE1L333 & HE1L433 & !HE1_ram_address_header[2];


--HE1_header_compr[41] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[41]
--operation mode is normal

HE1_header_compr[41]_lut_out = XD1_header_1.timestamp[9] & (XD1_header_0.timestamp[9] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[9] & XD1_header_0.timestamp[9] & !XD1_rd_ptr[0];
HE1_header_compr[41] = DFFE(HE1_header_compr[41]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L363 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10928
--operation mode is normal

HE1L363 = HE1L163 # HE1L263 # HE1_header_compr[41] & HE1L553;


--HE1_header_compr[65] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[65]
--operation mode is normal

HE1_header_compr[65]_lut_out = HE1_hit_size_in_header[1];
HE1_header_compr[65] = DFFE(HE1_header_compr[65]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L681 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i278~601
--operation mode is normal

HE1L681 = HE1_header_compr[65] & HE1L612 & HE1L712 & !HE1L812;


--HE1_header_compr[49] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[49]
--operation mode is normal

HE1_header_compr[49]_lut_out = XD1_header_1.timestamp[17] & (XD1_header_0.timestamp[17] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[17] & XD1_header_0.timestamp[17] & !XD1_rd_ptr[0];
HE1_header_compr[49] = DFFE(HE1_header_compr[49]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[57] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[57]
--operation mode is normal

HE1_header_compr[57]_lut_out = XD1_header_1.timestamp[25] & (XD1_header_0.timestamp[25] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[25] & XD1_header_0.timestamp[25] & !XD1_rd_ptr[0];
HE1_header_compr[57] = DFFE(HE1_header_compr[57]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L781 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i278~602
--operation mode is normal

HE1L781 = HE1L612 & HE1_header_compr[57] & !HE1L712 # !HE1L612 & HE1_header_compr[49];


--HE1_header_compr[73] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[73]
--operation mode is normal

HE1_header_compr[73]_lut_out = HE1_hit_size_in_header[9];
HE1_header_compr[73] = DFFE(HE1_header_compr[73]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L881 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i278~603
--operation mode is normal

HE1L881 = HE1L681 # HE1L781 # HE1_header_compr[73] & HE1L491;


--HE1L463 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10929
--operation mode is normal

HE1L463 = HE1L363 # HE1L843 & (HE1L191 # HE1L881);


--GE1L235 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1919~771
--operation mode is normal

GE1L235 = GE1L837 & GE1_flagged_rl_compr_dly[10] & !GE1L937 # !GE1L837 & GE1_ring_data[11];


--GE1L335 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1919~772
--operation mode is normal

GE1L335 = GE1_flagged_rl_compr_dly[8] & GE1_j_dly[0] & GE1L615 & GE1L279;


--GE1L435 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1919~773
--operation mode is normal

GE1L435 = GE1_flagged_rl_compr_dly[9] & GE1L615 & GE1L279 & !GE1_j_dly[0];


--GE1L535 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1919~774
--operation mode is normal

GE1L535 = GE1L335 # GE1L435 # GE1_flagged_rl_compr_dly[7] & GE1L075;


--GE1L293 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1006
--operation mode is normal

GE1L293 = GE1L347 & GE1_flagged_rl_compr_dly[5] & !GE1L447 # !GE1L347 & GE1_flagged_rl_compr_dly[6];


--GE1L635 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1919~775
--operation mode is normal

GE1L635 = GE1L535 # GE1L384 & (GE1L793 # GE1L293);


--GE1L984 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1897~0
--operation mode is normal

GE1L984 = GE1_j_dly[2] & (GE1_j_dly[0] # GE1_j_dly[1]) # !GE1L615;


--GE1L015 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1915~846
--operation mode is normal

GE1L015 = GE1L984 & GE1_flagged_rl_compr_dly[10] & !GE1L347 # !GE1L984 & GE1_ring_data[15];


--GE1L847 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~172
--operation mode is normal

GE1L847 = GE1_j_dly[4] # !GE1L579 # !GE1_j_dly[1] # !GE1_j_dly[3];


--GE1L163 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~981
--operation mode is normal

GE1L163 = GE1L747 & GE1_flagged_rl_compr_dly[5] & !GE1L847 # !GE1L747 & GE1_flagged_rl_compr_dly[6];


--GE1L783 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~178
--operation mode is normal

GE1L783 = GE1_j_dly[2] # GE1L763 # GE1_j_dly[0] $ !GE1_j_dly[1];

--GE1L983 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~183
--operation mode is normal

GE1L983 = GE1_j_dly[2] # GE1L763 # GE1_j_dly[0] $ !GE1_j_dly[1];


--GE1L263 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~982
--operation mode is normal

GE1L263 = GE1L947 & GE1_flagged_rl_compr_dly[3] & !GE1L057 # !GE1L947 & GE1_flagged_rl_compr_dly[4];


--GE1L979 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7800
--operation mode is normal

GE1L979 = GE1_j_dly[0] & GE1_j_dly[2];


--GE1L363 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~983
--operation mode is normal

GE1L363 = GE1L679 & (GE1L979 & GE1_flagged_rl_compr_dly[0] # !GE1L979 & GE1_ring_data[15]) # !GE1L679 & GE1_ring_data[15];


--GE1L463 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~984
--operation mode is normal

GE1L463 = GE1L157 & (GE1L257 & GE1L363 # !GE1L257 & GE1_flagged_rl_compr_dly[1]);


--GE1L563 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~985
--operation mode is normal

GE1L563 = GE1_flagged_rl_compr_dly[2] & GE1_j_dly[0] & GE1_j_dly[2] & GE1L479;


--GE1L663 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1735~986
--operation mode is normal

GE1L663 = GE1L263 # GE1L683 & (GE1L463 # GE1L563);


--GE1L115 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1915~847
--operation mode is normal

GE1L115 = GE1L583 & (GE1L163 # GE1L783 & GE1L663);


--GE1L215 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1915~848
--operation mode is normal

GE1L215 = GE1_flagged_rl_compr_dly[8] & GE1_j_dly[0] & GE1L884 & GE1L615;


--GE1L315 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1915~849
--operation mode is normal

GE1L315 = GE1L215 # GE1_flagged_rl_compr_dly[7] & GE1L963 & GE1L447;


--GE1L415 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1915~850
--operation mode is normal

GE1L415 = GE1L315 # GE1_flagged_rl_compr_dly[9] & !GE1L447;


--GE1L515 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1915~851
--operation mode is normal

GE1L515 = GE1L015 # GE1L784 & (GE1L115 # GE1L415);


--GE1L494 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1913~672
--operation mode is normal

GE1L494 = GE1L205 & GE1_flagged_rl_compr_dly[10] & !GE1L547 # !GE1L205 & GE1_ring_data[17];


--GE1L594 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1913~673
--operation mode is normal

GE1L594 = GE1_flagged_rl_compr_dly[8] & GE1_j_dly[0] & GE1L479 & !GE1_j_dly[2];


--GE1L694 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1913~674
--operation mode is normal

GE1L694 = GE1_flagged_rl_compr_dly[9] & GE1L479 & !GE1_j_dly[0] & !GE1_j_dly[2];


--GE1L794 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1913~675
--operation mode is normal

GE1L794 = GE1L594 # GE1L694 # GE1_flagged_rl_compr_dly[7] & GE1L063;


--GE1L894 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1913~676
--operation mode is normal

GE1L894 = GE1L494 # GE1L206 & (GE1L994 # GE1L794);


--GE1L295 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~917
--operation mode is normal

GE1L295 = GE1L837 & GE1_flagged_rl_compr_dly[0] & !GE1L937 # !GE1L837 & GE1_flagged_rl_compr_dly[1];


--GE1L395 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~918
--operation mode is normal

GE1L395 = GE1L647 & GE1L783 & GE1L893 & GE1L184;


--GE1L633 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1713~1073
--operation mode is normal

GE1L633 = GE1L947 & GE1_flagged_rl_compr_dly[7] & !GE1L057 # !GE1L947 & GE1_flagged_rl_compr_dly[8];


--GE1L733 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1713~1074
--operation mode is normal

GE1L733 = GE1L157 & GE1_flagged_rl_compr_dly[5] & !GE1L257 # !GE1L157 & GE1_flagged_rl_compr_dly[6];


--GE1L833 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1713~1075
--operation mode is normal

GE1L833 = GE1_j_dly[0] & (GE1L879 & GE1_flagged_rl_compr_dly[2] # !GE1L879 & GE1_ring_data[1]) # !GE1_j_dly[0] & GE1_ring_data[1];


--GE1L933 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1713~1076
--operation mode is normal

GE1L933 = GE1_flagged_rl_compr_dly[3] & (GE1L543 # GE1L634 & GE1L833) # !GE1_flagged_rl_compr_dly[3] & GE1L634 & GE1L833;


--GE1L043 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1713~1077
--operation mode is normal

GE1L043 = GE1_flagged_rl_compr_dly[4] & GE1_j_dly[0] & GE1_j_dly[2] & GE1L679;


--GE1L143 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1713~1078
--operation mode is normal

GE1L143 = GE1L733 # GE1L534 & (GE1L933 # GE1L043);


--GE1L495 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~919
--operation mode is normal

GE1L495 = GE1L395 & (GE1L633 # GE1L683 & GE1L143);


--GE1L595 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~920
--operation mode is normal

GE1L595 = GE1_ring_data[1] & (!GE1L184 # !GE1L893 # !GE1L647);


--GE1L695 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~921
--operation mode is normal

GE1L695 = GE1_j_dly[0] & GE1_flagged_rl_compr_dly[10] & GE1L479 & !GE1_j_dly[2];


--GE1L795 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~922
--operation mode is normal

GE1L795 = GE1L647 & GE1L893 & GE1L184 & GE1L695;


--GE1L895 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~923
--operation mode is normal

GE1L895 = GE1L647 & GE1L063 & GE1L893 & GE1L184;


--GE1L995 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~924
--operation mode is normal

GE1L995 = GE1L595 # GE1L795 # GE1_flagged_rl_compr_dly[9] & GE1L895;


--GE1L006 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1929~925
--operation mode is normal

GE1L006 = GE1L295 # GE1L294 & (GE1L495 # GE1L995);


--GE1L085 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1927~896
--operation mode is normal

GE1L085 = GE1L837 & GE1_flagged_rl_compr_dly[2] & !GE1L937 # !GE1L837 & GE1_flagged_rl_compr_dly[3];


--GE1L674 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1837~0
--operation mode is normal

GE1L674 = GE1L647 & GE1L783 & GE1L774 & GE1L893;


--GE1L423 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~1073
--operation mode is normal

GE1L423 = GE1L947 & GE1_flagged_rl_compr_dly[9] & !GE1L057 # !GE1L947 & GE1_flagged_rl_compr_dly[10];


--GE1L523 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~1074
--operation mode is normal

GE1L523 = GE1L157 & GE1_flagged_rl_compr_dly[7] & !GE1L257 # !GE1L157 & GE1_flagged_rl_compr_dly[8];


--GE1L623 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~1075
--operation mode is normal

GE1L623 = GE1_j_dly[0] & (GE1L879 & GE1_flagged_rl_compr_dly[4] # !GE1L879 & GE1_ring_data[3]) # !GE1_j_dly[0] & GE1_ring_data[3];


--GE1L723 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~1076
--operation mode is normal

GE1L723 = GE1_flagged_rl_compr_dly[5] & (GE1L543 # GE1L634 & GE1L623) # !GE1_flagged_rl_compr_dly[5] & GE1L634 & GE1L623;


--GE1L823 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~1077
--operation mode is normal

GE1L823 = GE1_flagged_rl_compr_dly[6] & GE1_j_dly[0] & GE1_j_dly[2] & GE1L679;


--GE1L923 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1711~1078
--operation mode is normal

GE1L923 = GE1L523 # GE1L534 & (GE1L723 # GE1L823);


--GE1L185 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1927~897
--operation mode is normal

GE1L185 = GE1L975 & (GE1L423 # GE1L683 & GE1L923);


--GE1L147 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~165
--operation mode is normal

GE1L147 = GE1_j_dly[3] # GE1_j_dly[4] # !GE1L279 # !GE1_j_dly[0];


--GE1L285 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1927~898
--operation mode is normal

GE1L285 = GE1L047 & GE1_flagged_rl_compr_dly[0] & !GE1L147 # !GE1L047 & GE1_flagged_rl_compr_dly[1];


--GE1L385 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1927~899
--operation mode is normal

GE1L385 = GE1L285 # GE1L284 & GE1_ring_data[3] & !GE1L674;


--GE1L485 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1927~900
--operation mode is normal

GE1L485 = GE1L085 # GE1L294 & (GE1L185 # GE1L385);


--GE1L375 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~742
--operation mode is normal

GE1L375 = GE1_j_dly[0] & GE1L615 & GE1L584 & GE1_ring_init;


--GE1L465 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1925~710
--operation mode is normal

GE1L465 = GE1_flagged_rl_compr_dly[5] & (GE1L275 # GE1_flagged_rl_compr_dly[4] & GE1L375) # !GE1_flagged_rl_compr_dly[5] & GE1_flagged_rl_compr_dly[4] & GE1L375;


--GE1L565 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1925~711
--operation mode is normal

GE1L565 = GE1_flagged_rl_compr_dly[2] & GE1_j_dly[0] & GE1L615 & GE1L279;


--GE1L665 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1925~712
--operation mode is normal

GE1L665 = GE1_flagged_rl_compr_dly[3] & GE1L615 & GE1L279 & !GE1_j_dly[0];


--GE1L765 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1925~713
--operation mode is normal

GE1L765 = GE1L565 # GE1L665 # GE1_flagged_rl_compr_dly[1] & GE1L075;


--GE1L455 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1923~918
--operation mode is normal

GE1L455 = GE1L837 & GE1_flagged_rl_compr_dly[6] & !GE1L937 # !GE1L837 & GE1_flagged_rl_compr_dly[7];


--GE1L094 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1899~232
--operation mode is normal

GE1L094 = GE1_j_dly[2] # GE1_j_dly[0] & GE1_j_dly[1] # !GE1L615;

--GE1L194 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1899~234
--operation mode is normal

GE1L194 = GE1_j_dly[2] # GE1_j_dly[0] & GE1_j_dly[1] # !GE1L615;


--GE1L325 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~852
--operation mode is normal

GE1L325 = GE1L094 & GE1_flagged_rl_compr_dly[10] & !GE1L147 # !GE1L094 & GE1_ring_data[13];


--GE1L425 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~853
--operation mode is normal

GE1L425 = GE1L325 # GE1L815 & (GE1L625 # GE1L225);


--HE2L832 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~155
--operation mode is normal

HE2L832 = HE2_ram_data_hdr[1] & (!HE2L843 # !HE2L623);


--HE2_header_compr[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[9]
--operation mode is normal

HE2_header_compr[9]_lut_out = XD2_header_1.chargestamp[9] & (XD2_header_0.chargestamp[9] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[9] & XD2_header_0.chargestamp[9] & !XD2_rd_ptr[0];
HE2_header_compr[9] = DFFE(HE2_header_compr[9]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L563 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10849
--operation mode is normal

HE2L563 = HE2_header_compr[9] & HE2L943 & HE2_ram_address_header[3] & HE2L91Q;


--HE2_header_compr[17] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[17]
--operation mode is normal

HE2_header_compr[17]_lut_out = XD2_header_1.chargestamp[17] & (XD2_header_0.chargestamp[17] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[17] & XD2_header_0.chargestamp[17] & !XD2_rd_ptr[0];
HE2_header_compr[17] = DFFE(HE2_header_compr[17]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L663 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10850
--operation mode is normal

HE2L663 = HE2L832 # HE2L563 # HE2_header_compr[17] & HE2L253;


--HE2_header_compr[33] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[33]
--operation mode is normal

HE2_header_compr[33]_lut_out = XD2_header_1.timestamp[1] & (XD2_header_0.timestamp[1] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[1] & XD2_header_0.timestamp[1] & !XD2_rd_ptr[0];
HE2_header_compr[33] = DFFE(HE2_header_compr[33]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L763 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10851
--operation mode is normal

HE2L763 = HE2_header_compr[33] & HE2L553 & HE2L022 & HE2_ram_address_header[1];


--HE2_header_compr[25] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[25]
--operation mode is normal

HE2_header_compr[25]_lut_out = XD2_header_1.chargestamp[25] & (XD2_header_0.chargestamp[25] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[25] & XD2_header_0.chargestamp[25] & !XD2_rd_ptr[0];
HE2_header_compr[25] = DFFE(HE2_header_compr[25]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L863 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10852
--operation mode is normal

HE2L863 = HE2_header_compr[25] & HE2L143 & HE2L243 & !HE2_ram_address_header[2];


--HE2_header_compr[41] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[41]
--operation mode is normal

HE2_header_compr[41]_lut_out = XD2_header_1.timestamp[9] & (XD2_header_0.timestamp[9] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[9] & XD2_header_0.timestamp[9] & !XD2_rd_ptr[0];
HE2_header_compr[41] = DFFE(HE2_header_compr[41]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L963 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10853
--operation mode is normal

HE2L963 = HE2L763 # HE2L863 # HE2_header_compr[41] & HE2L363;


--HE2_header_compr[65] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[65]
--operation mode is normal

HE2_header_compr[65]_lut_out = HE2_hit_size_in_header[1];
HE2_header_compr[65] = DFFE(HE2_header_compr[65]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L491 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i278~600
--operation mode is normal

HE2L491 = HE2_header_compr[65] & HE2L322 & HE2L422 & !HE2L522;


--HE2_header_compr[49] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[49]
--operation mode is normal

HE2_header_compr[49]_lut_out = XD2_header_1.timestamp[17] & (XD2_header_0.timestamp[17] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[17] & XD2_header_0.timestamp[17] & !XD2_rd_ptr[0];
HE2_header_compr[49] = DFFE(HE2_header_compr[49]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[57] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[57]
--operation mode is normal

HE2_header_compr[57]_lut_out = XD2_header_1.timestamp[25] & (XD2_header_0.timestamp[25] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[25] & XD2_header_0.timestamp[25] & !XD2_rd_ptr[0];
HE2_header_compr[57] = DFFE(HE2_header_compr[57]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L591 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i278~601
--operation mode is normal

HE2L591 = HE2L322 & HE2_header_compr[57] & !HE2L422 # !HE2L322 & HE2_header_compr[49];


--HE2_header_compr[73] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[73]
--operation mode is normal

HE2_header_compr[73]_lut_out = HE2_hit_size_in_header[9];
HE2_header_compr[73] = DFFE(HE2_header_compr[73]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L691 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i278~602
--operation mode is normal

HE2L691 = HE2L491 # HE2L591 # HE2_header_compr[73] & HE2L302;


--HE2L073 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10854
--operation mode is normal

HE2L073 = HE2L963 # HE2L753 & (HE2L991 # HE2L691);


--GE2L635 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1919~771
--operation mode is normal

GE2L635 = GE2L147 & GE2_flagged_rl_compr_dly[10] & !GE2L247 # !GE2L147 & GE2_ring_data[11];


--GE2L735 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1919~772
--operation mode is normal

GE2L735 = GE2_flagged_rl_compr_dly[8] & GE2_j_dly[0] & GE2L025 & GE2L189;


--GE2L835 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1919~773
--operation mode is normal

GE2L835 = GE2_flagged_rl_compr_dly[9] & GE2L025 & GE2L189 & !GE2_j_dly[0];


--GE2L935 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1919~774
--operation mode is normal

GE2L935 = GE2L735 # GE2L835 # GE2_flagged_rl_compr_dly[7] & GE2L375;


--GE2L593 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1006
--operation mode is normal

GE2L593 = GE2L647 & GE2_flagged_rl_compr_dly[5] & !GE2L747 # !GE2L647 & GE2_flagged_rl_compr_dly[6];


--GE2L045 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1919~775
--operation mode is normal

GE2L045 = GE2L935 # GE2L784 & (GE2L004 # GE2L593);


--GE2L394 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1897~0
--operation mode is normal

GE2L394 = GE2_j_dly[2] & (GE2_j_dly[0] # GE2_j_dly[1]) # !GE2L025;


--GE2L415 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1915~846
--operation mode is normal

GE2L415 = GE2L394 & GE2_flagged_rl_compr_dly[10] & !GE2L647 # !GE2L394 & GE2_ring_data[15];


--GE2L263 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~980
--operation mode is normal

GE2L263 = GE2_flagged_rl_compr_dly[5] & (GE2L163 # GE2_flagged_rl_compr_dly[6] & !GE2L057) # !GE2_flagged_rl_compr_dly[5] & GE2_flagged_rl_compr_dly[6] & !GE2L057;


--GE2L093 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~178
--operation mode is normal

GE2L093 = GE2_j_dly[2] # GE2L863 # GE2_j_dly[0] $ !GE2_j_dly[1];

--GE2L293 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~183
--operation mode is normal

GE2L293 = GE2_j_dly[2] # GE2L863 # GE2_j_dly[0] $ !GE2_j_dly[1];


--GE2L363 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~981
--operation mode is normal

GE2L363 = GE2L157 & GE2_flagged_rl_compr_dly[3] & !GE2L257 # !GE2L157 & GE2_flagged_rl_compr_dly[4];


--GE2L289 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7813
--operation mode is normal

GE2L289 = GE2_j_dly[0] & GE2_j_dly[2];


--GE2L463 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~982
--operation mode is normal

GE2L463 = GE2L779 & (GE2L289 & GE2_flagged_rl_compr_dly[0] # !GE2L289 & GE2_ring_data[15]) # !GE2L779 & GE2_ring_data[15];


--GE2L563 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~983
--operation mode is normal

GE2L563 = GE2L357 & (GE2L457 & GE2L463 # !GE2L457 & GE2_flagged_rl_compr_dly[1]);


--GE2L663 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~984
--operation mode is normal

GE2L663 = GE2_flagged_rl_compr_dly[2] & GE2_j_dly[0] & GE2_j_dly[2] & GE2L579;


--GE2L763 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1735~985
--operation mode is normal

GE2L763 = GE2L363 # GE2L983 & (GE2L563 # GE2L663);


--GE2L515 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1915~847
--operation mode is normal

GE2L515 = GE2L883 & (GE2L263 # GE2L093 & GE2L763);


--GE2L615 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1915~848
--operation mode is normal

GE2L615 = GE2_flagged_rl_compr_dly[8] & GE2_j_dly[0] & GE2L294 & GE2L025;


--GE2L715 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1915~849
--operation mode is normal

GE2L715 = GE2L615 # GE2_flagged_rl_compr_dly[7] & GE2L073 & GE2L747;


--GE2L815 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1915~850
--operation mode is normal

GE2L815 = GE2L715 # GE2_flagged_rl_compr_dly[9] & !GE2L747;


--GE2L915 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1915~851
--operation mode is normal

GE2L915 = GE2L415 # GE2L194 & (GE2L515 # GE2L815);


--GE2L894 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1913~672
--operation mode is normal

GE2L894 = GE2L605 & GE2_flagged_rl_compr_dly[10] & !GE2L847 # !GE2L605 & GE2_ring_data[17];


--GE2L994 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1913~673
--operation mode is normal

GE2L994 = GE2_flagged_rl_compr_dly[8] & GE2_j_dly[0] & GE2L579 & !GE2_j_dly[2];


--GE2L005 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1913~674
--operation mode is normal

GE2L005 = GE2_flagged_rl_compr_dly[9] & GE2L579 & !GE2_j_dly[0] & !GE2_j_dly[2];


--GE2L105 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1913~675
--operation mode is normal

GE2L105 = GE2L994 # GE2L005 # GE2_flagged_rl_compr_dly[7] & GE2L163;


--GE2L205 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1913~676
--operation mode is normal

GE2L205 = GE2L894 # GE2L506 & (GE2L305 # GE2L105);


--GE2L595 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~917
--operation mode is normal

GE2L595 = GE2L147 & GE2_flagged_rl_compr_dly[0] & !GE2L247 # !GE2L147 & GE2_flagged_rl_compr_dly[1];


--GE2L695 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~918
--operation mode is normal

GE2L695 = GE2L947 & GE2L093 & GE2L104 & GE2L584;


--GE2L533 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1713~1073
--operation mode is normal

GE2L533 = GE2L157 & GE2_flagged_rl_compr_dly[7] & !GE2L257 # !GE2L157 & GE2_flagged_rl_compr_dly[8];


--GE2L633 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1713~1074
--operation mode is normal

GE2L633 = GE2L357 & GE2_flagged_rl_compr_dly[5] & !GE2L457 # !GE2L357 & GE2_flagged_rl_compr_dly[6];


--GE2L733 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1713~1075
--operation mode is normal

GE2L733 = GE2_j_dly[0] & (GE2L089 & GE2_flagged_rl_compr_dly[2] # !GE2L089 & GE2_ring_data[1]) # !GE2_j_dly[0] & GE2_ring_data[1];


--GE2L833 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1713~1076
--operation mode is normal

GE2L833 = GE2_flagged_rl_compr_dly[3] & (GE2L443 # GE2L934 & GE2L733) # !GE2_flagged_rl_compr_dly[3] & GE2L934 & GE2L733;


--GE2L933 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1713~1077
--operation mode is normal

GE2L933 = GE2_flagged_rl_compr_dly[4] & GE2_j_dly[0] & GE2_j_dly[2] & GE2L779;


--GE2L043 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1713~1078
--operation mode is normal

GE2L043 = GE2L633 # GE2L834 & (GE2L833 # GE2L933);


--GE2L795 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~919
--operation mode is normal

GE2L795 = GE2L695 & (GE2L533 # GE2L983 & GE2L043);


--GE2L895 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~920
--operation mode is normal

GE2L895 = GE2_ring_data[1] & (!GE2L584 # !GE2L104 # !GE2L947);


--GE2L995 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~921
--operation mode is normal

GE2L995 = GE2_j_dly[0] & GE2_flagged_rl_compr_dly[10] & GE2L579 & !GE2_j_dly[2];


--GE2L006 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~922
--operation mode is normal

GE2L006 = GE2L947 & GE2L104 & GE2L584 & GE2L995;


--GE2L106 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~923
--operation mode is normal

GE2L106 = GE2L947 & GE2L163 & GE2L104 & GE2L584;


--GE2L206 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~924
--operation mode is normal

GE2L206 = GE2L895 # GE2L006 # GE2_flagged_rl_compr_dly[9] & GE2L106;


--GE2L306 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1929~925
--operation mode is normal

GE2L306 = GE2L595 # GE2L694 & (GE2L795 # GE2L206);


--GE2L385 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1927~896
--operation mode is normal

GE2L385 = GE2L147 & GE2_flagged_rl_compr_dly[2] & !GE2L247 # !GE2L147 & GE2_flagged_rl_compr_dly[3];


--GE2L084 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1837~0
--operation mode is normal

GE2L084 = GE2L947 & GE2L093 & GE2L184 & GE2L104;


--GE2L323 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~1073
--operation mode is normal

GE2L323 = GE2L157 & GE2_flagged_rl_compr_dly[9] & !GE2L257 # !GE2L157 & GE2_flagged_rl_compr_dly[10];


--GE2L423 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~1074
--operation mode is normal

GE2L423 = GE2L357 & GE2_flagged_rl_compr_dly[7] & !GE2L457 # !GE2L357 & GE2_flagged_rl_compr_dly[8];


--GE2L523 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~1075
--operation mode is normal

GE2L523 = GE2_j_dly[0] & (GE2L089 & GE2_flagged_rl_compr_dly[4] # !GE2L089 & GE2_ring_data[3]) # !GE2_j_dly[0] & GE2_ring_data[3];


--GE2L623 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~1076
--operation mode is normal

GE2L623 = GE2_flagged_rl_compr_dly[5] & (GE2L443 # GE2L934 & GE2L523) # !GE2_flagged_rl_compr_dly[5] & GE2L934 & GE2L523;


--GE2L723 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~1077
--operation mode is normal

GE2L723 = GE2_flagged_rl_compr_dly[6] & GE2_j_dly[0] & GE2_j_dly[2] & GE2L779;


--GE2L823 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1711~1078
--operation mode is normal

GE2L823 = GE2L423 # GE2L834 & (GE2L623 # GE2L723);


--GE2L485 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1927~897
--operation mode is normal

GE2L485 = GE2L285 & (GE2L323 # GE2L983 & GE2L823);


--GE2L447 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~165
--operation mode is normal

GE2L447 = GE2_j_dly[3] # GE2_j_dly[4] # !GE2L189 # !GE2_j_dly[0];


--GE2L585 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1927~898
--operation mode is normal

GE2L585 = GE2L347 & GE2_flagged_rl_compr_dly[0] & !GE2L447 # !GE2L347 & GE2_flagged_rl_compr_dly[1];


--GE2L685 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1927~899
--operation mode is normal

GE2L685 = GE2L585 # GE2L684 & GE2_ring_data[3] & !GE2L084;


--GE2L785 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1927~900
--operation mode is normal

GE2L785 = GE2L385 # GE2L694 & (GE2L485 # GE2L685);


--GE2L675 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~742
--operation mode is normal

GE2L675 = GE2_j_dly[0] & GE2L025 & GE2L984 & GE2_ring_init;


--GE2L765 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1925~710
--operation mode is normal

GE2L765 = GE2_flagged_rl_compr_dly[5] & (GE2L575 # GE2_flagged_rl_compr_dly[4] & GE2L675) # !GE2_flagged_rl_compr_dly[5] & GE2_flagged_rl_compr_dly[4] & GE2L675;


--GE2L865 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1925~711
--operation mode is normal

GE2L865 = GE2_flagged_rl_compr_dly[2] & GE2_j_dly[0] & GE2L025 & GE2L189;


--GE2L965 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1925~712
--operation mode is normal

GE2L965 = GE2_flagged_rl_compr_dly[3] & GE2L025 & GE2L189 & !GE2_j_dly[0];


--GE2L075 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1925~713
--operation mode is normal

GE2L075 = GE2L865 # GE2L965 # GE2_flagged_rl_compr_dly[1] & GE2L375;


--GE2L755 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1923~918
--operation mode is normal

GE2L755 = GE2L147 & GE2_flagged_rl_compr_dly[6] & !GE2L247 # !GE2L147 & GE2_flagged_rl_compr_dly[7];


--GE2L494 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1899~232
--operation mode is normal

GE2L494 = GE2_j_dly[2] # GE2_j_dly[0] & GE2_j_dly[1] # !GE2L025;

--GE2L594 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1899~234
--operation mode is normal

GE2L594 = GE2_j_dly[2] # GE2_j_dly[0] & GE2_j_dly[1] # !GE2L025;


--GE2L725 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~852
--operation mode is normal

GE2L725 = GE2L494 & GE2_flagged_rl_compr_dly[10] & !GE2L447 # !GE2L494 & GE2_ring_data[13];


--GE2L825 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~853
--operation mode is normal

GE2L825 = GE2L725 # GE2L225 & (GE2L035 # GE2L625);


--HE1L132 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~158
--operation mode is normal

HE1L132 = HE1_ram_data_hdr[2] & (!HE1L933 # !HE1L813);


--HE1_header_compr[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[10]
--operation mode is normal

HE1_header_compr[10]_lut_out = XD1_header_1.chargestamp[10] & (XD1_header_0.chargestamp[10] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[10] & XD1_header_0.chargestamp[10] & !XD1_rd_ptr[0];
HE1_header_compr[10] = DFFE(HE1_header_compr[10]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L563 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10931
--operation mode is normal

HE1L563 = HE1_header_compr[10] & HE1L043 & HE1_ram_address_header[3] & HE1L91Q;


--HE1_header_compr[18] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[18]
--operation mode is normal

HE1_header_compr[18]_lut_out = XD1_header_1.chargestamp[18] & (XD1_header_0.chargestamp[18] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[18] & XD1_header_0.chargestamp[18] & !XD1_rd_ptr[0];
HE1_header_compr[18] = DFFE(HE1_header_compr[18]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L663 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10932
--operation mode is normal

HE1L663 = HE1L132 # HE1L563 # HE1_header_compr[18] & HE1L343;


--HE1L763 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10933
--operation mode is normal

HE1L763 = !HE1L643 & (!HE1_ram_address_header[3] # !HE1L743);


--HE1_header_compr[58] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[58]
--operation mode is normal

HE1_header_compr[58]_lut_out = XD1_header_1.timestamp[26] & (XD1_header_0.timestamp[26] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[26] & XD1_header_0.timestamp[26] & !XD1_rd_ptr[0];
HE1_header_compr[58] = DFFE(HE1_header_compr[58]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[66] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[66]
--operation mode is normal

HE1_header_compr[66]_lut_out = HE1_hit_size_in_header[2];
HE1_header_compr[66] = DFFE(HE1_header_compr[66]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L651 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~596
--operation mode is normal

HE1L651 = HE1L712 & HE1_header_compr[66] & !HE1L812 # !HE1L712 & HE1_header_compr[58];


--HE1_header_compr[74] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[74]
--operation mode is normal

HE1_header_compr[74]_lut_out = HE1_hit_size_in_header[10];
HE1_header_compr[74] = DFFE(HE1_header_compr[74]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L991 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~633
--operation mode is normal

HE1L991 = HE1L043 & !HE1_ram_address_header[3] & (!HE1_ram_address_header[2] # !HE1L153);


--HE1L751 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~597
--operation mode is normal

HE1L751 = HE1L651 # HE1_header_compr[74] & HE1L712 & HE1L991;


--HE1L851 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~598
--operation mode is normal

HE1L851 = HE1L812 & (HE1_ram_address_header[3] # !HE1L953);

--HE1L461 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~605
--operation mode is normal

HE1L461 = HE1L812 & (HE1_ram_address_header[3] # !HE1L953);


--HE1_header_compr[82] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[82]
--operation mode is normal

HE1_header_compr[82]_lut_out = XD1_header_1.trigger_word[0] & (XD1_header_0.trigger_word[0] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[0] & XD1_header_0.trigger_word[0] & !XD1_rd_ptr[0];
HE1_header_compr[82] = DFFE(HE1_header_compr[82]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[90] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[90]
--operation mode is normal

HE1_header_compr[90]_lut_out = XD1_header_1.trigger_word[8] & (XD1_header_0.trigger_word[8] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[8] & XD1_header_0.trigger_word[8] & !XD1_rd_ptr[0];
HE1_header_compr[90] = DFFE(HE1_header_compr[90]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L022 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11
--operation mode is normal

HE1L022 = HE1_ram_address_header[0] # HE1_ram_address_header[3] # !HE1L243 # !HE1L314;

--HE1L024 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11010
--operation mode is normal

HE1L024 = HE1_ram_address_header[0] # HE1_ram_address_header[3] # !HE1L243 # !HE1L314;


--HE1L951 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~599
--operation mode is normal

HE1L951 = HE1L022 & HE1_header_compr[90] & !HE1L122 # !HE1L022 & HE1_header_compr[82];


--HE1L061 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~600
--operation mode is normal

HE1L061 = HE1L122 & (HE1_ram_address_header[3] # !HE1L243 # !HE1L943);


--HE1_header_compr[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[2]
--operation mode is normal

HE1_header_compr[2]_lut_out = XD1_header_1.chargestamp[2] & (XD1_header_0.chargestamp[2] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[2] & XD1_header_0.chargestamp[2] & !XD1_rd_ptr[0];
HE1_header_compr[2] = DFFE(HE1_header_compr[2]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L161 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~601
--operation mode is normal

HE1L161 = HE1_header_compr[2] & HE1L222 & HE1L414;


--HE1_header_compr[98] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[98]
--operation mode is normal

HE1_header_compr[98]_lut_out = XD1_header_1.timestamp[34] & (XD1_header_0.timestamp[34] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[34] & XD1_header_0.timestamp[34] & !XD1_rd_ptr[0];
HE1_header_compr[98] = DFFE(HE1_header_compr[98]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[106] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[106]
--operation mode is normal

HE1_header_compr[106]_lut_out = XD1_header_1.timestamp[42] & (XD1_header_0.timestamp[42] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[42] & XD1_header_0.timestamp[42] & !XD1_rd_ptr[0];
HE1_header_compr[106] = DFFE(HE1_header_compr[106]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L261 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~602
--operation mode is normal

HE1L261 = HE1L222 & HE1_header_compr[106] & !HE1L322 # !HE1L222 & HE1_header_compr[98];


--HE1L361 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i269~603
--operation mode is normal

HE1L361 = HE1L951 # HE1L061 & (HE1L161 # HE1L261);


--HE1L863 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10934
--operation mode is normal

HE1L863 = HE1L763 & (HE1L751 # HE1L851 & HE1L361);


--HE1_header_compr[42] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[42]
--operation mode is normal

HE1_header_compr[42]_lut_out = XD1_header_1.timestamp[10] & (XD1_header_0.timestamp[10] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[10] & XD1_header_0.timestamp[10] & !XD1_rd_ptr[0];
HE1_header_compr[42] = DFFE(HE1_header_compr[42]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L412 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~5
--operation mode is normal

HE1L412 = HE1_ram_address_header[2] # !HE1_ram_address_header[3] # !HE1_ram_address_header[1] # !HE1L943;


--HE1L512 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~6
--operation mode is normal

HE1L512 = HE1_ram_address_header[1] # HE1_ram_address_header[2] # !HE1_ram_address_header[3] # !HE1L333;


--HE1L963 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10935
--operation mode is normal

HE1L963 = HE1_header_compr[42] & HE1L312 & HE1L412 & !HE1L512;


--HE1_header_compr[26] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[26]
--operation mode is normal

HE1_header_compr[26]_lut_out = XD1_header_1.chargestamp[26] & (XD1_header_0.chargestamp[26] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[26] & XD1_header_0.chargestamp[26] & !XD1_rd_ptr[0];
HE1_header_compr[26] = DFFE(HE1_header_compr[26]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[34] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[34]
--operation mode is normal

HE1_header_compr[34]_lut_out = XD1_header_1.timestamp[2] & (XD1_header_0.timestamp[2] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[2] & XD1_header_0.timestamp[2] & !XD1_rd_ptr[0];
HE1_header_compr[34] = DFFE(HE1_header_compr[34]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L073 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10936
--operation mode is normal

HE1L073 = HE1L312 & HE1_header_compr[34] & !HE1L412 # !HE1L312 & HE1_header_compr[26];


--HE1_header_compr[50] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[50]
--operation mode is normal

HE1_header_compr[50]_lut_out = XD1_header_1.timestamp[18] & (XD1_header_0.timestamp[18] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[18] & XD1_header_0.timestamp[18] & !XD1_rd_ptr[0];
HE1_header_compr[50] = DFFE(HE1_header_compr[50]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L173 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10937
--operation mode is normal

HE1L173 = HE1L643 & !HE1_ram_address_header[1] & (!HE1_ram_address_header[3] # !HE1L743);

--HE1L324 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11013
--operation mode is normal

HE1L324 = HE1L643 & !HE1_ram_address_header[1] & (!HE1_ram_address_header[3] # !HE1L743);


--HE1L273 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10938
--operation mode is normal

HE1L273 = HE1L963 # HE1L073 # HE1_header_compr[50] & HE1L173;


--HE2L932 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~158
--operation mode is normal

HE2L932 = HE2_ram_data_hdr[2] & (!HE2L843 # !HE2L623);


--HE2_header_compr[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[10]
--operation mode is normal

HE2_header_compr[10]_lut_out = XD2_header_1.chargestamp[10] & (XD2_header_0.chargestamp[10] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[10] & XD2_header_0.chargestamp[10] & !XD2_rd_ptr[0];
HE2_header_compr[10] = DFFE(HE2_header_compr[10]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L173 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10856
--operation mode is normal

HE2L173 = HE2_header_compr[10] & HE2L943 & HE2_ram_address_header[3] & HE2L91Q;


--HE2_header_compr[18] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[18]
--operation mode is normal

HE2_header_compr[18]_lut_out = XD2_header_1.chargestamp[18] & (XD2_header_0.chargestamp[18] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[18] & XD2_header_0.chargestamp[18] & !XD2_rd_ptr[0];
HE2_header_compr[18] = DFFE(HE2_header_compr[18]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L273 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10857
--operation mode is normal

HE2L273 = HE2L932 # HE2L173 # HE2_header_compr[18] & HE2L253;


--HE2L373 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10858
--operation mode is normal

HE2L373 = !HE2L553 & (!HE2_ram_address_header[3] # !HE2L653);

--HE2L714 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10915
--operation mode is normal

HE2L714 = !HE2L553 & (!HE2_ram_address_header[3] # !HE2L653);


--HE2_header_compr[58] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[58]
--operation mode is normal

HE2_header_compr[58]_lut_out = XD2_header_1.timestamp[26] & (XD2_header_0.timestamp[26] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[26] & XD2_header_0.timestamp[26] & !XD2_rd_ptr[0];
HE2_header_compr[58] = DFFE(HE2_header_compr[58]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[66] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[66]
--operation mode is normal

HE2_header_compr[66]_lut_out = HE2_hit_size_in_header[2];
HE2_header_compr[66] = DFFE(HE2_header_compr[66]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L361 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~592
--operation mode is normal

HE2L361 = HE2L422 & HE2_header_compr[66] & !HE2L522 # !HE2L422 & HE2_header_compr[58];


--HE2_header_compr[74] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[74]
--operation mode is normal

HE2_header_compr[74]_lut_out = HE2_hit_size_in_header[10];
HE2_header_compr[74] = DFFE(HE2_header_compr[74]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L802 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~644
--operation mode is normal

HE2L802 = HE2L343 & HE2L522 & !HE2_ram_address_header[1] & !HE2_ram_address_header[3];


--HE2L461 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~593
--operation mode is normal

HE2L461 = HE2L361 # HE2_header_compr[74] & HE2L802;


--HE2L561 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~594
--operation mode is normal

HE2L561 = HE2L522 & (HE2_ram_address_header[3] # !HE2L343);


--HE2_header_compr[82] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[82]
--operation mode is normal

HE2_header_compr[82]_lut_out = XD2_header_1.trigger_word[0] & (XD2_header_0.trigger_word[0] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[0] & XD2_header_0.trigger_word[0] & !XD2_rd_ptr[0];
HE2_header_compr[82] = DFFE(HE2_header_compr[82]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[90] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[90]
--operation mode is normal

HE2_header_compr[90]_lut_out = XD2_header_1.trigger_word[8] & (XD2_header_0.trigger_word[8] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[8] & XD2_header_0.trigger_word[8] & !XD2_rd_ptr[0];
HE2_header_compr[90] = DFFE(HE2_header_compr[90]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L722 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~11
--operation mode is normal

HE2L722 = HE2_ram_address_header[0] # HE2_ram_address_header[3] # !HE2L153 # !HE2L014;

--HE2L414 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10912
--operation mode is normal

HE2L414 = HE2_ram_address_header[0] # HE2_ram_address_header[3] # !HE2L153 # !HE2L014;


--HE2L661 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~595
--operation mode is normal

HE2L661 = HE2L722 & HE2_header_compr[90] & !HE2L822 # !HE2L722 & HE2_header_compr[82];


--HE2L761 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~596
--operation mode is normal

HE2L761 = HE2L822 & (HE2_ram_address_header[3] # !HE2L153 # !HE2L853);


--HE2_header_compr[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[2]
--operation mode is normal

HE2_header_compr[2]_lut_out = XD2_header_1.chargestamp[2] & (XD2_header_0.chargestamp[2] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[2] & XD2_header_0.chargestamp[2] & !XD2_rd_ptr[0];
HE2_header_compr[2] = DFFE(HE2_header_compr[2]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[98] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[98]
--operation mode is normal

HE2_header_compr[98]_lut_out = XD2_header_1.timestamp[34] & (XD2_header_0.timestamp[34] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[34] & XD2_header_0.timestamp[34] & !XD2_rd_ptr[0];
HE2_header_compr[98] = DFFE(HE2_header_compr[98]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L861 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~597
--operation mode is normal

HE2L861 = HE2_header_compr[2] & (HE2L012 # HE2_header_compr[98] & !HE2L922) # !HE2_header_compr[2] & HE2_header_compr[98] & !HE2L922;


--HE2_header_compr[106] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[106]
--operation mode is normal

HE2_header_compr[106]_lut_out = XD2_header_1.timestamp[42] & (XD2_header_0.timestamp[42] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[42] & XD2_header_0.timestamp[42] & !XD2_rd_ptr[0];
HE2_header_compr[106] = DFFE(HE2_header_compr[106]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L961 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~598
--operation mode is normal

HE2L961 = HE2_header_compr[106] & HE2L922 & !HE2L032;


--HE2L071 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i269~599
--operation mode is normal

HE2L071 = HE2L661 # HE2L761 & (HE2L861 # HE2L961);


--HE2L473 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10859
--operation mode is normal

HE2L473 = HE2L373 & (HE2L461 # HE2L561 & HE2L071);


--HE2_header_compr[42] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[42]
--operation mode is normal

HE2_header_compr[42]_lut_out = XD2_header_1.timestamp[10] & (XD2_header_0.timestamp[10] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[10] & XD2_header_0.timestamp[10] & !XD2_rd_ptr[0];
HE2_header_compr[42] = DFFE(HE2_header_compr[42]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L122 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~5
--operation mode is normal

HE2L122 = HE2_ram_address_header[2] # !HE2_ram_address_header[3] # !HE2_ram_address_header[1] # !HE2L853;


--HE2L222 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~6
--operation mode is normal

HE2L222 = HE2_ram_address_header[1] # HE2_ram_address_header[2] # !HE2_ram_address_header[3] # !HE2L143;


--HE2L573 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10860
--operation mode is normal

HE2L573 = HE2_header_compr[42] & HE2L022 & HE2L122 & !HE2L222;


--HE2_header_compr[26] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[26]
--operation mode is normal

HE2_header_compr[26]_lut_out = XD2_header_1.chargestamp[26] & (XD2_header_0.chargestamp[26] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[26] & XD2_header_0.chargestamp[26] & !XD2_rd_ptr[0];
HE2_header_compr[26] = DFFE(HE2_header_compr[26]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[34] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[34]
--operation mode is normal

HE2_header_compr[34]_lut_out = XD2_header_1.timestamp[2] & (XD2_header_0.timestamp[2] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[2] & XD2_header_0.timestamp[2] & !XD2_rd_ptr[0];
HE2_header_compr[34] = DFFE(HE2_header_compr[34]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L673 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10861
--operation mode is normal

HE2L673 = HE2L022 & HE2_header_compr[34] & !HE2L122 # !HE2L022 & HE2_header_compr[26];


--HE2_header_compr[50] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[50]
--operation mode is normal

HE2_header_compr[50]_lut_out = XD2_header_1.timestamp[18] & (XD2_header_0.timestamp[18] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[18] & XD2_header_0.timestamp[18] & !XD2_rd_ptr[0];
HE2_header_compr[50] = DFFE(HE2_header_compr[50]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L773 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10862
--operation mode is normal

HE2L773 = HE2L553 & !HE2_ram_address_header[1] & (!HE2_ram_address_header[3] # !HE2L653);


--HE2L873 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10863
--operation mode is normal

HE2L873 = HE2L573 # HE2L673 # HE2_header_compr[50] & HE2L773;


--HE1L373 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10940
--operation mode is normal

HE1L373 = HE1L314 & HE1_ram_address_header[3] & !HE1_ram_address_header[0];


--HE1L473 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10941
--operation mode is normal

HE1L473 = HE1L063 & HE1L763 & (!HE1L243 # !HE1L373);


--HE1_header_compr[59] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[59]
--operation mode is normal

HE1_header_compr[59]_lut_out = XD1_header_1.timestamp[27] & (XD1_header_0.timestamp[27] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[27] & XD1_header_0.timestamp[27] & !XD1_rd_ptr[0];
HE1_header_compr[59] = DFFE(HE1_header_compr[59]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[67] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[67]
--operation mode is normal

HE1_header_compr[67]_lut_out = HE1_hit_size_in_header[3];
HE1_header_compr[67] = DFFE(HE1_header_compr[67]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L573 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10942
--operation mode is normal

HE1L573 = HE1L712 & HE1_header_compr[67] & !HE1L812 # !HE1L712 & HE1_header_compr[59];


--HE1_header_compr[83] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[83]
--operation mode is normal

HE1_header_compr[83]_lut_out = XD1_header_1.trigger_word[1] & (XD1_header_0.trigger_word[1] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[1] & XD1_header_0.trigger_word[1] & !XD1_rd_ptr[0];
HE1_header_compr[83] = DFFE(HE1_header_compr[83]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[91] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[91]
--operation mode is normal

HE1_header_compr[91]_lut_out = XD1_header_1.trigger_word[9] & (XD1_header_0.trigger_word[9] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[9] & XD1_header_0.trigger_word[9] & !XD1_rd_ptr[0];
HE1_header_compr[91] = DFFE(HE1_header_compr[91]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L673 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10943
--operation mode is normal

HE1L673 = HE1L022 & HE1_header_compr[91] & !HE1L122 # !HE1L022 & HE1_header_compr[83];


--HE1_header_compr[99] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[99]
--operation mode is normal

HE1_header_compr[99]_lut_out = XD1_header_1.timestamp[35] & (XD1_header_0.timestamp[35] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[35] & XD1_header_0.timestamp[35] & !XD1_rd_ptr[0];
HE1_header_compr[99] = DFFE(HE1_header_compr[99]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L773 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10944
--operation mode is normal

HE1L773 = HE1L314 & !HE1_ram_address_header[0] & !HE1_ram_address_header[3];


--HE1L873 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10945
--operation mode is normal

HE1L873 = HE1_header_compr[99] & HE1L773 & HE1_ram_address_header[1] & !HE1_ram_address_header[2];


--HE1L973 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10946
--operation mode is normal

HE1L973 = HE1L673 # HE1L061 & (HE1L873 # HE1L514);


--HE1L083 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10947
--operation mode is normal

HE1L083 = HE1L473 & (HE1L573 # HE1L851 & HE1L973);


--HE1_header_compr[43] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[43]
--operation mode is normal

HE1_header_compr[43]_lut_out = XD1_header_1.timestamp[11] & (XD1_header_0.timestamp[11] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[11] & XD1_header_0.timestamp[11] & !XD1_rd_ptr[0];
HE1_header_compr[43] = DFFE(HE1_header_compr[43]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L183 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10948
--operation mode is normal

HE1L183 = HE1_header_compr[43] & HE1L312 & HE1L412 & !HE1L512;


--HE1_header_compr[35] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[35]
--operation mode is normal

HE1_header_compr[35]_lut_out = XD1_header_1.timestamp[3] & (XD1_header_0.timestamp[3] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[3] & XD1_header_0.timestamp[3] & !XD1_rd_ptr[0];
HE1_header_compr[35] = DFFE(HE1_header_compr[35]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L283 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10949
--operation mode is normal

HE1L283 = HE1L543 & (HE1L183 # HE1_header_compr[35] & HE1L613);


--HE1_header_compr[19] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[19]
--operation mode is normal

HE1_header_compr[19]_lut_out = XD1_header_1.chargestamp[19] & (XD1_header_0.chargestamp[19] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[19] & XD1_header_0.chargestamp[19] & !XD1_rd_ptr[0];
HE1_header_compr[19] = DFFE(HE1_header_compr[19]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L112 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~2
--operation mode is normal

HE1L112 = HE1_ram_address_header[1] # !HE1_ram_address_header[2] # !HE1_ram_address_header[3] # !HE1L333;


--HE1L383 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10950
--operation mode is normal

HE1L383 = HE1_header_compr[19] & HE1L112 & HE1L91Q & !HE1L212;


--HE1_header_compr[27] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[27]
--operation mode is normal

HE1_header_compr[27]_lut_out = XD1_header_1.chargestamp[27] & (XD1_header_0.chargestamp[27] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[27] & XD1_header_0.chargestamp[27] & !XD1_rd_ptr[0];
HE1_header_compr[27] = DFFE(HE1_header_compr[27]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L483 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10951
--operation mode is normal

HE1L483 = HE1_header_compr[27] & HE1L333 & HE1L433 & !HE1_ram_address_header[2];


--HE1L583 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10952
--operation mode is normal

HE1L583 = HE1L212 & HE1L112 & HE1L483 & HE1L91Q;


--HE1L683 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10953
--operation mode is normal

HE1L683 = HE1_ram_data_hdr[3] & (!HE1L933 # !HE1L813);


--HE1_header_compr[11] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[11]
--operation mode is normal

HE1_header_compr[11]_lut_out = XD1_header_1.chargestamp[11] & (XD1_header_0.chargestamp[11] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[11] & XD1_header_0.chargestamp[11] & !XD1_rd_ptr[0];
HE1_header_compr[11] = DFFE(HE1_header_compr[11]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L783 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10954
--operation mode is normal

HE1L783 = HE1L683 # HE1_header_compr[11] & HE1L91Q & !HE1L112;


--HE1L883 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10955
--operation mode is normal

HE1L883 = HE1L614 # HE1L383 # HE1L583 # HE1L783;


--HE2L042 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~161
--operation mode is normal

HE2L042 = HE2_ram_data_hdr[3] & (!HE2L843 # !HE2L623);


--HE2_header_compr[11] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[11]
--operation mode is normal

HE2_header_compr[11]_lut_out = XD2_header_1.chargestamp[11] & (XD2_header_0.chargestamp[11] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[11] & XD2_header_0.chargestamp[11] & !XD2_rd_ptr[0];
HE2_header_compr[11] = DFFE(HE2_header_compr[11]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L973 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10865
--operation mode is normal

HE2L973 = HE2_header_compr[11] & HE2L943 & HE2_ram_address_header[3] & HE2L91Q;


--HE2_header_compr[19] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[19]
--operation mode is normal

HE2_header_compr[19]_lut_out = XD2_header_1.chargestamp[19] & (XD2_header_0.chargestamp[19] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[19] & XD2_header_0.chargestamp[19] & !XD2_rd_ptr[0];
HE2_header_compr[19] = DFFE(HE2_header_compr[19]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L083 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10866
--operation mode is normal

HE2L083 = HE2L042 # HE2L973 # HE2_header_compr[19] & HE2L253;


--HE2_header_compr[59] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[59]
--operation mode is normal

HE2_header_compr[59]_lut_out = XD2_header_1.timestamp[27] & (XD2_header_0.timestamp[27] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[27] & XD2_header_0.timestamp[27] & !XD2_rd_ptr[0];
HE2_header_compr[59] = DFFE(HE2_header_compr[59]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[67] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[67]
--operation mode is normal

HE2_header_compr[67]_lut_out = HE2_hit_size_in_header[3];
HE2_header_compr[67] = DFFE(HE2_header_compr[67]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L751 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i268~584
--operation mode is normal

HE2L751 = HE2L422 & HE2_header_compr[67] & !HE2L522 # !HE2L422 & HE2_header_compr[59];


--HE2_header_compr[75] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[75]
--operation mode is normal

HE2_header_compr[75]_lut_out = VCC;
HE2_header_compr[75] = DFFE(HE2_header_compr[75]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L851 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i268~585
--operation mode is normal

HE2L851 = HE2L751 # HE2_header_compr[75] & HE2L802;


--HE2_header_compr[83] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[83]
--operation mode is normal

HE2_header_compr[83]_lut_out = XD2_header_1.trigger_word[1] & (XD2_header_0.trigger_word[1] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[1] & XD2_header_0.trigger_word[1] & !XD2_rd_ptr[0];
HE2_header_compr[83] = DFFE(HE2_header_compr[83]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[91] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[91]
--operation mode is normal

HE2_header_compr[91]_lut_out = XD2_header_1.trigger_word[9] & (XD2_header_0.trigger_word[9] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[9] & XD2_header_0.trigger_word[9] & !XD2_rd_ptr[0];
HE2_header_compr[91] = DFFE(HE2_header_compr[91]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L951 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i268~586
--operation mode is normal

HE2L951 = HE2L722 & HE2_header_compr[91] & !HE2L822 # !HE2L722 & HE2_header_compr[83];


--HE2_header_compr[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[3]
--operation mode is normal

HE2_header_compr[3]_lut_out = XD2_header_1.chargestamp[3] & (XD2_header_0.chargestamp[3] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[3] & XD2_header_0.chargestamp[3] & !XD2_rd_ptr[0];
HE2_header_compr[3] = DFFE(HE2_header_compr[3]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[99] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[99]
--operation mode is normal

HE2_header_compr[99]_lut_out = XD2_header_1.timestamp[35] & (XD2_header_0.timestamp[35] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[35] & XD2_header_0.timestamp[35] & !XD2_rd_ptr[0];
HE2_header_compr[99] = DFFE(HE2_header_compr[99]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L061 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i268~587
--operation mode is normal

HE2L061 = HE2_header_compr[3] & (HE2L012 # HE2_header_compr[99] & !HE2L922) # !HE2_header_compr[3] & HE2_header_compr[99] & !HE2L922;


--HE2_header_compr[107] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[107]
--operation mode is normal

HE2_header_compr[107]_lut_out = XD2_header_1.timestamp[43] & (XD2_header_0.timestamp[43] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[43] & XD2_header_0.timestamp[43] & !XD2_rd_ptr[0];
HE2_header_compr[107] = DFFE(HE2_header_compr[107]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L161 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i268~588
--operation mode is normal

HE2L161 = HE2_header_compr[107] & HE2L922 & !HE2L032;


--HE2L261 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i268~589
--operation mode is normal

HE2L261 = HE2L951 # HE2L761 & (HE2L061 # HE2L161);


--HE2L183 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10867
--operation mode is normal

HE2L183 = HE2L373 & (HE2L851 # HE2L561 & HE2L261);


--HE2_header_compr[43] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[43]
--operation mode is normal

HE2_header_compr[43]_lut_out = XD2_header_1.timestamp[11] & (XD2_header_0.timestamp[11] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[11] & XD2_header_0.timestamp[11] & !XD2_rd_ptr[0];
HE2_header_compr[43] = DFFE(HE2_header_compr[43]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L283 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10868
--operation mode is normal

HE2L283 = HE2_header_compr[43] & HE2L022 & HE2L122 & !HE2L222;


--HE2_header_compr[27] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[27]
--operation mode is normal

HE2_header_compr[27]_lut_out = XD2_header_1.chargestamp[27] & (XD2_header_0.chargestamp[27] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[27] & XD2_header_0.chargestamp[27] & !XD2_rd_ptr[0];
HE2_header_compr[27] = DFFE(HE2_header_compr[27]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[35] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[35]
--operation mode is normal

HE2_header_compr[35]_lut_out = XD2_header_1.timestamp[3] & (XD2_header_0.timestamp[3] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[3] & XD2_header_0.timestamp[3] & !XD2_rd_ptr[0];
HE2_header_compr[35] = DFFE(HE2_header_compr[35]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L383 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10869
--operation mode is normal

HE2L383 = HE2L022 & HE2_header_compr[35] & !HE2L122 # !HE2L022 & HE2_header_compr[27];


--HE2_header_compr[51] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[51]
--operation mode is normal

HE2_header_compr[51]_lut_out = XD2_header_1.timestamp[19] & (XD2_header_0.timestamp[19] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[19] & XD2_header_0.timestamp[19] & !XD2_rd_ptr[0];
HE2_header_compr[51] = DFFE(HE2_header_compr[51]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L483 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10870
--operation mode is normal

HE2L483 = HE2L283 # HE2L383 # HE2_header_compr[51] & HE2L773;


--HE1L232 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~164
--operation mode is normal

HE1L232 = HE1_ram_data_hdr[4] & (!HE1L933 # !HE1L813);


--HE1_header_compr[12] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[12]
--operation mode is normal

HE1_header_compr[12]_lut_out = XD1_header_1.chargestamp[12] & (XD1_header_0.chargestamp[12] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[12] & XD1_header_0.chargestamp[12] & !XD1_rd_ptr[0];
HE1_header_compr[12] = DFFE(HE1_header_compr[12]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L983 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10956
--operation mode is normal

HE1L983 = HE1_header_compr[12] & HE1L043 & HE1_ram_address_header[3] & HE1L91Q;


--HE1_header_compr[20] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[20]
--operation mode is normal

HE1_header_compr[20]_lut_out = XD1_header_1.chargestamp[20] & (XD1_header_0.chargestamp[20] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[20] & XD1_header_0.chargestamp[20] & !XD1_rd_ptr[0];
HE1_header_compr[20] = DFFE(HE1_header_compr[20]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L093 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10957
--operation mode is normal

HE1L093 = HE1L232 # HE1L983 # HE1_header_compr[20] & HE1L343;


--HE1_header_compr[36] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[36]
--operation mode is normal

HE1_header_compr[36]_lut_out = XD1_header_1.timestamp[4] & (XD1_header_0.timestamp[4] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[4] & XD1_header_0.timestamp[4] & !XD1_rd_ptr[0];
HE1_header_compr[36] = DFFE(HE1_header_compr[36]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L193 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10958
--operation mode is normal

HE1L193 = HE1_header_compr[36] & HE1L643 & HE1L312 & HE1_ram_address_header[1];


--HE1_header_compr[28] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[28]
--operation mode is normal

HE1_header_compr[28]_lut_out = XD1_header_1.chargestamp[28] & (XD1_header_0.chargestamp[28] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[28] & XD1_header_0.chargestamp[28] & !XD1_rd_ptr[0];
HE1_header_compr[28] = DFFE(HE1_header_compr[28]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L293 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10959
--operation mode is normal

HE1L293 = HE1_header_compr[28] & HE1L333 & HE1L433 & !HE1_ram_address_header[2];


--HE1_header_compr[44] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[44]
--operation mode is normal

HE1_header_compr[44]_lut_out = XD1_header_1.timestamp[12] & (XD1_header_0.timestamp[12] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[12] & XD1_header_0.timestamp[12] & !XD1_rd_ptr[0];
HE1_header_compr[44] = DFFE(HE1_header_compr[44]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L393 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10960
--operation mode is normal

HE1L393 = HE1L193 # HE1L293 # HE1_header_compr[44] & HE1L553;


--HE1_header_compr[52] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[52]
--operation mode is normal

HE1_header_compr[52]_lut_out = XD1_header_1.timestamp[20] & (XD1_header_0.timestamp[20] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[20] & XD1_header_0.timestamp[20] & !XD1_rd_ptr[0];
HE1_header_compr[52] = DFFE(HE1_header_compr[52]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[60] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[60]
--operation mode is normal

HE1_header_compr[60]_lut_out = XD1_header_1.timestamp[28] & (XD1_header_0.timestamp[28] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[28] & XD1_header_0.timestamp[28] & !XD1_rd_ptr[0];
HE1_header_compr[60] = DFFE(HE1_header_compr[60]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L871 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~526
--operation mode is normal

HE1L871 = HE1L612 & HE1_header_compr[60] & !HE1L712 # !HE1L612 & HE1_header_compr[52];


--HE1L002 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~634
--operation mode is normal

HE1L002 = HE1L712 & (HE1_ram_address_header[1] # HE1_ram_address_header[2] # !HE1L373);


--HE1_header_compr[84] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[84]
--operation mode is normal

HE1_header_compr[84]_lut_out = XD1_header_1.trigger_word[2] & (XD1_header_0.trigger_word[2] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[2] & XD1_header_0.trigger_word[2] & !XD1_rd_ptr[0];
HE1_header_compr[84] = DFFE(HE1_header_compr[84]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L971 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~527
--operation mode is normal

HE1L971 = HE1_header_compr[84] & HE1L812 & HE1L912 & !HE1L022;


--HE1L081 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~528
--operation mode is normal

HE1L081 = HE1L812 & HE1L912 & HE1L122 & HE1L022;


--HE1_header_compr[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[4]
--operation mode is normal

HE1_header_compr[4]_lut_out = XD1_header_1.chargestamp[4] & (XD1_header_0.chargestamp[4] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[4] & XD1_header_0.chargestamp[4] & !XD1_rd_ptr[0];
HE1_header_compr[4] = DFFE(HE1_header_compr[4]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L181 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~529
--operation mode is normal

HE1L181 = HE1_header_compr[4] & HE1L414 & (HE1_ram_address_header[2] # !HE1L153);


--HE1_header_compr[100] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[100]
--operation mode is normal

HE1_header_compr[100]_lut_out = XD1_header_1.timestamp[36] & (XD1_header_0.timestamp[36] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[36] & XD1_header_0.timestamp[36] & !XD1_rd_ptr[0];
HE1_header_compr[100] = DFFE(HE1_header_compr[100]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[108] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[108]
--operation mode is normal

HE1_header_compr[108]_lut_out = XD1_header_1.timestamp[44] & (XD1_header_0.timestamp[44] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[44] & XD1_header_0.timestamp[44] & !XD1_rd_ptr[0];
HE1_header_compr[108] = DFFE(HE1_header_compr[108]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L281 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~530
--operation mode is normal

HE1L281 = HE1L222 & HE1_header_compr[108] & !HE1L322 # !HE1L222 & HE1_header_compr[100];


--HE1L381 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~531
--operation mode is normal

HE1L381 = HE1L971 # HE1L081 & (HE1L181 # HE1L281);


--HE1_header_compr[68] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[68]
--operation mode is normal

HE1_header_compr[68]_lut_out = HE1_hit_size_in_header[4];
HE1_header_compr[68] = DFFE(HE1_header_compr[68]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[76] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[76]
--operation mode is normal

HE1_header_compr[76]_lut_out = XD1_header_1.ATWDsize[0] & (XD1_header_0.ATWDsize[0] # XD1_rd_ptr[0]) # !XD1_header_1.ATWDsize[0] & XD1_header_0.ATWDsize[0] & !XD1_rd_ptr[0];
HE1_header_compr[76] = DFFE(HE1_header_compr[76]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L481 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~532
--operation mode is normal

HE1L481 = HE1L812 & HE1_header_compr[76] & !HE1L912 # !HE1L812 & HE1_header_compr[68];


--HE1L581 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i275~533
--operation mode is normal

HE1L581 = HE1L871 # HE1L002 & (HE1L381 # HE1L481);


--HE1L493 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10961
--operation mode is normal

HE1L493 = HE1L393 # HE1L843 & HE1L581;


--HE2L142 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~164
--operation mode is normal

HE2L142 = HE2_ram_data_hdr[4] & (!HE2L843 # !HE2L623);


--HE2_header_compr[12] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[12]
--operation mode is normal

HE2_header_compr[12]_lut_out = XD2_header_1.chargestamp[12] & (XD2_header_0.chargestamp[12] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[12] & XD2_header_0.chargestamp[12] & !XD2_rd_ptr[0];
HE2_header_compr[12] = DFFE(HE2_header_compr[12]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L583 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10872
--operation mode is normal

HE2L583 = HE2_header_compr[12] & HE2L943 & HE2_ram_address_header[3] & HE2L91Q;


--HE2_header_compr[20] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[20]
--operation mode is normal

HE2_header_compr[20]_lut_out = XD2_header_1.chargestamp[20] & (XD2_header_0.chargestamp[20] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[20] & XD2_header_0.chargestamp[20] & !XD2_rd_ptr[0];
HE2_header_compr[20] = DFFE(HE2_header_compr[20]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L683 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10873
--operation mode is normal

HE2L683 = HE2L142 # HE2L583 # HE2_header_compr[20] & HE2L253;


--HE2_header_compr[36] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[36]
--operation mode is normal

HE2_header_compr[36]_lut_out = XD2_header_1.timestamp[4] & (XD2_header_0.timestamp[4] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[4] & XD2_header_0.timestamp[4] & !XD2_rd_ptr[0];
HE2_header_compr[36] = DFFE(HE2_header_compr[36]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L783 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10874
--operation mode is normal

HE2L783 = HE2_header_compr[36] & HE2L553 & HE2L022 & HE2_ram_address_header[1];


--HE2_header_compr[28] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[28]
--operation mode is normal

HE2_header_compr[28]_lut_out = XD2_header_1.chargestamp[28] & (XD2_header_0.chargestamp[28] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[28] & XD2_header_0.chargestamp[28] & !XD2_rd_ptr[0];
HE2_header_compr[28] = DFFE(HE2_header_compr[28]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L883 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10875
--operation mode is normal

HE2L883 = HE2_header_compr[28] & HE2L143 & HE2L243 & !HE2_ram_address_header[2];


--HE2_header_compr[44] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[44]
--operation mode is normal

HE2_header_compr[44]_lut_out = XD2_header_1.timestamp[12] & (XD2_header_0.timestamp[12] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[12] & XD2_header_0.timestamp[12] & !XD2_rd_ptr[0];
HE2_header_compr[44] = DFFE(HE2_header_compr[44]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L983 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10876
--operation mode is normal

HE2L983 = HE2L783 # HE2L883 # HE2_header_compr[44] & HE2L363;


--HE2L581 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~525
--operation mode is normal

HE2L581 = HE2L522 & HE2L622 & HE2L822 & HE2L722;


--HE2_header_compr[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[4]
--operation mode is normal

HE2_header_compr[4]_lut_out = XD2_header_1.chargestamp[4] & (XD2_header_0.chargestamp[4] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[4] & XD2_header_0.chargestamp[4] & !XD2_rd_ptr[0];
HE2_header_compr[4] = DFFE(HE2_header_compr[4]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L093 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10877
--operation mode is normal

HE2L093 = HE2_ram_address_header[1] # HE2_ram_address_header[2];


--HE2L132 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~15
--operation mode is normal

HE2L132 = HE2L093 # HE2_ram_address_header[0] # HE2_ram_address_header[3] # !HE2L014;


--HE2L681 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~526
--operation mode is normal

HE2L681 = HE2_header_compr[4] & HE2L922 & HE2L132 & HE2L032;


--HE2_header_compr[100] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[100]
--operation mode is normal

HE2_header_compr[100]_lut_out = XD2_header_1.timestamp[36] & (XD2_header_0.timestamp[36] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[36] & XD2_header_0.timestamp[36] & !XD2_rd_ptr[0];
HE2_header_compr[100] = DFFE(HE2_header_compr[100]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L193 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10878
--operation mode is normal

HE2L193 = HE2L014 & !HE2_ram_address_header[0] & !HE2_ram_address_header[3];


--HE2L781 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~527
--operation mode is normal

HE2L781 = HE2_header_compr[100] & HE2L193 & HE2_ram_address_header[1] & !HE2_ram_address_header[2];


--HE2_header_compr[108] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[108]
--operation mode is normal

HE2_header_compr[108]_lut_out = XD2_header_1.timestamp[44] & (XD2_header_0.timestamp[44] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[44] & XD2_header_0.timestamp[44] & !XD2_rd_ptr[0];
HE2_header_compr[108] = DFFE(HE2_header_compr[108]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L881 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~528
--operation mode is normal

HE2L881 = HE2_header_compr[108] & HE2L922 & !HE2L032;


--HE2L981 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~529
--operation mode is normal

HE2L981 = HE2L581 & (HE2L681 # HE2L781 # HE2L881);


--HE2_header_compr[84] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[84]
--operation mode is normal

HE2_header_compr[84]_lut_out = XD2_header_1.trigger_word[2] & (XD2_header_0.trigger_word[2] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[2] & XD2_header_0.trigger_word[2] & !XD2_rd_ptr[0];
HE2_header_compr[84] = DFFE(HE2_header_compr[84]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L091 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~530
--operation mode is normal

HE2L091 = HE2_header_compr[84] & HE2L522 & HE2L622 & !HE2L722;


--HE2_header_compr[68] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[68]
--operation mode is normal

HE2_header_compr[68]_lut_out = HE2_hit_size_in_header[4];
HE2_header_compr[68] = DFFE(HE2_header_compr[68]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[76] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[76]
--operation mode is normal

HE2_header_compr[76]_lut_out = XD2_header_1.ATWDsize[0] & (XD2_header_0.ATWDsize[0] # XD2_rd_ptr[0]) # !XD2_header_1.ATWDsize[0] & XD2_header_0.ATWDsize[0] & !XD2_rd_ptr[0];
HE2_header_compr[76] = DFFE(HE2_header_compr[76]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L191 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~531
--operation mode is normal

HE2L191 = HE2L522 & HE2_header_compr[76] & !HE2L622 # !HE2L522 & HE2_header_compr[68];


--HE2L291 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~532
--operation mode is normal

HE2L291 = HE2L002 & (HE2L981 # HE2L091 # HE2L191);


--HE2_header_compr[52] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[52]
--operation mode is normal

HE2_header_compr[52]_lut_out = XD2_header_1.timestamp[20] & (XD2_header_0.timestamp[20] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[20] & XD2_header_0.timestamp[20] & !XD2_rd_ptr[0];
HE2_header_compr[52] = DFFE(HE2_header_compr[52]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[60] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[60]
--operation mode is normal

HE2_header_compr[60]_lut_out = XD2_header_1.timestamp[28] & (XD2_header_0.timestamp[28] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[28] & XD2_header_0.timestamp[28] & !XD2_rd_ptr[0];
HE2_header_compr[60] = DFFE(HE2_header_compr[60]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L391 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i275~533
--operation mode is normal

HE2L391 = HE2L322 & HE2_header_compr[60] & !HE2L422 # !HE2L322 & HE2_header_compr[52];


--HE2L293 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10879
--operation mode is normal

HE2L293 = HE2L983 # HE2L753 & (HE2L291 # HE2L391);


--HE1L332 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~167
--operation mode is normal

HE1L332 = HE1_ram_data_hdr[5] & (!HE1L933 # !HE1L813);


--HE1_header_compr[13] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[13]
--operation mode is normal

HE1_header_compr[13]_lut_out = XD1_header_1.chargestamp[13] & (XD1_header_0.chargestamp[13] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[13] & XD1_header_0.chargestamp[13] & !XD1_rd_ptr[0];
HE1_header_compr[13] = DFFE(HE1_header_compr[13]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L593 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10963
--operation mode is normal

HE1L593 = HE1_header_compr[13] & HE1L043 & HE1_ram_address_header[3] & HE1L91Q;


--HE1_header_compr[21] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[21]
--operation mode is normal

HE1_header_compr[21]_lut_out = XD1_header_1.chargestamp[21] & (XD1_header_0.chargestamp[21] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[21] & XD1_header_0.chargestamp[21] & !XD1_rd_ptr[0];
HE1_header_compr[21] = DFFE(HE1_header_compr[21]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L693 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10964
--operation mode is normal

HE1L693 = HE1L332 # HE1L593 # HE1_header_compr[21] & HE1L343;


--HE1_header_compr[37] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[37]
--operation mode is normal

HE1_header_compr[37]_lut_out = XD1_header_1.timestamp[5] & (XD1_header_0.timestamp[5] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[5] & XD1_header_0.timestamp[5] & !XD1_rd_ptr[0];
HE1_header_compr[37] = DFFE(HE1_header_compr[37]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L793 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10965
--operation mode is normal

HE1L793 = HE1_header_compr[37] & HE1L643 & HE1L312 & HE1_ram_address_header[1];


--HE1_header_compr[29] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[29]
--operation mode is normal

HE1_header_compr[29]_lut_out = XD1_header_1.chargestamp[29] & (XD1_header_0.chargestamp[29] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[29] & XD1_header_0.chargestamp[29] & !XD1_rd_ptr[0];
HE1_header_compr[29] = DFFE(HE1_header_compr[29]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L893 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10966
--operation mode is normal

HE1L893 = HE1_header_compr[29] & HE1L333 & HE1L433 & !HE1_ram_address_header[2];


--HE1_header_compr[45] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[45]
--operation mode is normal

HE1_header_compr[45]_lut_out = XD1_header_1.timestamp[13] & (XD1_header_0.timestamp[13] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[13] & XD1_header_0.timestamp[13] & !XD1_rd_ptr[0];
HE1_header_compr[45] = DFFE(HE1_header_compr[45]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L993 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10967
--operation mode is normal

HE1L993 = HE1L793 # HE1L893 # HE1_header_compr[45] & HE1L553;


--HE1_header_compr[53] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[53]
--operation mode is normal

HE1_header_compr[53]_lut_out = XD1_header_1.timestamp[21] & (XD1_header_0.timestamp[21] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[21] & XD1_header_0.timestamp[21] & !XD1_rd_ptr[0];
HE1_header_compr[53] = DFFE(HE1_header_compr[53]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[61] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[61]
--operation mode is normal

HE1_header_compr[61]_lut_out = XD1_header_1.timestamp[29] & (XD1_header_0.timestamp[29] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[29] & XD1_header_0.timestamp[29] & !XD1_rd_ptr[0];
HE1_header_compr[61] = DFFE(HE1_header_compr[61]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L171 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~522
--operation mode is normal

HE1L171 = HE1L612 & HE1_header_compr[61] & !HE1L712 # !HE1L612 & HE1_header_compr[53];


--HE1_header_compr[85] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[85]
--operation mode is normal

HE1_header_compr[85]_lut_out = XD1_header_1.trigger_word[3] & (XD1_header_0.trigger_word[3] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[3] & XD1_header_0.trigger_word[3] & !XD1_rd_ptr[0];
HE1_header_compr[85] = DFFE(HE1_header_compr[85]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L271 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~523
--operation mode is normal

HE1L271 = HE1_header_compr[85] & HE1L812 & HE1L912 & !HE1L022;


--HE1_header_compr[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[5]
--operation mode is normal

HE1_header_compr[5]_lut_out = XD1_header_1.chargestamp[5] & (XD1_header_0.chargestamp[5] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[5] & XD1_header_0.chargestamp[5] & !XD1_rd_ptr[0];
HE1_header_compr[5] = DFFE(HE1_header_compr[5]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L371 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~524
--operation mode is normal

HE1L371 = HE1_header_compr[5] & HE1L414 & (HE1_ram_address_header[2] # !HE1L153);


--HE1_header_compr[101] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[101]
--operation mode is normal

HE1_header_compr[101]_lut_out = XD1_header_1.timestamp[37] & (XD1_header_0.timestamp[37] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[37] & XD1_header_0.timestamp[37] & !XD1_rd_ptr[0];
HE1_header_compr[101] = DFFE(HE1_header_compr[101]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[109] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[109]
--operation mode is normal

HE1_header_compr[109]_lut_out = XD1_header_1.timestamp[45] & (XD1_header_0.timestamp[45] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[45] & XD1_header_0.timestamp[45] & !XD1_rd_ptr[0];
HE1_header_compr[109] = DFFE(HE1_header_compr[109]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L471 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~525
--operation mode is normal

HE1L471 = HE1L222 & HE1_header_compr[109] & !HE1L322 # !HE1L222 & HE1_header_compr[101];


--HE1L571 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~526
--operation mode is normal

HE1L571 = HE1L271 # HE1L081 & (HE1L371 # HE1L471);


--HE1_header_compr[69] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[69]
--operation mode is normal

HE1_header_compr[69]_lut_out = HE1_hit_size_in_header[5];
HE1_header_compr[69] = DFFE(HE1_header_compr[69]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[77] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[77]
--operation mode is normal

HE1_header_compr[77]_lut_out = XD1_header_1.ATWDsize[1] & (XD1_header_0.ATWDsize[1] # XD1_rd_ptr[0]) # !XD1_header_1.ATWDsize[1] & XD1_header_0.ATWDsize[1] & !XD1_rd_ptr[0];
HE1_header_compr[77] = DFFE(HE1_header_compr[77]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L671 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~527
--operation mode is normal

HE1L671 = HE1L812 & HE1_header_compr[77] & !HE1L912 # !HE1L812 & HE1_header_compr[69];


--HE1L771 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i274~528
--operation mode is normal

HE1L771 = HE1L171 # HE1L002 & (HE1L571 # HE1L671);


--HE1L004 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10968
--operation mode is normal

HE1L004 = HE1L993 # HE1L843 & HE1L771;


--HE2L242 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~167
--operation mode is normal

HE2L242 = HE2_ram_data_hdr[5] & (!HE2L843 # !HE2L623);


--HE2_header_compr[13] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[13]
--operation mode is normal

HE2_header_compr[13]_lut_out = XD2_header_1.chargestamp[13] & (XD2_header_0.chargestamp[13] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[13] & XD2_header_0.chargestamp[13] & !XD2_rd_ptr[0];
HE2_header_compr[13] = DFFE(HE2_header_compr[13]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L393 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10881
--operation mode is normal

HE2L393 = HE2_header_compr[13] & HE2L943 & HE2_ram_address_header[3] & HE2L91Q;


--HE2_header_compr[21] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[21]
--operation mode is normal

HE2_header_compr[21]_lut_out = XD2_header_1.chargestamp[21] & (XD2_header_0.chargestamp[21] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[21] & XD2_header_0.chargestamp[21] & !XD2_rd_ptr[0];
HE2_header_compr[21] = DFFE(HE2_header_compr[21]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L493 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10882
--operation mode is normal

HE2L493 = HE2L242 # HE2L393 # HE2_header_compr[21] & HE2L253;


--HE2_header_compr[37] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[37]
--operation mode is normal

HE2_header_compr[37]_lut_out = XD2_header_1.timestamp[5] & (XD2_header_0.timestamp[5] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[5] & XD2_header_0.timestamp[5] & !XD2_rd_ptr[0];
HE2_header_compr[37] = DFFE(HE2_header_compr[37]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L593 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10883
--operation mode is normal

HE2L593 = HE2_header_compr[37] & HE2L553 & HE2L022 & HE2_ram_address_header[1];


--HE2_header_compr[29] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[29]
--operation mode is normal

HE2_header_compr[29]_lut_out = XD2_header_1.chargestamp[29] & (XD2_header_0.chargestamp[29] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[29] & XD2_header_0.chargestamp[29] & !XD2_rd_ptr[0];
HE2_header_compr[29] = DFFE(HE2_header_compr[29]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L693 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10884
--operation mode is normal

HE2L693 = HE2_header_compr[29] & HE2L143 & HE2L243 & !HE2_ram_address_header[2];


--HE2_header_compr[45] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[45]
--operation mode is normal

HE2_header_compr[45]_lut_out = XD2_header_1.timestamp[13] & (XD2_header_0.timestamp[13] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[13] & XD2_header_0.timestamp[13] & !XD2_rd_ptr[0];
HE2_header_compr[45] = DFFE(HE2_header_compr[45]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L793 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10885
--operation mode is normal

HE2L793 = HE2L593 # HE2L693 # HE2_header_compr[45] & HE2L363;


--HE2_header_compr[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[5]
--operation mode is normal

HE2_header_compr[5]_lut_out = XD2_header_1.chargestamp[5] & (XD2_header_0.chargestamp[5] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[5] & XD2_header_0.chargestamp[5] & !XD2_rd_ptr[0];
HE2_header_compr[5] = DFFE(HE2_header_compr[5]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L771 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~520
--operation mode is normal

HE2L771 = HE2_header_compr[5] & HE2L922 & HE2L132 & HE2L032;


--HE2_header_compr[101] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[101]
--operation mode is normal

HE2_header_compr[101]_lut_out = XD2_header_1.timestamp[37] & (XD2_header_0.timestamp[37] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[37] & XD2_header_0.timestamp[37] & !XD2_rd_ptr[0];
HE2_header_compr[101] = DFFE(HE2_header_compr[101]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L871 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~521
--operation mode is normal

HE2L871 = HE2_header_compr[101] & HE2L193 & HE2_ram_address_header[1] & !HE2_ram_address_header[2];


--HE2_header_compr[109] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[109]
--operation mode is normal

HE2_header_compr[109]_lut_out = XD2_header_1.timestamp[45] & (XD2_header_0.timestamp[45] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[45] & XD2_header_0.timestamp[45] & !XD2_rd_ptr[0];
HE2_header_compr[109] = DFFE(HE2_header_compr[109]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L971 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~522
--operation mode is normal

HE2L971 = HE2_header_compr[109] & HE2L922 & !HE2L032;


--HE2L081 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~523
--operation mode is normal

HE2L081 = HE2L581 & (HE2L771 # HE2L871 # HE2L971);


--HE2_header_compr[85] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[85]
--operation mode is normal

HE2_header_compr[85]_lut_out = XD2_header_1.trigger_word[3] & (XD2_header_0.trigger_word[3] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[3] & XD2_header_0.trigger_word[3] & !XD2_rd_ptr[0];
HE2_header_compr[85] = DFFE(HE2_header_compr[85]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L181 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~524
--operation mode is normal

HE2L181 = HE2_header_compr[85] & HE2L522 & HE2L622 & !HE2L722;


--HE2_header_compr[69] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[69]
--operation mode is normal

HE2_header_compr[69]_lut_out = HE2_hit_size_in_header[5];
HE2_header_compr[69] = DFFE(HE2_header_compr[69]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[77] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[77]
--operation mode is normal

HE2_header_compr[77]_lut_out = XD2_header_1.ATWDsize[1] & (XD2_header_0.ATWDsize[1] # XD2_rd_ptr[0]) # !XD2_header_1.ATWDsize[1] & XD2_header_0.ATWDsize[1] & !XD2_rd_ptr[0];
HE2_header_compr[77] = DFFE(HE2_header_compr[77]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L281 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~525
--operation mode is normal

HE2L281 = HE2L522 & HE2_header_compr[77] & !HE2L622 # !HE2L522 & HE2_header_compr[69];


--HE2L381 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~526
--operation mode is normal

HE2L381 = HE2L002 & (HE2L081 # HE2L181 # HE2L281);


--HE2_header_compr[53] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[53]
--operation mode is normal

HE2_header_compr[53]_lut_out = XD2_header_1.timestamp[21] & (XD2_header_0.timestamp[21] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[21] & XD2_header_0.timestamp[21] & !XD2_rd_ptr[0];
HE2_header_compr[53] = DFFE(HE2_header_compr[53]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[61] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[61]
--operation mode is normal

HE2_header_compr[61]_lut_out = XD2_header_1.timestamp[29] & (XD2_header_0.timestamp[29] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[29] & XD2_header_0.timestamp[29] & !XD2_rd_ptr[0];
HE2_header_compr[61] = DFFE(HE2_header_compr[61]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L481 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i274~527
--operation mode is normal

HE2L481 = HE2L322 & HE2_header_compr[61] & !HE2L422 # !HE2L322 & HE2_header_compr[53];


--HE2L893 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10886
--operation mode is normal

HE2L893 = HE2L793 # HE2L753 & (HE2L381 # HE2L481);


--HE1L432 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~170
--operation mode is normal

HE1L432 = HE1_ram_data_hdr[6] & (!HE1L933 # !HE1L813);


--HE1_header_compr[14] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[14]
--operation mode is normal

HE1_header_compr[14]_lut_out = XD1_header_1.chargestamp[14] & (XD1_header_0.chargestamp[14] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[14] & XD1_header_0.chargestamp[14] & !XD1_rd_ptr[0];
HE1_header_compr[14] = DFFE(HE1_header_compr[14]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L104 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10970
--operation mode is normal

HE1L104 = HE1_header_compr[14] & HE1L043 & HE1_ram_address_header[3] & HE1L91Q;


--HE1_header_compr[22] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[22]
--operation mode is normal

HE1_header_compr[22]_lut_out = XD1_header_1.chargestamp[22] & (XD1_header_0.chargestamp[22] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[22] & XD1_header_0.chargestamp[22] & !XD1_rd_ptr[0];
HE1_header_compr[22] = DFFE(HE1_header_compr[22]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L204 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10971
--operation mode is normal

HE1L204 = HE1L432 # HE1L104 # HE1_header_compr[22] & HE1L343;


--HE1_header_compr[38] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[38]
--operation mode is normal

HE1_header_compr[38]_lut_out = XD1_header_1.timestamp[6] & (XD1_header_0.timestamp[6] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[6] & XD1_header_0.timestamp[6] & !XD1_rd_ptr[0];
HE1_header_compr[38] = DFFE(HE1_header_compr[38]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L304 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10972
--operation mode is normal

HE1L304 = HE1_header_compr[38] & HE1L643 & HE1L312 & HE1_ram_address_header[1];


--HE1_header_compr[30] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[30]
--operation mode is normal

HE1_header_compr[30]_lut_out = XD1_header_1.chargestamp[30] & (XD1_header_0.chargestamp[30] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[30] & XD1_header_0.chargestamp[30] & !XD1_rd_ptr[0];
HE1_header_compr[30] = DFFE(HE1_header_compr[30]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L404 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10973
--operation mode is normal

HE1L404 = HE1_header_compr[30] & HE1L333 & HE1L433 & !HE1_ram_address_header[2];


--HE1_header_compr[46] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[46]
--operation mode is normal

HE1_header_compr[46]_lut_out = XD1_header_1.timestamp[14] & (XD1_header_0.timestamp[14] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[14] & XD1_header_0.timestamp[14] & !XD1_rd_ptr[0];
HE1_header_compr[46] = DFFE(HE1_header_compr[46]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L504 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10974
--operation mode is normal

HE1L504 = HE1L304 # HE1L404 # HE1_header_compr[46] & HE1L553;


--HE2L342 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~170
--operation mode is normal

HE2L342 = HE2_ram_data_hdr[6] & (!HE2L843 # !HE2L623);


--HE2_header_compr[14] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[14]
--operation mode is normal

HE2_header_compr[14]_lut_out = XD2_header_1.chargestamp[14] & (XD2_header_0.chargestamp[14] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[14] & XD2_header_0.chargestamp[14] & !XD2_rd_ptr[0];
HE2_header_compr[14] = DFFE(HE2_header_compr[14]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L993 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10888
--operation mode is normal

HE2L993 = HE2_header_compr[14] & HE2L943 & HE2_ram_address_header[3] & HE2L91Q;


--HE2_header_compr[22] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[22]
--operation mode is normal

HE2_header_compr[22]_lut_out = XD2_header_1.chargestamp[22] & (XD2_header_0.chargestamp[22] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[22] & XD2_header_0.chargestamp[22] & !XD2_rd_ptr[0];
HE2_header_compr[22] = DFFE(HE2_header_compr[22]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L004 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10889
--operation mode is normal

HE2L004 = HE2L342 # HE2L993 # HE2_header_compr[22] & HE2L253;


--HE2_header_compr[38] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[38]
--operation mode is normal

HE2_header_compr[38]_lut_out = XD2_header_1.timestamp[6] & (XD2_header_0.timestamp[6] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[6] & XD2_header_0.timestamp[6] & !XD2_rd_ptr[0];
HE2_header_compr[38] = DFFE(HE2_header_compr[38]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L104 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10890
--operation mode is normal

HE2L104 = HE2_header_compr[38] & HE2L553 & HE2L022 & HE2_ram_address_header[1];


--HE2_header_compr[30] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[30]
--operation mode is normal

HE2_header_compr[30]_lut_out = XD2_header_1.chargestamp[30] & (XD2_header_0.chargestamp[30] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[30] & XD2_header_0.chargestamp[30] & !XD2_rd_ptr[0];
HE2_header_compr[30] = DFFE(HE2_header_compr[30]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L204 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10891
--operation mode is normal

HE2L204 = HE2_header_compr[30] & HE2L143 & HE2L243 & !HE2_ram_address_header[2];


--HE2_header_compr[46] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[46]
--operation mode is normal

HE2_header_compr[46]_lut_out = XD2_header_1.timestamp[14] & (XD2_header_0.timestamp[14] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[14] & XD2_header_0.timestamp[14] & !XD2_rd_ptr[0];
HE2_header_compr[46] = DFFE(HE2_header_compr[46]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L304 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10892
--operation mode is normal

HE2L304 = HE2L104 # HE2L204 # HE2_header_compr[46] & HE2L363;


--HE1_header_compr[127] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[127]
--operation mode is normal

HE1_header_compr[127]_lut_out = HE1L21Q & (HE1_header_compr[127] # HE1L71Q # HE1L61Q);
HE1_header_compr[127] = DFFE(HE1_header_compr[127]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE1L532 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~1300
--operation mode is normal

HE1L532 = HE1_header_compr[127] & HE1L81Q;


--HE1L604 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10976
--operation mode is normal

HE1L604 = HE1L532 # HE1_ram_data_hdr[7] & (!HE1L933 # !HE1L813);


--HE1_header_compr[15] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[15]
--operation mode is normal

HE1_header_compr[15]_lut_out = XD1_header_1.chargestamp[15] & (XD1_header_0.chargestamp[15] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[15] & XD1_header_0.chargestamp[15] & !XD1_rd_ptr[0];
HE1_header_compr[15] = DFFE(HE1_header_compr[15]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L704 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10977
--operation mode is normal

HE1L704 = HE1_header_compr[15] & HE1L043 & HE1_ram_address_header[3] & HE1L91Q;


--HE1_header_compr[23] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[23]
--operation mode is normal

HE1_header_compr[23]_lut_out = XD1_header_1.chargestamp[23] & (XD1_header_0.chargestamp[23] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[23] & XD1_header_0.chargestamp[23] & !XD1_rd_ptr[0];
HE1_header_compr[23] = DFFE(HE1_header_compr[23]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L804 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10978
--operation mode is normal

HE1L804 = HE1L604 # HE1L704 # HE1_header_compr[23] & HE1L343;


--HE2_header_compr[127] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[127]
--operation mode is normal

HE2_header_compr[127]_lut_out = HE2L21Q & (HE2_header_compr[127] # HE2L71Q # HE2L61Q);
HE2_header_compr[127] = DFFE(HE2_header_compr[127]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--HE2L442 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~1268
--operation mode is normal

HE2L442 = HE2_header_compr[127] & HE2L81Q;


--HE2L404 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10894
--operation mode is normal

HE2L404 = HE2L442 # HE2_ram_data_hdr[7] & (!HE2L843 # !HE2L623);


--HE2_header_compr[15] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[15]
--operation mode is normal

HE2_header_compr[15]_lut_out = XD2_header_1.chargestamp[15] & (XD2_header_0.chargestamp[15] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[15] & XD2_header_0.chargestamp[15] & !XD2_rd_ptr[0];
HE2_header_compr[15] = DFFE(HE2_header_compr[15]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L504 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10895
--operation mode is normal

HE2L504 = HE2_header_compr[15] & HE2L943 & HE2_ram_address_header[3] & HE2L91Q;


--HE2_header_compr[23] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[23]
--operation mode is normal

HE2_header_compr[23]_lut_out = XD2_header_1.chargestamp[23] & (XD2_header_0.chargestamp[23] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[23] & XD2_header_0.chargestamp[23] & !XD2_rd_ptr[0];
HE2_header_compr[23] = DFFE(HE2_header_compr[23]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L604 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10896
--operation mode is normal

HE2L604 = HE2L404 # HE2L504 # HE2_header_compr[23] & HE2L253;


--HE2_header_compr[47] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[47]
--operation mode is normal

HE2_header_compr[47]_lut_out = XD2_header_1.timestamp[15] & (XD2_header_0.timestamp[15] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[15] & XD2_header_0.timestamp[15] & !XD2_rd_ptr[0];
HE2_header_compr[47] = DFFE(HE2_header_compr[47]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L704 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10897
--operation mode is normal

HE2L704 = HE2_header_compr[47] & HE2L022 & HE2L122 & !HE2L222;


--HE2_header_compr[31] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[31]
--operation mode is normal

HE2_header_compr[31]_lut_out = XD2_header_1.chargestamp[31] & (XD2_header_0.chargestamp[31] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[31] & XD2_header_0.chargestamp[31] & !XD2_rd_ptr[0];
HE2_header_compr[31] = DFFE(HE2_header_compr[31]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[39] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[39]
--operation mode is normal

HE2_header_compr[39]_lut_out = XD2_header_1.timestamp[7] & (XD2_header_0.timestamp[7] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[7] & XD2_header_0.timestamp[7] & !XD2_rd_ptr[0];
HE2_header_compr[39] = DFFE(HE2_header_compr[39]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L804 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10898
--operation mode is normal

HE2L804 = HE2L022 & HE2_header_compr[39] & !HE2L122 # !HE2L022 & HE2_header_compr[31];


--HE2_header_compr[55] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[55]
--operation mode is normal

HE2_header_compr[55]_lut_out = XD2_header_1.timestamp[23] & (XD2_header_0.timestamp[23] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[23] & XD2_header_0.timestamp[23] & !XD2_rd_ptr[0];
HE2_header_compr[55] = DFFE(HE2_header_compr[55]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L904 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10899
--operation mode is normal

HE2L904 = HE2L704 # HE2L804 # HE2_header_compr[55] & HE2L773;


--J1L68 is rate_meters:inst_rate_meters|i354~102
--operation mode is normal

J1L68 = (!R93_q[6] & !R93_q[7] & !R93_q[8] & !R93_q[9]) & CASCADE(J1L78);


--J1L07 is rate_meters:inst_rate_meters|i289~102
--operation mode is normal

J1L07 = (!R83_q[6] & !R83_q[7] & !R83_q[8] & !R83_q[9]) & CASCADE(J1L17);


--N1L51Q is xfer_time:Inst_xfer_time|AHB_load[14]~reg0
--operation mode is normal

N1L51Q_lut_out = !N1_i5 & (N1L43 & N1L241 # !N1L43 & N1L302Q);
N1L51Q = DFFE(N1L51Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1_COMM_ctrl_local.id[34] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[34]
--operation mode is normal

L1_COMM_ctrl_local.id[34]_lut_out = DF1_MASTERHWDATA[2];
L1_COMM_ctrl_local.id[34] = DFFE(L1_COMM_ctrl_local.id[34]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1_COMM_ctrl_local.id[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[2]
--operation mode is normal

L1_COMM_ctrl_local.id[2]_lut_out = DF1_MASTERHWDATA[2];
L1_COMM_ctrl_local.id[2] = DFFE(L1_COMM_ctrl_local.id[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L914 is slaveregister:inst_slaveregister|i4802~1027
--operation mode is normal

L1L914 = (L1_COMM_ctrl_local.id[34] & (L1_COMM_ctrl_local.id[2] # VE1L53Q) # !L1_COMM_ctrl_local.id[34] & L1_COMM_ctrl_local.id[2] & !VE1L53Q) & CASCADE(L1L324);


--L1L136 is slaveregister:inst_slaveregister|i5058~151
--operation mode is normal

L1L136 = (XE1L3Q & (L1_int_enable[2] # VE1L53Q) # !XE1L3Q & L1_int_enable[2] & !VE1L53Q) & CASCADE(L1L336);


--WC1_tx_dpr_waddr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[8]
--operation mode is normal

WC1_tx_dpr_waddr[8]_lut_out = L1_COMM_ctrl_local.tx_head[8];
WC1_tx_dpr_waddr[8] = DFFE(WC1_tx_dpr_waddr[8]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1_tx_dpr_waddr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[1]
--operation mode is normal

WC1_tx_dpr_waddr[1]_lut_out = L1_COMM_ctrl_local.tx_head[1];
WC1_tx_dpr_waddr[1] = DFFE(WC1_tx_dpr_waddr[1]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1_tx_dpr_waddr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[2]
--operation mode is normal

WC1_tx_dpr_waddr[2]_lut_out = L1_COMM_ctrl_local.tx_head[2];
WC1_tx_dpr_waddr[2] = DFFE(WC1_tx_dpr_waddr[2]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1_tx_dpr_waddr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[3]
--operation mode is normal

WC1_tx_dpr_waddr[3]_lut_out = L1_COMM_ctrl_local.tx_head[3];
WC1_tx_dpr_waddr[3] = DFFE(WC1_tx_dpr_waddr[3]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1_tx_dpr_waddr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[4]
--operation mode is normal

WC1_tx_dpr_waddr[4]_lut_out = L1_COMM_ctrl_local.tx_head[4];
WC1_tx_dpr_waddr[4] = DFFE(WC1_tx_dpr_waddr[4]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1_tx_dpr_waddr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[5]
--operation mode is normal

WC1_tx_dpr_waddr[5]_lut_out = L1_COMM_ctrl_local.tx_head[5];
WC1_tx_dpr_waddr[5] = DFFE(WC1_tx_dpr_waddr[5]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1_tx_dpr_waddr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[6]
--operation mode is normal

WC1_tx_dpr_waddr[6]_lut_out = L1_COMM_ctrl_local.tx_head[6];
WC1_tx_dpr_waddr[6] = DFFE(WC1_tx_dpr_waddr[6]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1_tx_dpr_waddr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[7]
--operation mode is normal

WC1_tx_dpr_waddr[7]_lut_out = L1_COMM_ctrl_local.tx_head[7];
WC1_tx_dpr_waddr[7] = DFFE(WC1_tx_dpr_waddr[7]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1_tx_dpr_waddr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[9]
--operation mode is normal

WC1_tx_dpr_waddr[9]_lut_out = L1_COMM_ctrl_local.tx_head[9];
WC1_tx_dpr_waddr[9] = DFFE(WC1_tx_dpr_waddr[9]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1_tx_dpr_waddr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[10]
--operation mode is normal

WC1_tx_dpr_waddr[10]_lut_out = L1_COMM_ctrl_local.tx_head[10];
WC1_tx_dpr_waddr[10] = DFFE(WC1_tx_dpr_waddr[10]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1_tx_dpr_waddr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[11]
--operation mode is normal

WC1_tx_dpr_waddr[11]_lut_out = L1_COMM_ctrl_local.tx_head[11];
WC1_tx_dpr_waddr[11] = DFFE(WC1_tx_dpr_waddr[11]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--WC1_tx_dpr_waddr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[12]
--operation mode is normal

WC1_tx_dpr_waddr[12]_lut_out = L1_COMM_ctrl_local.tx_head[12];
WC1_tx_dpr_waddr[12] = DFFE(WC1_tx_dpr_waddr[12]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--J1L26 is rate_meters:inst_rate_meters|i281~0
--operation mode is normal

J1L26 = R14_q[5] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L03 is rate_meters:inst_rate_meters|i217~0
--operation mode is normal

J1L03 = R04_q[5] & !L1_RM_ctrl_local.rm_rate_enable[1];


--Z1L911 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~350
--operation mode is normal

Z1L911 = Z1L721 # !Z1L28;


--Z1L421 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~365
--operation mode is normal

Z1L421 = (!Z1L48 & !Z1L68 & !Z1L88 & !Z1L09) & CASCADE(Z1L911);

--Z1L821 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~369
--operation mode is normal

Z1L821 = (!Z1L48 & !Z1L68 & !Z1L88 & !Z1L09) & CASCADE(Z1L911);


--U1_inst40[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[14]
--operation mode is normal

U1_inst40[14]_lut_out = R8_q[14];
U1_inst40[14] = DFFE(U1_inst40[14]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--U1_inst40[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[15]
--operation mode is normal

U1_inst40[15]_lut_out = R8_q[15];
U1_inst40[15] = DFFE(U1_inst40[15]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , DB1_DCMD_SEQ1);


--J1L92 is rate_meters:inst_rate_meters|i216~0
--operation mode is normal

J1L92 = R04_q[6] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L16 is rate_meters:inst_rate_meters|i280~0
--operation mode is normal

J1L16 = R14_q[6] & !L1_RM_ctrl_local.rm_rate_enable[0];


--T1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:DC_CTRAP|COM_OFF~29
--operation mode is normal

T1L81 = W1L81Q # T1_COM_OFF & (!XC1L26Q # !T1_SND_IDLE);


--L1_COMPR_ctrl_local.ATWDb0thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[6]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb0thres[6]_lut_out = DF1_MASTERHWDATA[6];
L1_COMPR_ctrl_local.ATWDb0thres[6] = DFFE(L1_COMPR_ctrl_local.ATWDb0thres[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L065 is slaveregister:inst_slaveregister|i5054~1113
--operation mode is normal

L1L065 = (L1_COMPR_ctrl_local.ATWDb0thres[6] & !VE1L53Q) & CASCADE(L1L426);


--L1_COMPR_ctrl_local.ATWDa2thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa2thres[6]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa2thres[6]_lut_out = DF1_MASTERHWDATA[6];
L1_COMPR_ctrl_local.ATWDa2thres[6] = DFFE(L1_COMPR_ctrl_local.ATWDa2thres[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1L165 is slaveregister:inst_slaveregister|i5054~1114
--operation mode is normal

L1L165 = (L1_COMPR_ctrl_local.ATWDa2thres[6] & (L1L743 # !VE1L14Q # !L1L492)) & CASCADE(L1L424);


--V1_inst16[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[6]
--operation mode is normal

V1_inst16[6]_lut_out = R81_q[6];
V1_inst16[6] = DFFE(V1_inst16[6]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1_COMM_ctrl_local.tx_head[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[6]
--operation mode is normal

L1_COMM_ctrl_local.tx_head[6]_lut_out = !BB1L7Q & (L1L8821 & DF1_MASTERHWDATA[6] # !L1L8821 & L1_COMM_ctrl_local.tx_head[6]);
L1_COMM_ctrl_local.tx_head[6] = DFFE(L1_COMM_ctrl_local.tx_head[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--L1L265 is slaveregister:inst_slaveregister|i5054~1115
--operation mode is normal

L1L265 = (V1_inst16[6] & (L1_COMM_ctrl_local.tx_head[6] # VE1L53Q) # !V1_inst16[6] & L1_COMM_ctrl_local.tx_head[6] & !VE1L53Q) & CASCADE(L1L365);


--L1L024 is slaveregister:inst_slaveregister|i4802~1028
--operation mode is normal

L1L024 = (L1L553 # L1L169 # VE1L73Q # !L1L613) & CASCADE(L1L053);


--L1_COMPR_ctrl_local.ATWDb0thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb0thres[8]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb0thres[8]_lut_out = DF1_MASTERHWDATA[8];
L1_COMPR_ctrl_local.ATWDb0thres[8] = DFFE(L1_COMPR_ctrl_local.ATWDb0thres[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1_COMPR_ctrl_local.ATWDa0thres[8] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa0thres[8]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa0thres[8]_lut_out = DF1_MASTERHWDATA[8];
L1_COMPR_ctrl_local.ATWDa0thres[8] = DFFE(L1_COMPR_ctrl_local.ATWDa0thres[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L025 is slaveregister:inst_slaveregister|i5052~804
--operation mode is normal

L1L025 = (L1L753 & (L1_COMPR_ctrl_local.ATWDa0thres[8] # L1_COMPR_ctrl_local.ATWDb0thres[8] & L1L006) # !L1L753 & L1_COMPR_ctrl_local.ATWDb0thres[8] & L1L006) & CASCADE(L1L735);


--L1L124 is slaveregister:inst_slaveregister|i4802~1029
--operation mode is normal

L1L124 = (VE1L63Q & VE1L24Q & VE1L04Q) & CASCADE(L1L524);


--J1L45 is rate_meters:inst_rate_meters|i273~0
--operation mode is normal

J1L45 = R14_q[13] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L22 is rate_meters:inst_rate_meters|i209~0
--operation mode is normal

J1L22 = R04_q[13] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1_RM_rate_SPE[14] is rate_meters:inst_rate_meters|RM_rate_SPE[14]
--operation mode is normal

J1_RM_rate_SPE[14]_lut_out = R14_q[14];
J1_RM_rate_SPE[14] = DFFE(J1_RM_rate_SPE[14]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L222);


--J1_RM_rate_MPE[14] is rate_meters:inst_rate_meters|RM_rate_MPE[14]
--operation mode is normal

J1_RM_rate_MPE[14]_lut_out = R04_q[14];
J1_RM_rate_MPE[14] = DFFE(J1_RM_rate_MPE[14]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L881);


--L1L276 is slaveregister:inst_slaveregister|i5206~586
--operation mode is normal

L1L276 = VE1L63Q & J1_RM_rate_MPE[14] & !VE1L53Q # !VE1L63Q & J1_RM_rate_SPE[14] & VE1L53Q;


--L1L376 is slaveregister:inst_slaveregister|i5206~587
--operation mode is normal

L1L376 = L1_i1499 & L1_i1583 & L1L276 & !L1_i1653;


--B1L45Q is calibration_sources:inst_calibration_sources|cs_flash_time[46]~reg0
--operation mode is normal

B1L45Q_lut_out = R34_sload_path[46];
B1L45Q = DFFE(B1L45Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L476 is slaveregister:inst_slaveregister|i5206~588
--operation mode is normal

L1L476 = B1L45Q & !L1_i1583 & (L1_i1176 # !L1L169);


--B1L22Q is calibration_sources:inst_calibration_sources|cs_flash_time[14]~reg0
--operation mode is normal

B1L22Q_lut_out = R34_sload_path[14];
B1L22Q = DFFE(B1L22Q_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , B1L121);


--L1L576 is slaveregister:inst_slaveregister|i5206~589
--operation mode is normal

L1L576 = L1L376 # L1L476 # B1L22Q & !L1_i1499;


--J1_RM_sn_data[14] is rate_meters:inst_rate_meters|RM_sn_data[14]
--operation mode is normal

J1_RM_sn_data[14]_lut_out = R24_q[2];
J1_RM_sn_data[14] = DFFE(J1_RM_sn_data[14]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , J1L752);


--L1L364 is slaveregister:inst_slaveregister|i5046~362
--operation mode is normal

L1L364 = L1L564 # J1_RM_sn_data[14] & VE1L53Q & !L1_i1924;


--L1L778 is slaveregister:inst_slaveregister|i5462~631
--operation mode is normal

L1L778 = (L1L576 # L1L627 & (L1L464 # L1L364)) & CASCADE(L1L259);


--V1_inst16[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[15]
--operation mode is normal

V1_inst16[15]_lut_out = R81_q[15];
V1_inst16[15] = DFFE(V1_inst16[15]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1L466 is slaveregister:inst_slaveregister|i5205~802
--operation mode is normal

L1L466 = L1_i2716 & R8_q[15] & !L1_i2901 # !L1_i2716 & V1_inst16[15];


--L1L566 is slaveregister:inst_slaveregister|i5205~803
--operation mode is normal

L1L566 = L1_i2716 & (L1_i2425 # VE1L83Q # !L1L163);

--L1L176 is slaveregister:inst_slaveregister|i5205~812
--operation mode is normal

L1L176 = L1_i2716 & (L1_i2425 # VE1L83Q # !L1L163);


--L1_COMM_ctrl_local.id[47] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[47]
--operation mode is normal

L1_COMM_ctrl_local.id[47]_lut_out = DF1_MASTERHWDATA[15];
L1_COMM_ctrl_local.id[47] = DFFE(L1_COMM_ctrl_local.id[47]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1L666 is slaveregister:inst_slaveregister|i5205~804
--operation mode is normal

L1L666 = L1_i3069 & L1_COMM_ctrl_local.id[47] & !L1_i3270 # !L1_i3069 & R5_sload_path[15];


--L1L766 is slaveregister:inst_slaveregister|i5205~805
--operation mode is normal

L1L766 = L1_i3270 & L1_i3069 & N1L61Q & L1L104;


--L1L866 is slaveregister:inst_slaveregister|i5205~806
--operation mode is normal

L1L866 = L1L466 # L1L566 & (L1L666 # L1L766);


--L1L966 is slaveregister:inst_slaveregister|i5205~809
--operation mode is normal

L1L966 = (L1_i1924 & L1L954 & L1L556 & !L1L243) & CASCADE(L1L866);


--L1_COMM_ctrl_local.id[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[15]
--operation mode is normal

L1_COMM_ctrl_local.id[15]_lut_out = DF1_MASTERHWDATA[15];
L1_COMM_ctrl_local.id[15] = DFFE(L1_COMM_ctrl_local.id[15]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L076 is slaveregister:inst_slaveregister|i5205~810
--operation mode is normal

L1L076 = (L1_i3069 & L1_COMM_ctrl_local.id[15] & !L1_i3270 # !L1_i3069 & R7_pre_out[15]) & CASCADE(L1L176);


--J1L12 is rate_meters:inst_rate_meters|i208~0
--operation mode is normal

J1L12 = R04_q[14] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L35 is rate_meters:inst_rate_meters|i272~0
--operation mode is normal

J1L35 = R14_q[14] & !L1_RM_ctrl_local.rm_rate_enable[0];


--L1L718 is slaveregister:inst_slaveregister|i5393~1272
--operation mode is normal

L1L718 = (N1L02Q & L1L363 & (L1_i3544 # !VE1L63Q)) & CASCADE(L1L228);


--L1L6701 is slaveregister:inst_slaveregister|i5642~1026
--operation mode is normal

L1L6701 = L1L7021 & (L1_i1639 # VE1L63Q # !L1L623);


--L1_COMM_ctrl_local.id[19] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[19]
--operation mode is normal

L1_COMM_ctrl_local.id[19]_lut_out = DF1_MASTERHWDATA[19];
L1_COMM_ctrl_local.id[19] = DFFE(L1_COMM_ctrl_local.id[19]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L318 is slaveregister:inst_slaveregister|i5393~1259
--operation mode is normal

L1L318 = L1_i1176 & L1_COMM_ctrl_local.id[19] & !L1_i3270 & !VE1L53Q;


--L1L818 is slaveregister:inst_slaveregister|i5393~1273
--operation mode is normal

L1L818 = (L1L397 & (L1L918 # L1L028 # L1L318)) & CASCADE(L1L6701);


--J1L31 is rate_meters:inst_rate_meters|i200~0
--operation mode is normal

J1L31 = R04_q[22] & !L1_RM_ctrl_local.rm_rate_enable[1];


--L1_COMPR_ctrl_local.ATWDa3thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[6]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa3thres[6]_lut_out = DF1_MASTERHWDATA[22];
L1_COMPR_ctrl_local.ATWDa3thres[6] = DFFE(L1_COMPR_ctrl_local.ATWDa3thres[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1_COMPR_ctrl_local.ATWDa1thres[6] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[6]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa1thres[6]_lut_out = DF1_MASTERHWDATA[22];
L1_COMPR_ctrl_local.ATWDa1thres[6] = DFFE(L1_COMPR_ctrl_local.ATWDa1thres[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1L1511 is slaveregister:inst_slaveregister|i5646~798
--operation mode is normal

L1L1511 = (L1_COMPR_ctrl_local.ATWDa3thres[6] & (L1_COMPR_ctrl_local.ATWDa1thres[6] # VE1L53Q) # !L1_COMPR_ctrl_local.ATWDa3thres[6] & L1_COMPR_ctrl_local.ATWDa1thres[6] & !VE1L53Q) & CASCADE(L1L853);


--N1L32Q is xfer_time:Inst_xfer_time|AHB_load[22]~reg0
--operation mode is normal

N1L32Q_lut_out = !N1_i5 & (N1L05 & N1L751 # !N1L05 & N1_max_cnt[6]);
N1L32Q = DFFE(N1L32Q_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--L1L2511 is slaveregister:inst_slaveregister|i5646~799
--operation mode is normal

L1L2511 = (N1L32Q # !VE1L53Q) & CASCADE(L1L563);


--J1L04 is rate_meters:inst_rate_meters|i259~0
--operation mode is normal

J1L04 = R14_q[27] & !L1_RM_ctrl_local.rm_rate_enable[0];


--L1L887 is slaveregister:inst_slaveregister|i5384~1068
--operation mode is normal

L1L887 = (L1_i1924 & (L1_i2425 # !VE1L83Q # !L1L163)) & CASCADE(L1L197);


--L1_COMM_ctrl_local.id[28] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[28]
--operation mode is normal

L1_COMM_ctrl_local.id[28]_lut_out = DF1_MASTERHWDATA[28];
L1_COMM_ctrl_local.id[28] = DFFE(L1_COMM_ctrl_local.id[28]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L987 is slaveregister:inst_slaveregister|i5384~1069
--operation mode is normal

L1L987 = (L1L104 & (L1_COMM_ctrl_local.id[28] # L1_i3270) # !L1L104 & L1_COMM_ctrl_local.id[28] & !L1_i3270) & CASCADE(L1L7811);


--L1_CS_ctrl_local.CS_time[28] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[28]
--operation mode is normal

L1_CS_ctrl_local.CS_time[28]_lut_out = DF1_MASTERHWDATA[28];
L1_CS_ctrl_local.CS_time[28] = DFFE(L1_CS_ctrl_local.CS_time[28]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L422);


--L1_CS_ctrl_local.CS_rate[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[4]
--operation mode is normal

L1_CS_ctrl_local.CS_rate[4]_lut_out = DF1_MASTERHWDATA[28];
L1_CS_ctrl_local.CS_rate[4] = DFFE(L1_CS_ctrl_local.CS_rate[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L102);


--L1L097 is slaveregister:inst_slaveregister|i5384~1070
--operation mode is normal

L1L097 = (L1_CS_ctrl_local.CS_time[28] & (L1_CS_ctrl_local.CS_rate[4] # VE1L53Q) # !L1_CS_ctrl_local.CS_time[28] & L1_CS_ctrl_local.CS_rate[4] & !VE1L53Q) & CASCADE(L1L298);


--J1L7 is rate_meters:inst_rate_meters|i194~0
--operation mode is normal

J1L7 = R04_q[28] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L93 is rate_meters:inst_rate_meters|i258~0
--operation mode is normal

J1L93 = R14_q[28] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L83 is rate_meters:inst_rate_meters|i257~0
--operation mode is normal

J1L83 = R14_q[29] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L6 is rate_meters:inst_rate_meters|i193~0
--operation mode is normal

J1L6 = R04_q[29] & !L1_RM_ctrl_local.rm_rate_enable[1];


--L1L189 is slaveregister:inst_slaveregister|i5479~794
--operation mode is normal

L1L189 = (L1L104 & VE1L53Q & (L1_i3537 # !L1L163)) & CASCADE(L1L289);


--J1L73 is rate_meters:inst_rate_meters|i256~0
--operation mode is normal

J1L73 = R14_q[30] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L5 is rate_meters:inst_rate_meters|i192~0
--operation mode is normal

J1L5 = R04_q[30] & !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L63 is rate_meters:inst_rate_meters|i255~0
--operation mode is normal

J1L63 = R14_q[31] & !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L4 is rate_meters:inst_rate_meters|i191~0
--operation mode is normal

J1L4 = R04_q[31] & !L1_RM_ctrl_local.rm_rate_enable[1];


--Z1L521 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~366
--operation mode is normal

Z1L521 = (!Z1L111 & !Z1L311 & !Z1L511 & !Z1L711) & CASCADE(Z1L83);


--Z1_dpr_wadr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[8]
--operation mode is normal

Z1_dpr_wadr[8]_lut_out = R8_q[8];
Z1_dpr_wadr[8] = DFFE(Z1_dpr_wadr[8]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[8]
--operation mode is normal

Z1_dpr_radr[8]_lut_out = L1_COMM_ctrl_local.rx_tail[8];
Z1_dpr_radr[8] = DFFE(Z1_dpr_radr[8]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--SC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i93~93
--operation mode is normal

SC1L7 = SC1L45Q & (!SC1_loopcnt[3] # !SC1_loopcnt[4] # !SC1L51);


--SC1L25Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~21
--operation mode is normal

SC1L25Q_lut_out = !XC1_STF & (SC1L4 # SC1L5 # !SC1L15Q);
SC1L25Q = DFFE(SC1L25Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--SC1_last_byte is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|last_byte
--operation mode is normal

SC1_last_byte_lut_out = !XC1_STF & (SC1_last_byte # XC1L43Q);
SC1_last_byte = DFFE(SC1_last_byte_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--SC1L35Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~22
--operation mode is normal

SC1L35Q_lut_out = !XC1_STF & (SC1L6 # SC1L8 & SC1L35Q);
SC1L35Q = DFFE(SC1L35Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--SC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~42
--operation mode is normal

SC1L01 = !SC1L35Q & !SC1L45Q;


--EC1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~39
--operation mode is normal

EC1L31Q_lut_out = EC1L6Q & (R9L41 # EC1L31Q & !XC1L26Q) # !EC1L6Q & EC1L31Q & !XC1L26Q;
EC1L31Q = DFFE(EC1L31Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--EC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~14
--operation mode is normal

EC1L2 = EC1L7Q & !XC1L311Q;


--EC1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~31
--operation mode is normal

EC1L6Q_lut_out = EC1L21Q;
EC1L6Q = DFFE(EC1L6Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--HB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~45
--operation mode is normal

HB1L4 = HB1L24Q & !NB1L01Q # !HB1L14Q;


--HB1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~717
--operation mode is normal

HB1L91 = HB1_loopcnt[0] & HB1_loopcnt[1];


--HB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~47
--operation mode is normal

HB1L5 = HB1_loopcnt[0] & HB1_loopcnt[1] & HB1_loopcnt[2];


--HB1_srg[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[5]
--operation mode is normal

HB1_srg[5]_lut_out = HB1L12 # HB1L24Q & SB1_dffs[5];
HB1_srg[5] = DFFE(HB1_srg[5]_lut_out, GLOBAL(UE1_outclock0), , , HB1L82);


--HB1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~718
--operation mode is normal

HB1L02 = HB1_srg[5] & (HB1L34Q # HB1_srg[6] & !HB1L14Q) # !HB1_srg[5] & HB1_srg[6] & !HB1L14Q;


--EC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~25
--operation mode is normal

EC1L51 = R9L41 & (EC1L01Q # EC1L7Q & XC1L311Q) # !R9L41 & EC1L7Q & XC1L311Q;


--EC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~258
--operation mode is normal

EC1L4 = XB6_agb_out & EC1L9Q;


--LC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|_~0
--operation mode is normal

LC1L1 = EC1L61Q & MC1_b_non_empty & !LC1_rd_ptr_lsb;


--SB3_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

SB3_dffs[2]_lut_out = L1_COMM_ctrl_local.id[2] & (SB3_dffs[3] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[2] & SB3_dffs[3] & !XC1_ID_LOAD;
SB3_dffs[2] = DFFE(SB3_dffs[2]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--CC2_SRG[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8]
--operation mode is normal

CC2_SRG[8]_lut_out = XC1_STF # SC1_crc32_en & CC2_i10 # !SC1_crc32_en & CC2_SRG[8];
CC2_SRG[8] = DFFE(CC2_SRG[8]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_SRG[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0]
--operation mode is normal

CC2_SRG[0]_lut_out = XC1_STF # SC1_crc32_en & CC2_i4 # !SC1_crc32_en & CC2_SRG[0];
CC2_SRG[0] = DFFE(CC2_SRG[0]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--ED31L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

ED31L1 = XC1L97Q # XC1L27Q & CC2_SRG[8] # !XC1L27Q & CC2_SRG[0];


--CC2_SRG[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24]
--operation mode is normal

CC2_SRG[24]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[23] # !SC1_crc32_en & CC2_SRG[24];
CC2_SRG[24] = DFFE(CC2_SRG[24]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_SRG[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16]
--operation mode is normal

CC2_SRG[16]_lut_out = XC1_STF # SC1_crc32_en & CC2_i14 # !SC1_crc32_en & CC2_SRG[16];
CC2_SRG[16] = DFFE(CC2_SRG[16]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--ED31L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

ED31L2 = (XC1L27Q & CC2_SRG[24] # !XC1L27Q & CC2_SRG[16] # !XC1L97Q) & CASCADE(ED31L1);


--ED21L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

ED21L1 = XC1L97Q # XC1L27Q & EF1_portadataout[8] # !XC1L27Q & EF1_portadataout[0];


--ED21L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

ED21L2 = (XC1L27Q & EF1_portadataout[24] # !XC1L27Q & EF1_portadataout[16] # !XC1L97Q) & CASCADE(ED21L1);


--SB2_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

SB2_dffs[0]_lut_out = R34_sload_path[0] & (SB2_dffs[1] # W1L91Q) # !R34_sload_path[0] & SB2_dffs[1] & !W1L91Q;
SB2_dffs[0] = DFFE(SB2_dffs[0]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0]
--operation mode is normal

SB5_dffs[0]_lut_out = R34_sload_path[0] & (SB5_dffs[1] # EC1L9Q) # !R34_sload_path[0] & SB5_dffs[1] & !EC1L9Q;
SB5_dffs[0] = DFFE(SB5_dffs[0]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--ED51L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27
--operation mode is normal

ED51L1 = XC1L27Q & SB2_dffs[0] # !XC1L27Q & SB5_dffs[0] # !XC1L97Q;


--NC1_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2]
NC1_q[2]_data_in = COM_AD_D[4];
NC1_q[2]_write_enable = LC1_valid_wreq;
NC1_q[2]_clock_0 = GLOBAL(UE1_outclock0);
NC1_q[2]_clock_1 = GLOBAL(UE1_outclock0);
NC1_q[2]_clear_0 = !EC1L41Q;
NC1_q[2]_clock_enable_1 = LC1_valid_rreq;
NC1_q[2]_write_address = WR_ADDR(R21_sload_path[0], R21_sload_path[1], R21_sload_path[2], R21_sload_path[3], R21_sload_path[4], R21_sload_path[5]);
NC1_q[2]_read_address = RD_ADDR(NC1L21, R11_sload_path[0], R11_sload_path[1], R11_sload_path[2], R11_sload_path[3], R11_sload_path[4]);
NC1_q[2] = MEMORY_SEGMENT(NC1_q[2]_data_in, NC1_q[2]_write_enable, NC1_q[2]_clock_0, NC1_q[2]_clock_1, NC1_q[2]_clear_0, , , NC1_q[2]_clock_enable_1, VCC, NC1_q[2]_write_address, NC1_q[2]_read_address);


--ED53L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

ED53L1 = XC1L97Q # NC1_q[2] & !XC1L27Q;


--ED53L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

ED53L2 = (SB3_dffs[2] & !XC1L27Q # !XC1L97Q) & CASCADE(ED53L1);


--ED43L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

ED43L1 = XC1L49Q # XC1L68Q & ED13L2 # !XC1L68Q & ED03L2;


--SB2_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

SB2_dffs[2]_lut_out = R34_sload_path[2] & (SB2_dffs[3] # W1L91Q) # !R34_sload_path[2] & SB2_dffs[3] & !W1L91Q;
SB2_dffs[2] = DFFE(SB2_dffs[2]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
--operation mode is normal

SB5_dffs[2]_lut_out = R34_sload_path[2] & (SB5_dffs[3] # EC1L9Q) # !R34_sload_path[2] & SB5_dffs[3] & !EC1L9Q;
SB5_dffs[2] = DFFE(SB5_dffs[2]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--ED33_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node
--operation mode is normal

ED33_result_node = XC1L97Q & (XC1L27Q & SB2_dffs[2] # !XC1L27Q & SB5_dffs[2]);


--ED43L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~26
--operation mode is normal

ED43L2 = (XC1L68Q & ED33_result_node # !XC1L68Q & ED23L2 # !XC1L49Q) & CASCADE(ED43L1);


--SC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~831
--operation mode is normal

SC1L71 = ED35L2 & (ED25L2 # XC1L79Q) # !ED35L2 & ED25L2 & !XC1L79Q;


--SB4_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

SB4_dffs[6]_lut_out = SC1L81 & (SB4_dffs[7] # GD1L9Q) # !SC1L81 & SB4_dffs[7] & !GD1L9Q;
SB4_dffs[6] = DFFE(SB4_dffs[6]_lut_out, GLOBAL(UE1_outclock0), GD1L7Q, , GD1L8Q);


--LB1_inst10[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[7]
--operation mode is normal

LB1_inst10[7]_lut_out = COM_AD_D[9];
LB1_inst10[7] = DFFE(LB1_inst10[7]_lut_out, GLOBAL(UE1_outclock0), , , );


--SE1_B_srg[4] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[4]
--operation mode is normal

SE1_B_srg[4]_lut_out = SE1_B_srg[5] & L1_LC_ctrl_local.lc_rx_enable[0];
SE1_B_srg[4] = DFFE(SE1_B_srg[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE1_A_srg[4] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[4]
--operation mode is normal

SE1_A_srg[4]_lut_out = SE1_A_srg[5] & L1_LC_ctrl_local.lc_rx_enable[0];
SE1_A_srg[4] = DFFE(SE1_A_srg[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE2_B_srg[4] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[4]
--operation mode is normal

SE2_B_srg[4]_lut_out = SE2_B_srg[5] & L1_LC_ctrl_local.lc_rx_enable[1];
SE2_B_srg[4] = DFFE(SE2_B_srg[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE2_A_srg[4] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[4]
--operation mode is normal

SE2_A_srg[4]_lut_out = SE2_A_srg[5] & L1_LC_ctrl_local.lc_rx_enable[1];
SE2_A_srg[4] = DFFE(SE2_A_srg[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_ATWDTrigger_B_shift[1] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_shift[1]
--operation mode is normal

TD1_ATWDTrigger_B_shift[1]_lut_out = TD1_ATWDTrigger_B_shift[0] & TD1_ATWDTrigger_B_sig;
TD1_ATWDTrigger_B_shift[1] = DFFE(TD1_ATWDTrigger_B_shift[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--TD1_ATWDTrigger_A_shift[1] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_shift[1]
--operation mode is normal

TD1_ATWDTrigger_A_shift[1]_lut_out = TD1_ATWDTrigger_A_shift[0] & TD1_ATWDTrigger_A_sig;
TD1_ATWDTrigger_A_shift[1] = DFFE(TD1_ATWDTrigger_A_shift[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[3][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][6]
--operation mode is normal

NE1_pre_timer_up[3][6]_lut_out = !NE2L985 & NE2L601 & QE2L51Q # !NE1L043;
NE1_pre_timer_up[3][6] = DFFE(NE1_pre_timer_up[3][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[1][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][6]
--operation mode is normal

NE1_pre_timer_up[1][6]_lut_out = NE2L601 & NE2L985 & QE2L51Q # !NE1L663;
NE1_pre_timer_up[1][6] = DFFE(NE1_pre_timer_up[1][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[0][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][6]
--operation mode is normal

NE1_pre_timer_up[0][6]_lut_out = !NE2L601 & NE2L985 & QE2L51Q # !NE1L973;
NE1_pre_timer_up[0][6] = DFFE(NE1_pre_timer_up[0][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[2][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][6]
--operation mode is normal

NE1_pre_timer_up[2][6]_lut_out = !NE2L601 & !NE2L985 & QE2L51Q # !NE1L353;
NE1_pre_timer_up[2][6] = DFFE(NE1_pre_timer_up[2][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_launch_timer[7] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[7]
--operation mode is normal

NE1_launch_timer[7]_lut_out = !NE1_launch_old & YD1L1Q # !NE1L572;
NE1_launch_timer[7] = DFFE(NE1_launch_timer[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L683 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~397
--operation mode is normal

NE1L683 = NE1L372 & (NE1_launch_old # !YD1L1Q);


--NE2L023 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~338
--operation mode is normal

NE2L023 = NE2L601 & (L1_LC_ctrl_local.lc_cable_length_up[1][6] # !NE2L985) # !NE2L601 & NE2L985 & L1_LC_ctrl_local.lc_cable_length_up[0][6];


--NE2L123 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~339
--operation mode is normal

NE2L123 = NE2L023 & (NE2L985 # L1_LC_ctrl_local.lc_cable_length_up[3][6]) # !NE2L023 & L1_LC_ctrl_local.lc_cable_length_up[2][6] & !NE2L985;


--NE2L813 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~336
--operation mode is normal

NE2L813 = NE2L701 & (L1_LC_ctrl_local.lc_cable_length_down[1][6] # !NE2L095) # !NE2L701 & NE2L095 & L1_LC_ctrl_local.lc_cable_length_down[0][6];


--NE2L913 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~337
--operation mode is normal

NE2L913 = NE2L813 & (NE2L095 # L1_LC_ctrl_local.lc_cable_length_down[3][6]) # !NE2L813 & L1_LC_ctrl_local.lc_cable_length_down[2][6] & !NE2L095;


--NE1_pre_timer_down[3][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][6]
--operation mode is normal

NE1_pre_timer_down[3][6]_lut_out = !NE2L095 & NE2L701 & QE1L51Q # !NE1L882;
NE1_pre_timer_down[3][6] = DFFE(NE1_pre_timer_down[3][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[1][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][6]
--operation mode is normal

NE1_pre_timer_down[1][6]_lut_out = NE2L701 & NE2L095 & QE1L51Q # !NE1L413;
NE1_pre_timer_down[1][6] = DFFE(NE1_pre_timer_down[1][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[0][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][6]
--operation mode is normal

NE1_pre_timer_down[0][6]_lut_out = !NE2L701 & NE2L095 & QE1L51Q # !NE1L723;
NE1_pre_timer_down[0][6] = DFFE(NE1_pre_timer_down[0][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[2][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][6]
--operation mode is normal

NE1_pre_timer_down[2][6]_lut_out = !NE2L701 & !NE2L095 & QE1L51Q # !NE1L103;
NE1_pre_timer_down[2][6] = DFFE(NE1_pre_timer_down[2][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_i5 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i5
--operation mode is normal

NE1_i5 = YD1L1Q & !NE1_launch_old;


--NE1_i390 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i390
--operation mode is normal

NE1_i390 = NE2L673 $ (NE1L162 & (NE1_launch_old # !YD1L1Q));


--NE1L14 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i414~102
--operation mode is normal

NE1L14 = !NE1_i390 & (NE2L283 $ (NE1_i5 # !NE1L762));


--NE1_i391 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i391
--operation mode is normal

NE1_i391 = NE2L873 $ (NE1L362 & (NE1_launch_old # !YD1L1Q));


--NE1_i392 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i392
--operation mode is normal

NE1_i392 = NE2L083 $ (NE1L562 & (NE1_launch_old # !YD1L1Q));


--NE1L34 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i414~106
--operation mode is normal

NE1L34 = (NE1L14 & !NE2L021 & !NE1_i391 & !NE1_i392) & CASCADE(NE1L44);


--NE1_i424 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i424
--operation mode is normal

NE1_i424 = NE2L193 $ (NE1L162 & (NE1_launch_old # !YD1L1Q));


--NE1L05 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i448~102
--operation mode is normal

NE1L05 = !NE1_i424 & (NE2L793 $ (NE1_i5 # !NE1L762));


--NE1_i425 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i425
--operation mode is normal

NE1_i425 = NE2L393 $ (NE1L362 & (NE1_launch_old # !YD1L1Q));


--NE1_i426 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i426
--operation mode is normal

NE1_i426 = NE2L593 $ (NE1L562 & (NE1_launch_old # !YD1L1Q));


--NE1L25 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i448~106
--operation mode is normal

NE1L25 = (NE1L05 & !NE2L331 & !NE1_i425 & !NE1_i426) & CASCADE(NE1L35);


--NE1_launch_timer[6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[6]
--operation mode is normal

NE1_launch_timer[6]_lut_out = !NE1_launch_old & YD1L1Q # !NE1L372;
NE1_launch_timer[6] = DFFE(NE1_launch_timer[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L583 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~396
--operation mode is normal

NE1L583 = NE1L172 & (NE1_launch_old # !YD1L1Q);


--NE2_pre_timer_up[3][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][6]
--operation mode is normal

NE2_pre_timer_up[3][6]_lut_out = !NE2L985 & NE2L601 & QE2L51Q # !NE2L584;
NE2_pre_timer_up[3][6] = DFFE(NE2_pre_timer_up[3][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[1][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][6]
--operation mode is normal

NE2_pre_timer_up[1][6]_lut_out = NE2L601 & NE2L985 & QE2L51Q # !NE2L115;
NE2_pre_timer_up[1][6] = DFFE(NE2_pre_timer_up[1][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[0][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][6]
--operation mode is normal

NE2_pre_timer_up[0][6]_lut_out = !NE2L601 & NE2L985 & QE2L51Q # !NE2L425;
NE2_pre_timer_up[0][6] = DFFE(NE2_pre_timer_up[0][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[2][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][6]
--operation mode is normal

NE2_pre_timer_up[2][6]_lut_out = !NE2L601 & !NE2L985 & QE2L51Q # !NE2L894;
NE2_pre_timer_up[2][6] = DFFE(NE2_pre_timer_up[2][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_launch_timer[7] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[7]
--operation mode is normal

NE2_launch_timer[7]_lut_out = !NE2_launch_old & YD2L1Q # !NE2L024;
NE2_launch_timer[7] = DFFE(NE2_launch_timer[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L135 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~541
--operation mode is normal

NE2L135 = NE2L814 & (NE2_launch_old # !YD2L1Q);


--NE2_pre_timer_down[3][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][6]
--operation mode is normal

NE2_pre_timer_down[3][6]_lut_out = !NE2L095 & NE2L701 & QE1L51Q # !NE2L334;
NE2_pre_timer_down[3][6] = DFFE(NE2_pre_timer_down[3][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[1][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][6]
--operation mode is normal

NE2_pre_timer_down[1][6]_lut_out = NE2L701 & NE2L095 & QE1L51Q # !NE2L954;
NE2_pre_timer_down[1][6] = DFFE(NE2_pre_timer_down[1][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[0][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][6]
--operation mode is normal

NE2_pre_timer_down[0][6]_lut_out = !NE2L701 & NE2L095 & QE1L51Q # !NE2L274;
NE2_pre_timer_down[0][6] = DFFE(NE2_pre_timer_down[0][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[2][6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][6]
--operation mode is normal

NE2_pre_timer_down[2][6]_lut_out = !NE2L701 & !NE2L095 & QE1L51Q # !NE2L644;
NE2_pre_timer_down[2][6] = DFFE(NE2_pre_timer_down[2][6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_i5 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i5
--operation mode is normal

NE2_i5 = YD2L1Q & !NE2_launch_old;


--NE2_i390 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i390
--operation mode is normal

NE2_i390 = NE2L673 $ (NE2L604 & (NE2_launch_old # !YD2L1Q));


--NE2L14 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i414~102
--operation mode is normal

NE2L14 = !NE2_i390 & (NE2L283 $ (NE2_i5 # !NE2L214));


--NE2_i391 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i391
--operation mode is normal

NE2_i391 = NE2L873 $ (NE2L804 & (NE2_launch_old # !YD2L1Q));


--NE2_i392 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i392
--operation mode is normal

NE2_i392 = NE2L083 $ (NE2L014 & (NE2_launch_old # !YD2L1Q));


--NE2L34 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i414~106
--operation mode is normal

NE2L34 = (NE2L14 & !NE2L021 & !NE2_i391 & !NE2_i392) & CASCADE(NE2L44);


--NE2_i424 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i424
--operation mode is normal

NE2_i424 = NE2L193 $ (NE2L604 & (NE2_launch_old # !YD2L1Q));


--NE2L05 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i448~102
--operation mode is normal

NE2L05 = !NE2_i424 & (NE2L793 $ (NE2_i5 # !NE2L214));


--NE2_i425 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i425
--operation mode is normal

NE2_i425 = NE2L393 $ (NE2L804 & (NE2_launch_old # !YD2L1Q));


--NE2_i426 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i426
--operation mode is normal

NE2_i426 = NE2L593 $ (NE2L014 & (NE2_launch_old # !YD2L1Q));


--NE2L25 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i448~106
--operation mode is normal

NE2L25 = (NE2L05 & !NE2L331 & !NE2_i425 & !NE2_i426) & CASCADE(NE2L35);


--B1L261 is calibration_sources:inst_calibration_sources|rate_bit~41
--operation mode is normal

B1L261 = L1_CS_ctrl_local.CS_rate[0] & (L1_CS_ctrl_local.CS_rate[1] # R34_sload_path[16]) # !L1_CS_ctrl_local.CS_rate[0] & !L1_CS_ctrl_local.CS_rate[1] & R34_sload_path[17];


--B1L361 is calibration_sources:inst_calibration_sources|rate_bit~42
--operation mode is normal

B1L361 = B1L261 & (R34_sload_path[14] # !L1_CS_ctrl_local.CS_rate[1]) # !B1L261 & R34_sload_path[15] & L1_CS_ctrl_local.CS_rate[1];


--B1L061 is calibration_sources:inst_calibration_sources|rate_bit~39
--operation mode is normal

B1L061 = L1_CS_ctrl_local.CS_rate[1] & (L1_CS_ctrl_local.CS_rate[0] # R34_sload_path[19]) # !L1_CS_ctrl_local.CS_rate[1] & !L1_CS_ctrl_local.CS_rate[0] & R34_sload_path[21];


--B1L161 is calibration_sources:inst_calibration_sources|rate_bit~40
--operation mode is normal

B1L161 = B1L061 & (R34_sload_path[18] # !L1_CS_ctrl_local.CS_rate[0]) # !B1L061 & R34_sload_path[20] & L1_CS_ctrl_local.CS_rate[0];


--B1L851 is calibration_sources:inst_calibration_sources|rate_bit~37
--operation mode is normal

B1L851 = L1_CS_ctrl_local.CS_rate[0] & (L1_CS_ctrl_local.CS_rate[1] # R34_sload_path[24]) # !L1_CS_ctrl_local.CS_rate[0] & !L1_CS_ctrl_local.CS_rate[1] & R34_sload_path[25];


--B1L951 is calibration_sources:inst_calibration_sources|rate_bit~38
--operation mode is normal

B1L951 = B1L851 & (R34_sload_path[22] # !L1_CS_ctrl_local.CS_rate[1]) # !B1L851 & R34_sload_path[23] & L1_CS_ctrl_local.CS_rate[1];


--B1L651 is calibration_sources:inst_calibration_sources|rate_bit~35
--operation mode is normal

B1L651 = L1_CS_ctrl_local.CS_rate[2] & (L1_CS_ctrl_local.CS_rate[3] # B1L161) # !L1_CS_ctrl_local.CS_rate[2] & !L1_CS_ctrl_local.CS_rate[3] & B1L951;


--B1L461 is calibration_sources:inst_calibration_sources|rate_bit~43
--operation mode is normal

B1L461 = L1_CS_ctrl_local.CS_rate[1] & (L1_CS_ctrl_local.CS_rate[0] # R34_sload_path[11]) # !L1_CS_ctrl_local.CS_rate[1] & !L1_CS_ctrl_local.CS_rate[0] & R34_sload_path[13];


--B1L561 is calibration_sources:inst_calibration_sources|rate_bit~44
--operation mode is normal

B1L561 = B1L461 & (R34_sload_path[10] # !L1_CS_ctrl_local.CS_rate[0]) # !B1L461 & R34_sload_path[12] & L1_CS_ctrl_local.CS_rate[0];


--B1L751 is calibration_sources:inst_calibration_sources|rate_bit~36
--operation mode is normal

B1L751 = B1L651 & (B1L561 # !L1_CS_ctrl_local.CS_rate[3]) # !B1L651 & B1L361 & L1_CS_ctrl_local.CS_rate[3];


--B1L861 is calibration_sources:inst_calibration_sources|rate_bit~47
--operation mode is normal

B1L861 = L1_CS_ctrl_local.CS_rate[1] & (L1_CS_ctrl_local.CS_rate[0] # R34_sload_path[3]) # !L1_CS_ctrl_local.CS_rate[1] & !L1_CS_ctrl_local.CS_rate[0] & R34_sload_path[5];


--B1L961 is calibration_sources:inst_calibration_sources|rate_bit~48
--operation mode is normal

B1L961 = B1L861 & (R34_sload_path[2] # !L1_CS_ctrl_local.CS_rate[0]) # !B1L861 & R34_sload_path[4] & L1_CS_ctrl_local.CS_rate[0];


--B1L071 is calibration_sources:inst_calibration_sources|rate_bit~427
--operation mode is normal

B1L071 = B1L961 & L1_CS_ctrl_local.CS_rate[2] & !L1_CS_ctrl_local.CS_rate[3];


--B1L171 is calibration_sources:inst_calibration_sources|rate_bit~428
--operation mode is normal

B1L171 = !L1_CS_ctrl_local.CS_rate[1] & (L1_CS_ctrl_local.CS_rate[0] & R34_sload_path[0] # !L1_CS_ctrl_local.CS_rate[0] & R34_sload_path[1]);


--B1L661 is calibration_sources:inst_calibration_sources|rate_bit~45
--operation mode is normal

B1L661 = L1_CS_ctrl_local.CS_rate[0] & (L1_CS_ctrl_local.CS_rate[1] # R34_sload_path[8]) # !L1_CS_ctrl_local.CS_rate[0] & !L1_CS_ctrl_local.CS_rate[1] & R34_sload_path[9];


--B1L761 is calibration_sources:inst_calibration_sources|rate_bit~46
--operation mode is normal

B1L761 = B1L661 & (R34_sload_path[6] # !L1_CS_ctrl_local.CS_rate[1]) # !B1L661 & R34_sload_path[7] & L1_CS_ctrl_local.CS_rate[1];


--B1L271 is calibration_sources:inst_calibration_sources|rate_bit~429
--operation mode is normal

B1L271 = !L1_CS_ctrl_local.CS_rate[2] & (L1_CS_ctrl_local.CS_rate[3] & B1L171 # !L1_CS_ctrl_local.CS_rate[3] & B1L761);


--B1_delay_bit is calibration_sources:inst_calibration_sources|delay_bit
--operation mode is normal

B1_delay_bit = DFFE(B1L371, GLOBAL(UE1_outclock1), , , B1L85);

--B1L371 is calibration_sources:inst_calibration_sources|rate_bit~430
--operation mode is normal

B1L371 = L1_CS_ctrl_local.CS_rate[4] & (B1L071 # B1L271) # !L1_CS_ctrl_local.CS_rate[4] & B1L751;


--B1L331 is calibration_sources:inst_calibration_sources|i~601
--operation mode is normal

B1L331 = (L1_CS_ctrl_local.CS_mode[0] & !B1_delay_bit & !L1_CS_ctrl_local.CS_mode[1]) & CASCADE(B1L371);


--B1L07 is calibration_sources:inst_calibration_sources|i56~452
--operation mode is normal

B1L07 = B1L28 & B1L38 & B1L48 & B1L58;

--B1L09 is calibration_sources:inst_calibration_sources|i56~505
--operation mode is normal

B1L09 = B1L28 & B1L38 & B1L48 & B1L58;


--B1L18 is calibration_sources:inst_calibration_sources|i56~496
--operation mode is normal

B1L18 = (B1L68 & B1L78 & B1L88 & B1L98) & CASCADE(B1L09);


--B1L17 is calibration_sources:inst_calibration_sources|i56~454
--operation mode is normal

B1L17 = B1L68 & B1L78;


--B1L27 is calibration_sources:inst_calibration_sources|i56~455
--operation mode is normal

B1L27 = B1L88 & B1L98;


--B1L231 is calibration_sources:inst_calibration_sources|i~598
--operation mode is normal

B1L231 = L1_CS_ctrl_local.CS_mode[1] & !L1_CS_ctrl_local.CS_mode[2] & !L1_CS_ctrl_local.CS_mode[0];


--EB1_inc[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[9]
--operation mode is normal

EB1_inc[9]_lut_out = EB1_inb[9];
EB1_inc[9] = DFFE(EB1_inc[9]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inc[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[8]
--operation mode is normal

EB1_inc[8]_lut_out = EB1_inb[8];
EB1_inc[8] = DFFE(EB1_inc[8]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inc[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[7]
--operation mode is normal

EB1_inc[7]_lut_out = EB1_inb[7];
EB1_inc[7] = DFFE(EB1_inc[7]_lut_out, GLOBAL(UE1_outclock0), , , );


--AC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|IDLE~48
--operation mode is normal

AC1L9 = !NB1L9Q & (AC1L12Q # AC1L71Q);


--AC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|dudt_ena~64
--operation mode is normal

AC1L6 = !R6_sload_path[2] & (AC1L91Q # AC1L81Q) # !AC1L61Q;


--EB1_inc[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[6]
--operation mode is normal

EB1_inc[6]_lut_out = EB1_inb[6];
EB1_inc[6] = DFFE(EB1_inc[6]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inc[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[0]
--operation mode is normal

EB1_inc[0]_lut_out = EB1_inb[0];
EB1_inc[0] = DFFE(EB1_inc[0]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inc[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[1]
--operation mode is normal

EB1_inc[1]_lut_out = EB1_inb[1];
EB1_inc[1] = DFFE(EB1_inc[1]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inc[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[2]
--operation mode is normal

EB1_inc[2]_lut_out = EB1_inb[2];
EB1_inc[2] = DFFE(EB1_inc[2]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inc[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[3]
--operation mode is normal

EB1_inc[3]_lut_out = EB1_inb[3];
EB1_inc[3] = DFFE(EB1_inc[3]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inc[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[4]
--operation mode is normal

EB1_inc[4]_lut_out = EB1_inb[4];
EB1_inc[4] = DFFE(EB1_inc[4]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inc[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inc[5]
--operation mode is normal

EB1_inc[5]_lut_out = EB1_inb[5];
EB1_inc[5] = DFFE(EB1_inc[5]_lut_out, GLOBAL(UE1_outclock0), , , );


--AC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|_~393
--operation mode is normal

AC1L3 = AC1L02Q & R6_sload_path[4];


--AC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~101
--operation mode is normal

AC1L21 = !AC1L61Q & (NB1L9Q # !EB1_max_level);


--AC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|GET_DUDT:get_dudt_stm|min_ena~102
--operation mode is normal

AC1L31 = AC1L91Q & !EB1_max_level & !R6_sload_path[2];


--EB1L521 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~75
--operation mode is normal

EB1L521 = EB1L601 # EB1L801 # EB1L011 # EB1L211;


--EB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|_~264
--operation mode is normal

EB1L1 = EB1L811 & (EB1L521 # EB1L411 # EB1L611);


--EB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|_~265
--operation mode is normal

EB1L2 = EB1L221 # EB1L021;


--EB1L621 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_2~76
--operation mode is normal

EB1L621 = EB1L411 # EB1L611;


--EB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|_~267
--operation mode is normal

EB1L3 = EB1L521 # EB1L621 # EB1L811 # EB1L021;


--NB1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36
--operation mode is normal

NB1L42Q_lut_out = NB1L42Q & (AC1L51Q & !NB1L9Q # !NB1_rxcteq9) # !NB1L42Q & AC1L51Q & !NB1L9Q;
NB1L42Q = DFFE(NB1L42Q_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--NB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~195
--operation mode is normal

NB1L71 = (NB1L42Q # NB1L82Q & !R4_sload_path[3]) & CASCADE(NB1L61);


--GE2L5801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~24
--operation mode is normal

GE2L5801Q_lut_out = GE2_st_mach_init & (GE2L713 # GE2L613 & GE2L5801Q);
GE2L5801Q = DFFE(GE2L5801Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_l[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[3]
--operation mode is normal

GE2_l[3]_lut_out = GE2_st_mach_init & (GE2L672 # GE2L4801Q & GE2L042);
GE2_l[3] = DFFE(GE2_l[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_l[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[1]
--operation mode is normal

GE2_l[1]_lut_out = GE2_st_mach_init & (GE2L082 # GE2L282 & GE2_l[1]);
GE2_l[1] = DFFE(GE2_l[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_z[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[1]
--operation mode is normal

GE2_z[1]_lut_out = GE2_st_mach_init & (GE2L591 # GE2L399 & !GE2L951);
GE2_z[1] = DFFE(GE2_z[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_z[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[3]
--operation mode is normal

GE2_z[3]_lut_out = GE2_st_mach_init & (GE2L391 # GE2_z[3] & !GE2L099);
GE2_z[3] = DFFE(GE2_z[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L142 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~58
--operation mode is normal

GE2L142 = GE2_l[3] & GE2_z[3] & (GE2_l[1] $ !GE2_z[1]) # !GE2_l[3] & !GE2_z[3] & (GE2_l[1] $ !GE2_z[1]);


--GE2_l[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[2]
--operation mode is normal

GE2_l[2]_lut_out = GE2_st_mach_init & (GE2L872 # GE2L282 & GE2_l[2]);
GE2_l[2] = DFFE(GE2_l[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_l[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[4]
--operation mode is normal

GE2_l[4]_lut_out = GE2_st_mach_init & (GE2L272 # GE2L662 & GE2_l[4]);
GE2_l[4] = DFFE(GE2_l[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_z[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[4]
--operation mode is normal

GE2_z[4]_lut_out = GE2_st_mach_init & (GE2L291 # GE2L799 & !GE2L951);
GE2_z[4] = DFFE(GE2_z[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_z[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[2]
--operation mode is normal

GE2_z[2]_lut_out = GE2_st_mach_init & (GE2L491 # GE2L999 & !GE2L951);
GE2_z[2] = DFFE(GE2_z[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L242 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~59
--operation mode is normal

GE2L242 = GE2_l[2] & GE2_z[2] & (GE2_l[4] $ !GE2_z[4]) # !GE2_l[2] & !GE2_z[2] & (GE2_l[4] $ !GE2_z[4]);


--GE2_z[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|z[0]
--operation mode is normal

GE2_z[0]_lut_out = GE2_st_mach_init & (GE2L691 # GE2L1001 & !GE2L951);
GE2_z[0] = DFFE(GE2_z[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L342 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~60
--operation mode is normal

GE2L342 = GE2L142 & GE2L242 & !GE2_z[0];


--GE2_y[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[3]
--operation mode is normal

GE2_y[3]_lut_out = GE2_st_mach_init & (GE2L781 # GE2L481 & GE2_z[3]);
GE2_y[3] = DFFE(GE2_y[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_y[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[1]
--operation mode is normal

GE2_y[1]_lut_out = GE2_st_mach_init & (GE2L981 # GE2L481 & GE2_z[1]);
GE2_y[1] = DFFE(GE2_y[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L442 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~61
--operation mode is normal

GE2L442 = GE2_y[3] & GE2_l[3] & (GE2_y[1] $ !GE2_l[1]) # !GE2_y[3] & !GE2_l[3] & (GE2_y[1] $ !GE2_l[1]);


--GE2_y[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[2]
--operation mode is normal

GE2_y[2]_lut_out = GE2_st_mach_init & (GE2L881 # GE2L481 & GE2_z[2]);
GE2_y[2] = DFFE(GE2_y[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_y[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[4]
--operation mode is normal

GE2_y[4]_lut_out = GE2_st_mach_init & (GE2L681 # GE2L481 & GE2_z[4]);
GE2_y[4] = DFFE(GE2_y[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L542 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~62
--operation mode is normal

GE2L542 = GE2_y[2] & GE2_l[2] & (GE2_y[4] $ !GE2_l[4]) # !GE2_y[2] & !GE2_l[2] & (GE2_y[4] $ !GE2_l[4]);


--GE2_y[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|y[0]
--operation mode is normal

GE2_y[0]_lut_out = GE2_st_mach_init & (GE2L091 # GE2L047 & GE2_z[0]);
GE2_y[0] = DFFE(GE2_y[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L642 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~63
--operation mode is normal

GE2L642 = GE2L442 & GE2L542 & !GE2_y[0];


--GE2_l[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|l[5]
--operation mode is normal

GE2_l[5]_lut_out = GE2_st_mach_init & (GE2L962 # GE2L662 & GE2_l[5]);
GE2_l[5] = DFFE(GE2_l[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L742 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~64
--operation mode is normal

GE2L742 = !GE2_l[5] & (GE2L342 # GE2L642);


--GE2_ring_write_clk1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_clk1
--operation mode is normal

GE2_ring_write_clk1_lut_out = GE2_ring_write_clk;
GE2_ring_write_clk1 = DFFE(GE2_ring_write_clk1_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L613 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1482~29
--operation mode is normal

GE2L613 = GE2_ring_write_clk1 & !GE2L7311Q;


--GE2L632 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1297~27
--operation mode is normal

GE2L632 = !GE2L8311Q & (GE2L788 # GE2_ring_write_clk1);


--GE2L4801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~23
--operation mode is normal

GE2L4801Q_lut_out = GE2_ring_write_clk1 & GE2_st_mach_init & (GE2L513 # GE2L3801Q);
GE2L4801Q = DFFE(GE2L4801Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L3801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~22
--operation mode is normal

GE2L3801Q_lut_out = GE2_st_mach_init & (GE2L413 # GE2L3801Q & !GE2_ring_write_clk1);
GE2L3801Q = DFFE(GE2L3801Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_p[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[5]
--operation mode is normal

GE2_p[5]_lut_out = GE2_k[5] & GE2_st_mach_init;
GE2_p[5] = DFFE(GE2_p[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L512 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1190~21
--operation mode is normal

GE2L512 = GE2_ring_write_clk1 & (GE2_p[5] # !GE2_l[5]);


--GE2L988 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1400
--operation mode is normal

GE2L988 = GE2_p[5] $ GE2_l[5];


--GE2_p[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[4]
--operation mode is normal

GE2_p[4]_lut_out = GE2_k[4] & GE2_st_mach_init;
GE2_p[4] = DFFE(GE2_p[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L389 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7815
--operation mode is normal

GE2L389 = GE2_l[4] & !GE2_p[4];


--GE2_p[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[1]
--operation mode is normal

GE2_p[1]_lut_out = GE2_k[1] & GE2_st_mach_init;
GE2_p[1] = DFFE(GE2_p[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_p[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[2]
--operation mode is normal

GE2_p[2]_lut_out = GE2_k[2] & GE2_st_mach_init;
GE2_p[2] = DFFE(GE2_p[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L489 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7816
--operation mode is normal

GE2L489 = GE2_l[2] & (GE2_l[1] & !GE2_p[1] # !GE2_p[2]) # !GE2_l[2] & GE2_l[1] & !GE2_p[1] & !GE2_p[2];


--GE2_p[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|p[3]
--operation mode is normal

GE2_p[3]_lut_out = GE2_k[3] & GE2_st_mach_init;
GE2_p[3] = DFFE(GE2_p[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L888 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1396
--operation mode is normal

GE2L888 = GE2_p[4] $ GE2_l[4];


--GE2L589 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7817
--operation mode is normal

GE2L589 = !GE2L888 & (GE2L489 & (GE2_l[3] # !GE2_p[3]) # !GE2L489 & GE2_l[3] & !GE2_p[3]);


--GE2L612 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1190~22
--operation mode is normal

GE2L612 = GE2L512 & (GE2L988 # !GE2L389 & !GE2L589);


--GE2L703 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1477~49
--operation mode is normal

GE2L703 = GE2L632 & (!GE2L612 # !GE2L3801Q) # !GE2L632 & !GE2L4801Q & (!GE2L612 # !GE2L3801Q);


--GE1L3801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~24
--operation mode is normal

GE1L3801Q_lut_out = GE1_st_mach_init & (GE1L813 # GE1L713 & GE1L3801Q);
GE1L3801Q = DFFE(GE1L3801Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_l[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[3]
--operation mode is normal

GE1_l[3]_lut_out = GE1_st_mach_init & (GE1L772 # GE1L2801Q & GE1L142);
GE1_l[3] = DFFE(GE1_l[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_l[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[1]
--operation mode is normal

GE1_l[1]_lut_out = GE1_st_mach_init & (GE1L182 # GE1L382 & GE1_l[1]);
GE1_l[1] = DFFE(GE1_l[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_z[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[1]
--operation mode is normal

GE1_z[1]_lut_out = GE1_st_mach_init & (GE1L591 # GE1L099 & !GE1L951);
GE1_z[1] = DFFE(GE1_z[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_z[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[3]
--operation mode is normal

GE1_z[3]_lut_out = GE1_st_mach_init & (GE1L391 # GE1_z[3] & !GE1L789);
GE1_z[3] = DFFE(GE1_z[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L242 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~58
--operation mode is normal

GE1L242 = GE1_l[3] & GE1_z[3] & (GE1_l[1] $ !GE1_z[1]) # !GE1_l[3] & !GE1_z[3] & (GE1_l[1] $ !GE1_z[1]);


--GE1_l[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[2]
--operation mode is normal

GE1_l[2]_lut_out = GE1_st_mach_init & (GE1L972 # GE1L382 & GE1_l[2]);
GE1_l[2] = DFFE(GE1_l[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_l[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[4]
--operation mode is normal

GE1_l[4]_lut_out = GE1_st_mach_init & (GE1L372 # GE1L762 & GE1_l[4]);
GE1_l[4] = DFFE(GE1_l[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_z[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[4]
--operation mode is normal

GE1_z[4]_lut_out = GE1_st_mach_init & (GE1L291 # GE1L499 & !GE1L951);
GE1_z[4] = DFFE(GE1_z[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_z[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[2]
--operation mode is normal

GE1_z[2]_lut_out = GE1_st_mach_init & (GE1L491 # GE1L699 & !GE1L951);
GE1_z[2] = DFFE(GE1_z[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L342 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~59
--operation mode is normal

GE1L342 = GE1_l[2] & GE1_z[2] & (GE1_l[4] $ !GE1_z[4]) # !GE1_l[2] & !GE1_z[2] & (GE1_l[4] $ !GE1_z[4]);


--GE1_z[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|z[0]
--operation mode is normal

GE1_z[0]_lut_out = GE1_st_mach_init & (GE1L691 # GE1L899 & !GE1L951);
GE1_z[0] = DFFE(GE1_z[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L442 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~60
--operation mode is normal

GE1L442 = GE1L242 & GE1L342 & !GE1_z[0];


--GE1_y[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[3]
--operation mode is normal

GE1_y[3]_lut_out = GE1_st_mach_init & (GE1L781 # GE1L481 & GE1_z[3]);
GE1_y[3] = DFFE(GE1_y[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_y[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[1]
--operation mode is normal

GE1_y[1]_lut_out = GE1_st_mach_init & (GE1L981 # GE1L481 & GE1_z[1]);
GE1_y[1] = DFFE(GE1_y[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L542 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~61
--operation mode is normal

GE1L542 = GE1_y[3] & GE1_l[3] & (GE1_y[1] $ !GE1_l[1]) # !GE1_y[3] & !GE1_l[3] & (GE1_y[1] $ !GE1_l[1]);


--GE1_y[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[2]
--operation mode is normal

GE1_y[2]_lut_out = GE1_st_mach_init & (GE1L881 # GE1L481 & GE1_z[2]);
GE1_y[2] = DFFE(GE1_y[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_y[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[4]
--operation mode is normal

GE1_y[4]_lut_out = GE1_st_mach_init & (GE1L681 # GE1L481 & GE1_z[4]);
GE1_y[4] = DFFE(GE1_y[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L642 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~62
--operation mode is normal

GE1L642 = GE1_y[2] & GE1_l[2] & (GE1_y[4] $ !GE1_l[4]) # !GE1_y[2] & !GE1_l[2] & (GE1_y[4] $ !GE1_l[4]);


--GE1_y[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|y[0]
--operation mode is normal

GE1_y[0]_lut_out = GE1_st_mach_init & (GE1L091 # GE1L737 & GE1_z[0]);
GE1_y[0] = DFFE(GE1_y[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L742 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~63
--operation mode is normal

GE1L742 = GE1L542 & GE1L642 & !GE1_y[0];


--GE1_l[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|l[5]
--operation mode is normal

GE1_l[5]_lut_out = GE1_st_mach_init & (GE1L072 # GE1L762 & GE1_l[5]);
GE1_l[5] = DFFE(GE1_l[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L842 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~64
--operation mode is normal

GE1L842 = !GE1_l[5] & (GE1L442 # GE1L742);


--GE1_ring_write_clk1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_clk1
--operation mode is normal

GE1_ring_write_clk1_lut_out = GE1_ring_write_clk;
GE1_ring_write_clk1 = DFFE(GE1_ring_write_clk1_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L713 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1482~29
--operation mode is normal

GE1L713 = GE1_ring_write_clk1 & !GE1L5311Q;


--GE1L632 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1297~27
--operation mode is normal

GE1L632 = !GE1L6311Q & (GE1L588 # GE1_ring_write_clk1);


--GE1L2801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~23
--operation mode is normal

GE1L2801Q_lut_out = GE1_ring_write_clk1 & GE1_st_mach_init & (GE1L613 # GE1L1801Q);
GE1L2801Q = DFFE(GE1L2801Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L1801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~22
--operation mode is normal

GE1L1801Q_lut_out = GE1_st_mach_init & (GE1L513 # GE1L1801Q & !GE1_ring_write_clk1);
GE1L1801Q = DFFE(GE1L1801Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_p[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[5]
--operation mode is normal

GE1_p[5]_lut_out = GE1_k[5] & GE1_st_mach_init;
GE1_p[5] = DFFE(GE1_p[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L512 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1190~21
--operation mode is normal

GE1L512 = GE1_ring_write_clk1 & (GE1_p[5] # !GE1_l[5]);


--GE1L788 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1408
--operation mode is normal

GE1L788 = GE1_p[5] $ GE1_l[5];


--GE1_p[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[4]
--operation mode is normal

GE1_p[4]_lut_out = GE1_k[4] & GE1_st_mach_init;
GE1_p[4] = DFFE(GE1_p[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L089 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7802
--operation mode is normal

GE1L089 = GE1_l[4] & !GE1_p[4];


--GE1_p[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[1]
--operation mode is normal

GE1_p[1]_lut_out = GE1_k[1] & GE1_st_mach_init;
GE1_p[1] = DFFE(GE1_p[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_p[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[2]
--operation mode is normal

GE1_p[2]_lut_out = GE1_k[2] & GE1_st_mach_init;
GE1_p[2] = DFFE(GE1_p[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L189 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7803
--operation mode is normal

GE1L189 = GE1_l[2] & (GE1_l[1] & !GE1_p[1] # !GE1_p[2]) # !GE1_l[2] & GE1_l[1] & !GE1_p[1] & !GE1_p[2];


--GE1_p[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|p[3]
--operation mode is normal

GE1_p[3]_lut_out = GE1_k[3] & GE1_st_mach_init;
GE1_p[3] = DFFE(GE1_p[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L688 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1404
--operation mode is normal

GE1L688 = GE1_p[4] $ GE1_l[4];


--GE1L289 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7804
--operation mode is normal

GE1L289 = !GE1L688 & (GE1L189 & (GE1_l[3] # !GE1_p[3]) # !GE1L189 & GE1_l[3] & !GE1_p[3]);


--GE1L612 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1190~22
--operation mode is normal

GE1L612 = GE1L512 & (GE1L788 # !GE1L089 & !GE1L289);


--GE1L803 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1477~49
--operation mode is normal

GE1L803 = GE1L632 & (!GE1L612 # !GE1L1801Q) # !GE1L632 & !GE1L2801Q & (!GE1L612 # !GE1L1801Q);


--HE2L014 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10908
--operation mode is normal

HE2L014 = (!HE2_ram_address_header[10] & !HE2_ram_address_header[9] & !HE2_ram_address_header[8]) & CASCADE(HE2L314);


--HE1L314 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11003
--operation mode is normal

HE1L314 = (!HE1_ram_address_header[10] & !HE1_ram_address_header[9] & !HE1_ram_address_header[8]) & CASCADE(HE1L914);


--GE1L8211Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~25
--operation mode is normal

GE1L8211Q_lut_out = GE1L7211Q;
GE1L8211Q = DFFE(GE1L8211Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_atwd_bfr_clk is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_bfr_clk
--operation mode is normal

GE1_atwd_bfr_clk_lut_out = !GE1_atwd_bfr_clk & !GE1L7311Q & GE1L1 & GE1L3211Q;
GE1_atwd_bfr_clk = DFFE(GE1_atwd_bfr_clk_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_fadc_bfr_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|fadc_bfr_en
--operation mode is normal

GE1_fadc_bfr_en_lut_out = GE1_i2252 & !GE1_i2239 & !GE1L7311Q;
GE1_fadc_bfr_en = DFFE(GE1_fadc_bfr_en_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_fadc_bfr_clk is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|fadc_bfr_clk
--operation mode is normal

GE1_fadc_bfr_clk_lut_out = !GE1_i2239 & !GE1_fadc_bfr_clk & !GE1L7311Q & GE1_i2252;
GE1_fadc_bfr_clk = DFFE(GE1_fadc_bfr_clk_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L19 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i91~14
--operation mode is normal

GE1L19 = GE1_fadc_bfr_en & GE1_fadc_bfr_clk;


--GE1L4311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~31
--operation mode is normal

GE1L4311Q_lut_out = GE1L3311Q;
GE1L4311Q = DFFE(GE1L4311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L3311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~30
--operation mode is normal

GE1L3311Q_lut_out = GE1L1311Q & (GE1_atwd_done & GE1_atwd_start # !XD1L582);
GE1L3311Q = DFFE(GE1L3311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L389 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7805
--operation mode is normal

GE1L389 = !GE1L4311Q & !GE1L3311Q & !GE1L9211Q & !GE1L8211Q;


--GE1L2301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7861
--operation mode is normal

GE1L2301 = (!GE1L6311Q & !GE1L5311Q) & CASCADE(GE1L389);

--GE1L3301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7863
--operation mode is normal

GE1L3301 = (!GE1L6311Q & !GE1L5311Q) & CASCADE(GE1L389);


--GE1L29 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i95~0
--operation mode is normal

GE1L29 = GE1_fadc_bfr_en & (GE1_fadc_bfr_clk # GE1_atwd_bfr_clk & GE1_atwd_bfr_en) # !GE1_fadc_bfr_en & GE1_atwd_bfr_clk & GE1_atwd_bfr_en;

--GE1L39 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i95~3
--operation mode is normal

GE1L39 = GE1_fadc_bfr_en & (GE1_fadc_bfr_clk # GE1_atwd_bfr_clk & GE1_atwd_bfr_en) # !GE1_fadc_bfr_en & GE1_atwd_bfr_clk & GE1_atwd_bfr_en;


--GE2L0311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~25
--operation mode is normal

GE2L0311Q_lut_out = GE2L9211Q;
GE2L0311Q = DFFE(GE2L0311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_atwd_bfr_clk is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_bfr_clk
--operation mode is normal

GE2_atwd_bfr_clk_lut_out = !GE2_atwd_bfr_clk & !GE2L9311Q & GE2L1 & GE2L5211Q;
GE2_atwd_bfr_clk = DFFE(GE2_atwd_bfr_clk_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_fadc_bfr_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|fadc_bfr_en
--operation mode is normal

GE2_fadc_bfr_en_lut_out = GE2_i2252 & !GE2_i2239 & !GE2L9311Q;
GE2_fadc_bfr_en = DFFE(GE2_fadc_bfr_en_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_fadc_bfr_clk is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|fadc_bfr_clk
--operation mode is normal

GE2_fadc_bfr_clk_lut_out = !GE2_i2239 & !GE2_fadc_bfr_clk & !GE2L9311Q & GE2_i2252;
GE2_fadc_bfr_clk = DFFE(GE2_fadc_bfr_clk_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L19 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i91~14
--operation mode is normal

GE2L19 = GE2_fadc_bfr_en & GE2_fadc_bfr_clk;


--GE2L6311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~31
--operation mode is normal

GE2L6311Q_lut_out = GE2L5311Q;
GE2L6311Q = DFFE(GE2L6311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L5311Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|supr_compr_state~30
--operation mode is normal

GE2L5311Q_lut_out = GE2L3311Q & (GE2_atwd_done & GE2_atwd_start # !XD2L482);
GE2L5311Q = DFFE(GE2L5311Q_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L689 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7818
--operation mode is normal

GE2L689 = !GE2L6311Q & !GE2L5311Q & !GE2L1311Q & !GE2L0311Q;


--GE2L4301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7873
--operation mode is normal

GE2L4301 = (!GE2L8311Q & !GE2L7311Q) & CASCADE(GE2L689);

--GE2L5301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7875
--operation mode is normal

GE2L5301 = (!GE2L8311Q & !GE2L7311Q) & CASCADE(GE2L689);


--GE2L29 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i95~0
--operation mode is normal

GE2L29 = GE2_fadc_bfr_en & (GE2_fadc_bfr_clk # GE2_atwd_bfr_clk & GE2_atwd_bfr_en) # !GE2_fadc_bfr_en & GE2_atwd_bfr_clk & GE2_atwd_bfr_en;

--GE2L39 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i95~3
--operation mode is normal

GE2L39 = GE2_fadc_bfr_en & (GE2_fadc_bfr_clk # GE2_atwd_bfr_clk & GE2_atwd_bfr_en) # !GE2_fadc_bfr_en & GE2_atwd_bfr_clk & GE2_atwd_bfr_en;


--XD1_header_1.chargestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[8]
--operation mode is normal

XD1_header_1.chargestamp[8]_lut_out = FE1_fadc_postpeak[8];
XD1_header_1.chargestamp[8] = DFFE(XD1_header_1.chargestamp[8]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[8]
--operation mode is normal

XD1_header_0.chargestamp[8]_lut_out = FE1_fadc_postpeak[8];
XD1_header_0.chargestamp[8] = DFFE(XD1_header_0.chargestamp[8]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--HE1L03 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[0]~126
--operation mode is normal

HE1L03 = HE1L21Q & (HE1L71Q # HE1L61Q);


--XD1_header_1.chargestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[16]
--operation mode is normal

XD1_header_1.chargestamp[16]_lut_out = FE1_fadc_peak[7];
XD1_header_1.chargestamp[16] = DFFE(XD1_header_1.chargestamp[16]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[16]
--operation mode is normal

XD1_header_0.chargestamp[16]_lut_out = FE1_fadc_peak[7];
XD1_header_0.chargestamp[16] = DFFE(XD1_header_0.chargestamp[16]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[0]
--operation mode is normal

XD1_header_1.chargestamp[0]_lut_out = FE1_fadc_postpeak[0];
XD1_header_1.chargestamp[0] = DFFE(XD1_header_1.chargestamp[0]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[0]
--operation mode is normal

XD1_header_0.chargestamp[0]_lut_out = FE1_fadc_postpeak[0];
XD1_header_0.chargestamp[0] = DFFE(XD1_header_0.chargestamp[0]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[24]
--operation mode is normal

XD1_header_1.chargestamp[24]_lut_out = FE1_fadc_prepeak[6];
XD1_header_1.chargestamp[24] = DFFE(XD1_header_1.chargestamp[24]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[24]
--operation mode is normal

XD1_header_0.chargestamp[24]_lut_out = FE1_fadc_prepeak[6];
XD1_header_0.chargestamp[24] = DFFE(XD1_header_0.chargestamp[24]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--GE1_flagged_rl_compr[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[8]
--operation mode is normal

GE1_flagged_rl_compr[8]_lut_out = GE1_st_mach_init & (GE1L002 # GE1_flagged_rl_compr[8] & !GE1L789);
GE1_flagged_rl_compr[8] = DFFE(GE1_flagged_rl_compr[8]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_j[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[0]
--operation mode is normal

GE1_j[0]_lut_out = GE1_st_mach_init & (GE1L461 # GE1L4001 & !GE1L951);
GE1_j[0] = DFFE(GE1_j[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_j[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[1]
--operation mode is normal

GE1_j[1]_lut_out = GE1_st_mach_init & (GE1L361 # GE1L7001 & !GE1L951);
GE1_j[1] = DFFE(GE1_j[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_j[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[2]
--operation mode is normal

GE1_j[2]_lut_out = GE1_st_mach_init & (GE1L261 # GE1L0101 & !GE1L951);
GE1_j[2] = DFFE(GE1_j[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_j[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[3]
--operation mode is normal

GE1_j[3]_lut_out = GE1_st_mach_init & (GE1L161 # GE1_j[3] & !GE1L789);
GE1_j[3] = DFFE(GE1_j[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_j[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|j[4]
--operation mode is normal

GE1_j[4]_lut_out = GE1_st_mach_init & (GE1L061 # GE1L5101 & !GE1L951);
GE1_j[4] = DFFE(GE1_j[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_flagged_rl_compr[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[7]
--operation mode is normal

GE1_flagged_rl_compr[7]_lut_out = GE1_st_mach_init & (GE1L102 # GE1_flagged_rl_compr[7] & !GE1L789);
GE1_flagged_rl_compr[7] = DFFE(GE1_flagged_rl_compr[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_flagged_rl_compr[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[9]
--operation mode is normal

GE1_flagged_rl_compr[9]_lut_out = GE1_st_mach_init & (GE1L991 # GE1_flagged_rl_compr[9] & !GE1L789);
GE1_flagged_rl_compr[9] = DFFE(GE1_flagged_rl_compr[9]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_flagged_rl_compr[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[4]
--operation mode is normal

GE1_flagged_rl_compr[4]_lut_out = GE1_st_mach_init & (GE1L402 # GE1_flagged_rl_compr[4] & !GE1L789);
GE1_flagged_rl_compr[4] = DFFE(GE1_flagged_rl_compr[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_flagged_rl_compr[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[3]
--operation mode is normal

GE1_flagged_rl_compr[3]_lut_out = GE1_st_mach_init & (GE1L502 # GE1_flagged_rl_compr[3] & !GE1L789);
GE1_flagged_rl_compr[3] = DFFE(GE1_flagged_rl_compr[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_flagged_rl_compr[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[1]
--operation mode is normal

GE1_flagged_rl_compr[1]_lut_out = GE1_st_mach_init & (GE1L702 # GE1_flagged_rl_compr[1] & !GE1L789);
GE1_flagged_rl_compr[1] = DFFE(GE1_flagged_rl_compr[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_flagged_rl_compr[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[2]
--operation mode is normal

GE1_flagged_rl_compr[2]_lut_out = GE1_st_mach_init & (GE1L602 # GE1_flagged_rl_compr[2] & !GE1L789);
GE1_flagged_rl_compr[2] = DFFE(GE1_flagged_rl_compr[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_flagged_rl_compr[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[0]
--operation mode is normal

GE1_flagged_rl_compr[0]_lut_out = GE1_st_mach_init & (GE1L802 # GE1_flagged_rl_compr[0] & !GE1L789);
GE1_flagged_rl_compr[0] = DFFE(GE1_flagged_rl_compr[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_flagged_rl_compr[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[6]
--operation mode is normal

GE1_flagged_rl_compr[6]_lut_out = GE1_st_mach_init & (GE1L202 # GE1_flagged_rl_compr[6] & !GE1L789);
GE1_flagged_rl_compr[6] = DFFE(GE1_flagged_rl_compr[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_flagged_rl_compr[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[5]
--operation mode is normal

GE1_flagged_rl_compr[5]_lut_out = GE1_st_mach_init & (GE1L302 # GE1_flagged_rl_compr[5] & !GE1L789);
GE1_flagged_rl_compr[5] = DFFE(GE1_flagged_rl_compr[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_flagged_rl_compr[10] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[10]
--operation mode is normal

GE1_flagged_rl_compr[10]_lut_out = GE1_st_mach_init & (GE1L891 # GE1_flagged_rl_compr[10] & !GE1L789);
GE1_flagged_rl_compr[10] = DFFE(GE1_flagged_rl_compr[10]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_ring_write_en_dly is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_en_dly
--operation mode is normal

GE1_ring_write_en_dly_lut_out = GE1_ring_write_en;
GE1_ring_write_en_dly = DFFE(GE1_ring_write_en_dly_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L267 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~582
--operation mode is normal

GE1L267 = GE1_i[4] # GE1_i[3] & (GE1_i[1] # GE1_i[2]);


--GE1L362 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1463~255
--operation mode is normal

GE1L362 = GE1L1801Q & (GE1_i[1] $ (GE1L612 & GE1L267));


--GE1L0801Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~21
--operation mode is normal

GE1L0801Q_lut_out = GE1_st_mach_init & (GE1L213 # GE1_read_idle_en & GE1L0801Q);
GE1L0801Q = DFFE(GE1L0801Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_i1216 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1216
--operation mode is normal

GE1_i1216 = GE1L6311Q # !GE1_ring_write_clk1;


--GE1L462 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1463~256
--operation mode is normal

GE1L462 = GE1_i[1] & (GE1L0801Q # GE1L2801Q & !GE1L732) # !GE1_i[1] & GE1L2801Q & GE1L732;


--GE1L942 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1357~65
--operation mode is normal

GE1L942 = GE1L5311Q # !GE1_l[5] & (GE1L442 # GE1L742);


--GE1L152 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1399~5
--operation mode is normal

GE1L152 = GE1_i[1] $ (!GE1L713 & GE1L942 & GE1L267);


--GE1L562 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1463~257
--operation mode is normal

GE1L562 = GE1L362 # GE1L462 # GE1L3801Q & GE1L152;


--GE1L652 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~363
--operation mode is normal

GE1L652 = GE1L942 & GE1L3801Q & GE1L267 & !GE1L713;


--GE1L752 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~364
--operation mode is normal

GE1L752 = GE1L1801Q & GE1L612 & GE1L267;


--GE1_i1219 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1219
--operation mode is normal

GE1_i1219 = GE1L6311Q # !GE1L588;

--GE1L222 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1219~7
--operation mode is normal

GE1L222 = GE1L6311Q # !GE1L588;


--GE1L852 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~365
--operation mode is normal

GE1L852 = GE1_i1216 & GE1_i1219 & GE1L2801Q & GE1L267;


--GE1L567 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~984
--operation mode is normal

GE1L567 = GE1_i[1] $ GE1_i[2];


--GE1L952 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~366
--operation mode is normal

GE1L952 = !GE1L567 & (GE1L652 # GE1L752 # GE1L852);


--GE1L062 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~367
--operation mode is normal

GE1L062 = GE1L3801Q & (GE1L713 # !GE1L267 # !GE1L942);


--GE1L162 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~368
--operation mode is normal

GE1L162 = GE1L0801Q # GE1L2801Q & (!GE1L832 # !GE1L267);


--GE1L667 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~985
--operation mode is normal

GE1L667 = GE1_i[1] # GE1_i[2];


--GE1L912 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1207~0
--operation mode is normal

GE1L912 = GE1L612 & (GE1_i[4] # GE1L667 & GE1_i[3]);


--GE1L262 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1462~369
--operation mode is normal

GE1L262 = GE1L062 # GE1L162 # GE1L1801Q & !GE1L912;


--GE1L812 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1198~81
--operation mode is normal

GE1L812 = GE1_i[3] $ (GE1_i[1] # GE1_i[2] # !GE1_i[4]);


--GE1L452 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1461~391
--operation mode is normal

GE1L452 = GE1L812 & (GE1L482 # !GE1L803);


--GE1L252 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1460~463
--operation mode is normal

GE1L252 = GE1L2801Q & !GE1L6311Q & (GE1L588 # GE1_ring_write_clk1);


--GE1L662 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1465~1006
--operation mode is normal

GE1L662 = !GE1L0801Q & (GE1L942 & !GE1L713 # !GE1L3801Q);


--GE1L552 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1461~392
--operation mode is normal

GE1L552 = GE1L252 # GE1L1801Q & !GE1L612 # !GE1L662;


--GE1L712 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1197~121
--operation mode is normal

GE1L712 = GE1_i[3] & (GE1_i[1] # GE1_i[2]) # !GE1_i[3] & !GE1_i[4];


--GE1L352 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1460~464
--operation mode is normal

GE1L352 = GE1L482 & (GE1L712 $ !GE1_i[4]) # !GE1L482 & !GE1L803 & (GE1L712 $ !GE1_i[4]);


--XD2_header_1.chargestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[8]
--operation mode is normal

XD2_header_1.chargestamp[8]_lut_out = FE2_fadc_postpeak[8];
XD2_header_1.chargestamp[8] = DFFE(XD2_header_1.chargestamp[8]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[8]
--operation mode is normal

XD2_header_0.chargestamp[8]_lut_out = FE2_fadc_postpeak[8];
XD2_header_0.chargestamp[8] = DFFE(XD2_header_0.chargestamp[8]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--HE2L03 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[0]~127
--operation mode is normal

HE2L03 = HE2L21Q & (HE2L71Q # HE2L61Q);


--XD2_header_1.chargestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[16]
--operation mode is normal

XD2_header_1.chargestamp[16]_lut_out = FE2_fadc_peak[7];
XD2_header_1.chargestamp[16] = DFFE(XD2_header_1.chargestamp[16]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[16]
--operation mode is normal

XD2_header_0.chargestamp[16]_lut_out = FE2_fadc_peak[7];
XD2_header_0.chargestamp[16] = DFFE(XD2_header_0.chargestamp[16]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[0]
--operation mode is normal

XD2_header_1.chargestamp[0]_lut_out = FE2_fadc_postpeak[0];
XD2_header_1.chargestamp[0] = DFFE(XD2_header_1.chargestamp[0]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[0]
--operation mode is normal

XD2_header_0.chargestamp[0]_lut_out = FE2_fadc_postpeak[0];
XD2_header_0.chargestamp[0] = DFFE(XD2_header_0.chargestamp[0]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[24]
--operation mode is normal

XD2_header_1.chargestamp[24]_lut_out = FE2_fadc_prepeak[6];
XD2_header_1.chargestamp[24] = DFFE(XD2_header_1.chargestamp[24]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[24]
--operation mode is normal

XD2_header_0.chargestamp[24]_lut_out = FE2_fadc_prepeak[6];
XD2_header_0.chargestamp[24] = DFFE(XD2_header_0.chargestamp[24]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--GE2_flagged_rl_compr[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[8]
--operation mode is normal

GE2_flagged_rl_compr[8]_lut_out = GE2_st_mach_init & (GE2L002 # GE2_flagged_rl_compr[8] & !GE2L099);
GE2_flagged_rl_compr[8] = DFFE(GE2_flagged_rl_compr[8]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_j[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[0]
--operation mode is normal

GE2_j[0]_lut_out = GE2_st_mach_init & (GE2L461 # GE2L7001 & !GE2L951);
GE2_j[0] = DFFE(GE2_j[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_j[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[1]
--operation mode is normal

GE2_j[1]_lut_out = GE2_st_mach_init & (GE2L361 # GE2L0101 & !GE2L951);
GE2_j[1] = DFFE(GE2_j[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_j[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[3]
--operation mode is normal

GE2_j[3]_lut_out = GE2_st_mach_init & (GE2L161 # GE2_j[3] & !GE2L099);
GE2_j[3] = DFFE(GE2_j[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_j[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[4]
--operation mode is normal

GE2_j[4]_lut_out = GE2_st_mach_init & (GE2L061 # GE2L5101 & !GE2L951);
GE2_j[4] = DFFE(GE2_j[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_j[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|j[2]
--operation mode is normal

GE2_j[2]_lut_out = GE2_st_mach_init & (GE2L261 # GE2L8101 & !GE2L951);
GE2_j[2] = DFFE(GE2_j[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_flagged_rl_compr[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[7]
--operation mode is normal

GE2_flagged_rl_compr[7]_lut_out = GE2_st_mach_init & (GE2L102 # GE2_flagged_rl_compr[7] & !GE2L099);
GE2_flagged_rl_compr[7] = DFFE(GE2_flagged_rl_compr[7]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_flagged_rl_compr[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[9]
--operation mode is normal

GE2_flagged_rl_compr[9]_lut_out = GE2_st_mach_init & (GE2L991 # GE2_flagged_rl_compr[9] & !GE2L099);
GE2_flagged_rl_compr[9] = DFFE(GE2_flagged_rl_compr[9]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_flagged_rl_compr[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[4]
--operation mode is normal

GE2_flagged_rl_compr[4]_lut_out = GE2_st_mach_init & (GE2L402 # GE2_flagged_rl_compr[4] & !GE2L099);
GE2_flagged_rl_compr[4] = DFFE(GE2_flagged_rl_compr[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_flagged_rl_compr[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[3]
--operation mode is normal

GE2_flagged_rl_compr[3]_lut_out = GE2_st_mach_init & (GE2L502 # GE2_flagged_rl_compr[3] & !GE2L099);
GE2_flagged_rl_compr[3] = DFFE(GE2_flagged_rl_compr[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_flagged_rl_compr[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[1]
--operation mode is normal

GE2_flagged_rl_compr[1]_lut_out = GE2_st_mach_init & (GE2L702 # GE2_flagged_rl_compr[1] & !GE2L099);
GE2_flagged_rl_compr[1] = DFFE(GE2_flagged_rl_compr[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_flagged_rl_compr[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[2]
--operation mode is normal

GE2_flagged_rl_compr[2]_lut_out = GE2_st_mach_init & (GE2L602 # GE2_flagged_rl_compr[2] & !GE2L099);
GE2_flagged_rl_compr[2] = DFFE(GE2_flagged_rl_compr[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_flagged_rl_compr[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[0]
--operation mode is normal

GE2_flagged_rl_compr[0]_lut_out = GE2_st_mach_init & (GE2L802 # GE2_flagged_rl_compr[0] & !GE2L099);
GE2_flagged_rl_compr[0] = DFFE(GE2_flagged_rl_compr[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_flagged_rl_compr[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[6]
--operation mode is normal

GE2_flagged_rl_compr[6]_lut_out = GE2_st_mach_init & (GE2L202 # GE2_flagged_rl_compr[6] & !GE2L099);
GE2_flagged_rl_compr[6] = DFFE(GE2_flagged_rl_compr[6]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_flagged_rl_compr[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[5]
--operation mode is normal

GE2_flagged_rl_compr[5]_lut_out = GE2_st_mach_init & (GE2L302 # GE2_flagged_rl_compr[5] & !GE2L099);
GE2_flagged_rl_compr[5] = DFFE(GE2_flagged_rl_compr[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_flagged_rl_compr[10] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|flagged_rl_compr[10]
--operation mode is normal

GE2_flagged_rl_compr[10]_lut_out = GE2_st_mach_init & (GE2L891 # GE2_flagged_rl_compr[10] & !GE2L099);
GE2_flagged_rl_compr[10] = DFFE(GE2_flagged_rl_compr[10]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_ring_write_en_dly is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_en_dly
--operation mode is normal

GE2_ring_write_en_dly_lut_out = GE2_ring_write_en;
GE2_ring_write_en_dly = DFFE(GE2_ring_write_en_dly_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L467 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~582
--operation mode is normal

GE2L467 = GE2_i[4] # GE2_i[3] & (GE2_i[1] # GE2_i[2]);


--GE2L262 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1463~239
--operation mode is normal

GE2L262 = GE2L3801Q & (GE2_i[1] $ (GE2L612 & GE2L467));


--GE2L2801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~21
--operation mode is normal

GE2L2801Q_lut_out = GE2_st_mach_init & (GE2L113 # GE2_read_idle_en & GE2L2801Q);
GE2L2801Q = DFFE(GE2L2801Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_i1216 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1216
--operation mode is normal

GE2_i1216 = GE2L8311Q # !GE2_ring_write_clk1;


--GE2L362 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1463~240
--operation mode is normal

GE2L362 = GE2_i[1] & (GE2L2801Q # GE2L4801Q & !GE2L732) # !GE2_i[1] & GE2L4801Q & GE2L732;


--GE2L842 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1357~65
--operation mode is normal

GE2L842 = GE2L7311Q # !GE2_l[5] & (GE2L342 # GE2L642);


--GE2L052 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1399~5
--operation mode is normal

GE2L052 = GE2_i[1] $ (!GE2L613 & GE2L842 & GE2L467);


--GE2L462 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1463~241
--operation mode is normal

GE2L462 = GE2L262 # GE2L362 # GE2L5801Q & GE2L052;


--GE2L552 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~363
--operation mode is normal

GE2L552 = GE2L842 & GE2L5801Q & GE2L467 & !GE2L613;


--GE2L652 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~364
--operation mode is normal

GE2L652 = GE2L3801Q & GE2L612 & GE2L467;


--GE2_i1219 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1219
--operation mode is normal

GE2_i1219 = GE2L8311Q # !GE2L788;

--GE2L222 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1219~7
--operation mode is normal

GE2L222 = GE2L8311Q # !GE2L788;


--GE2L752 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~365
--operation mode is normal

GE2L752 = GE2_i1216 & GE2_i1219 & GE2L4801Q & GE2L467;


--GE2L767 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~976
--operation mode is normal

GE2L767 = GE2_i[1] $ GE2_i[2];


--GE2L852 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~366
--operation mode is normal

GE2L852 = !GE2L767 & (GE2L552 # GE2L652 # GE2L752);


--GE2L952 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~367
--operation mode is normal

GE2L952 = GE2L5801Q & (GE2L613 # !GE2L467 # !GE2L842);


--GE2L062 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~368
--operation mode is normal

GE2L062 = GE2L2801Q # GE2L4801Q & !GE2L732;


--GE2L867 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~977
--operation mode is normal

GE2L867 = GE2_i[1] # GE2_i[2];


--GE2L912 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1207~0
--operation mode is normal

GE2L912 = GE2L612 & (GE2_i[4] # GE2L867 & GE2_i[3]);


--GE2L162 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1462~369
--operation mode is normal

GE2L162 = GE2L952 # GE2L062 # GE2L3801Q & !GE2L912;


--GE2L812 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1198~81
--operation mode is normal

GE2L812 = GE2_i[3] $ (GE2_i[1] # GE2_i[2] # !GE2_i[4]);


--GE2L352 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1461~385
--operation mode is normal

GE2L352 = GE2L812 & (GE2L942 & GE2L5801Q # !GE2L703);


--GE2L152 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1460~441
--operation mode is normal

GE2L152 = GE2L4801Q & !GE2L8311Q & (GE2L788 # GE2_ring_write_clk1);


--GE2L562 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1465~1018
--operation mode is normal

GE2L562 = !GE2L2801Q & (GE2L842 & !GE2L613 # !GE2L5801Q);


--GE2L452 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1461~386
--operation mode is normal

GE2L452 = GE2L152 # GE2L3801Q & !GE2L612 # !GE2L562;


--GE2L712 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1197~4
--operation mode is normal

GE2L712 = GE2_i[4] $ (GE2_i[1] # GE2_i[2]) # !GE2_i[3];


--GE2L252 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1460~442
--operation mode is normal

GE2L252 = !GE2L712 & (GE2L942 & GE2L5801Q # !GE2L703);


--XD1_header_1.chargestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[9]
--operation mode is normal

XD1_header_1.chargestamp[9]_lut_out = FE1_fadc_peak[0];
XD1_header_1.chargestamp[9] = DFFE(XD1_header_1.chargestamp[9]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[9]
--operation mode is normal

XD1_header_0.chargestamp[9]_lut_out = FE1_fadc_peak[0];
XD1_header_0.chargestamp[9] = DFFE(XD1_header_0.chargestamp[9]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[17]
--operation mode is normal

XD1_header_1.chargestamp[17]_lut_out = FE1_fadc_peak[8];
XD1_header_1.chargestamp[17] = DFFE(XD1_header_1.chargestamp[17]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[17]
--operation mode is normal

XD1_header_0.chargestamp[17]_lut_out = FE1_fadc_peak[8];
XD1_header_0.chargestamp[17] = DFFE(XD1_header_0.chargestamp[17]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[25]
--operation mode is normal

XD1_header_1.chargestamp[25]_lut_out = FE1_fadc_prepeak[7];
XD1_header_1.chargestamp[25] = DFFE(XD1_header_1.chargestamp[25]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[25]
--operation mode is normal

XD1_header_0.chargestamp[25]_lut_out = FE1_fadc_prepeak[7];
XD1_header_0.chargestamp[25] = DFFE(XD1_header_0.chargestamp[25]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD2_header_1.chargestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[9]
--operation mode is normal

XD2_header_1.chargestamp[9]_lut_out = FE2_fadc_peak[0];
XD2_header_1.chargestamp[9] = DFFE(XD2_header_1.chargestamp[9]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[9]
--operation mode is normal

XD2_header_0.chargestamp[9]_lut_out = FE2_fadc_peak[0];
XD2_header_0.chargestamp[9] = DFFE(XD2_header_0.chargestamp[9]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[17]
--operation mode is normal

XD2_header_1.chargestamp[17]_lut_out = FE2_fadc_peak[8];
XD2_header_1.chargestamp[17] = DFFE(XD2_header_1.chargestamp[17]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[17]
--operation mode is normal

XD2_header_0.chargestamp[17]_lut_out = FE2_fadc_peak[8];
XD2_header_0.chargestamp[17] = DFFE(XD2_header_0.chargestamp[17]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[25]
--operation mode is normal

XD2_header_1.chargestamp[25]_lut_out = FE2_fadc_prepeak[7];
XD2_header_1.chargestamp[25] = DFFE(XD2_header_1.chargestamp[25]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[25]
--operation mode is normal

XD2_header_0.chargestamp[25]_lut_out = FE2_fadc_prepeak[7];
XD2_header_0.chargestamp[25] = DFFE(XD2_header_0.chargestamp[25]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD1_header_1.chargestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[10]
--operation mode is normal

XD1_header_1.chargestamp[10]_lut_out = FE1_fadc_peak[1];
XD1_header_1.chargestamp[10] = DFFE(XD1_header_1.chargestamp[10]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[10]
--operation mode is normal

XD1_header_0.chargestamp[10]_lut_out = FE1_fadc_peak[1];
XD1_header_0.chargestamp[10] = DFFE(XD1_header_0.chargestamp[10]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[18]
--operation mode is normal

XD1_header_1.chargestamp[18]_lut_out = FE1_fadc_prepeak[0];
XD1_header_1.chargestamp[18] = DFFE(XD1_header_1.chargestamp[18]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[18]
--operation mode is normal

XD1_header_0.chargestamp[18]_lut_out = FE1_fadc_prepeak[0];
XD1_header_0.chargestamp[18] = DFFE(XD1_header_0.chargestamp[18]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[2]
--operation mode is normal

XD1_header_1.chargestamp[2]_lut_out = FE1_fadc_postpeak[2];
XD1_header_1.chargestamp[2] = DFFE(XD1_header_1.chargestamp[2]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[2]
--operation mode is normal

XD1_header_0.chargestamp[2]_lut_out = FE1_fadc_postpeak[2];
XD1_header_0.chargestamp[2] = DFFE(XD1_header_0.chargestamp[2]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[26]
--operation mode is normal

XD1_header_1.chargestamp[26]_lut_out = FE1_fadc_prepeak[8];
XD1_header_1.chargestamp[26] = DFFE(XD1_header_1.chargestamp[26]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[26]
--operation mode is normal

XD1_header_0.chargestamp[26]_lut_out = FE1_fadc_prepeak[8];
XD1_header_0.chargestamp[26] = DFFE(XD1_header_0.chargestamp[26]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD2_header_1.chargestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[10]
--operation mode is normal

XD2_header_1.chargestamp[10]_lut_out = FE2_fadc_peak[1];
XD2_header_1.chargestamp[10] = DFFE(XD2_header_1.chargestamp[10]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[10]
--operation mode is normal

XD2_header_0.chargestamp[10]_lut_out = FE2_fadc_peak[1];
XD2_header_0.chargestamp[10] = DFFE(XD2_header_0.chargestamp[10]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[18]
--operation mode is normal

XD2_header_1.chargestamp[18]_lut_out = FE2_fadc_prepeak[0];
XD2_header_1.chargestamp[18] = DFFE(XD2_header_1.chargestamp[18]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[18]
--operation mode is normal

XD2_header_0.chargestamp[18]_lut_out = FE2_fadc_prepeak[0];
XD2_header_0.chargestamp[18] = DFFE(XD2_header_0.chargestamp[18]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[2]
--operation mode is normal

XD2_header_1.chargestamp[2]_lut_out = FE2_fadc_postpeak[2];
XD2_header_1.chargestamp[2] = DFFE(XD2_header_1.chargestamp[2]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[2]
--operation mode is normal

XD2_header_0.chargestamp[2]_lut_out = FE2_fadc_postpeak[2];
XD2_header_0.chargestamp[2] = DFFE(XD2_header_0.chargestamp[2]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[26]
--operation mode is normal

XD2_header_1.chargestamp[26]_lut_out = FE2_fadc_prepeak[8];
XD2_header_1.chargestamp[26] = DFFE(XD2_header_1.chargestamp[26]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[26]
--operation mode is normal

XD2_header_0.chargestamp[26]_lut_out = FE2_fadc_prepeak[8];
XD2_header_0.chargestamp[26] = DFFE(XD2_header_0.chargestamp[26]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD1_header_1.chargestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[19]
--operation mode is normal

XD1_header_1.chargestamp[19]_lut_out = FE1_fadc_prepeak[1];
XD1_header_1.chargestamp[19] = DFFE(XD1_header_1.chargestamp[19]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[19]
--operation mode is normal

XD1_header_0.chargestamp[19]_lut_out = FE1_fadc_prepeak[1];
XD1_header_0.chargestamp[19] = DFFE(XD1_header_0.chargestamp[19]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[27]
--operation mode is normal

XD1_header_1.chargestamp[27]_lut_out = FE1_peak_sample_number[0];
XD1_header_1.chargestamp[27] = DFFE(XD1_header_1.chargestamp[27]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[27]
--operation mode is normal

XD1_header_0.chargestamp[27]_lut_out = FE1_peak_sample_number[0];
XD1_header_0.chargestamp[27] = DFFE(XD1_header_0.chargestamp[27]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[11]
--operation mode is normal

XD1_header_1.chargestamp[11]_lut_out = FE1_fadc_peak[2];
XD1_header_1.chargestamp[11] = DFFE(XD1_header_1.chargestamp[11]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[11]
--operation mode is normal

XD1_header_0.chargestamp[11]_lut_out = FE1_fadc_peak[2];
XD1_header_0.chargestamp[11] = DFFE(XD1_header_0.chargestamp[11]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD2_header_1.chargestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[11]
--operation mode is normal

XD2_header_1.chargestamp[11]_lut_out = FE2_fadc_peak[2];
XD2_header_1.chargestamp[11] = DFFE(XD2_header_1.chargestamp[11]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[11]
--operation mode is normal

XD2_header_0.chargestamp[11]_lut_out = FE2_fadc_peak[2];
XD2_header_0.chargestamp[11] = DFFE(XD2_header_0.chargestamp[11]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[19]
--operation mode is normal

XD2_header_1.chargestamp[19]_lut_out = FE2_fadc_prepeak[1];
XD2_header_1.chargestamp[19] = DFFE(XD2_header_1.chargestamp[19]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[19]
--operation mode is normal

XD2_header_0.chargestamp[19]_lut_out = FE2_fadc_prepeak[1];
XD2_header_0.chargestamp[19] = DFFE(XD2_header_0.chargestamp[19]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[3]
--operation mode is normal

XD2_header_1.chargestamp[3]_lut_out = FE2_fadc_postpeak[3];
XD2_header_1.chargestamp[3] = DFFE(XD2_header_1.chargestamp[3]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[3]
--operation mode is normal

XD2_header_0.chargestamp[3]_lut_out = FE2_fadc_postpeak[3];
XD2_header_0.chargestamp[3] = DFFE(XD2_header_0.chargestamp[3]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[27]
--operation mode is normal

XD2_header_1.chargestamp[27]_lut_out = FE2_peak_sample_number[0];
XD2_header_1.chargestamp[27] = DFFE(XD2_header_1.chargestamp[27]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[27]
--operation mode is normal

XD2_header_0.chargestamp[27]_lut_out = FE2_peak_sample_number[0];
XD2_header_0.chargestamp[27] = DFFE(XD2_header_0.chargestamp[27]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD1_header_1.chargestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[12]
--operation mode is normal

XD1_header_1.chargestamp[12]_lut_out = FE1_fadc_peak[3];
XD1_header_1.chargestamp[12] = DFFE(XD1_header_1.chargestamp[12]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[12]
--operation mode is normal

XD1_header_0.chargestamp[12]_lut_out = FE1_fadc_peak[3];
XD1_header_0.chargestamp[12] = DFFE(XD1_header_0.chargestamp[12]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[20]
--operation mode is normal

XD1_header_1.chargestamp[20]_lut_out = FE1_fadc_prepeak[2];
XD1_header_1.chargestamp[20] = DFFE(XD1_header_1.chargestamp[20]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[20]
--operation mode is normal

XD1_header_0.chargestamp[20]_lut_out = FE1_fadc_prepeak[2];
XD1_header_0.chargestamp[20] = DFFE(XD1_header_0.chargestamp[20]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[28]
--operation mode is normal

XD1_header_1.chargestamp[28]_lut_out = FE1_peak_sample_number[1];
XD1_header_1.chargestamp[28] = DFFE(XD1_header_1.chargestamp[28]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[28]
--operation mode is normal

XD1_header_0.chargestamp[28]_lut_out = FE1_peak_sample_number[1];
XD1_header_0.chargestamp[28] = DFFE(XD1_header_0.chargestamp[28]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[4]
--operation mode is normal

XD1_header_1.chargestamp[4]_lut_out = FE1_fadc_postpeak[4];
XD1_header_1.chargestamp[4] = DFFE(XD1_header_1.chargestamp[4]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[4]
--operation mode is normal

XD1_header_0.chargestamp[4]_lut_out = FE1_fadc_postpeak[4];
XD1_header_0.chargestamp[4] = DFFE(XD1_header_0.chargestamp[4]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD2_header_1.chargestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[12]
--operation mode is normal

XD2_header_1.chargestamp[12]_lut_out = FE2_fadc_peak[3];
XD2_header_1.chargestamp[12] = DFFE(XD2_header_1.chargestamp[12]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[12]
--operation mode is normal

XD2_header_0.chargestamp[12]_lut_out = FE2_fadc_peak[3];
XD2_header_0.chargestamp[12] = DFFE(XD2_header_0.chargestamp[12]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[20]
--operation mode is normal

XD2_header_1.chargestamp[20]_lut_out = FE2_fadc_prepeak[2];
XD2_header_1.chargestamp[20] = DFFE(XD2_header_1.chargestamp[20]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[20]
--operation mode is normal

XD2_header_0.chargestamp[20]_lut_out = FE2_fadc_prepeak[2];
XD2_header_0.chargestamp[20] = DFFE(XD2_header_0.chargestamp[20]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[28]
--operation mode is normal

XD2_header_1.chargestamp[28]_lut_out = FE2_peak_sample_number[1];
XD2_header_1.chargestamp[28] = DFFE(XD2_header_1.chargestamp[28]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[28]
--operation mode is normal

XD2_header_0.chargestamp[28]_lut_out = FE2_peak_sample_number[1];
XD2_header_0.chargestamp[28] = DFFE(XD2_header_0.chargestamp[28]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[4]
--operation mode is normal

XD2_header_1.chargestamp[4]_lut_out = FE2_fadc_postpeak[4];
XD2_header_1.chargestamp[4] = DFFE(XD2_header_1.chargestamp[4]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[4]
--operation mode is normal

XD2_header_0.chargestamp[4]_lut_out = FE2_fadc_postpeak[4];
XD2_header_0.chargestamp[4] = DFFE(XD2_header_0.chargestamp[4]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD1_header_1.chargestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[13]
--operation mode is normal

XD1_header_1.chargestamp[13]_lut_out = FE1_fadc_peak[4];
XD1_header_1.chargestamp[13] = DFFE(XD1_header_1.chargestamp[13]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[13]
--operation mode is normal

XD1_header_0.chargestamp[13]_lut_out = FE1_fadc_peak[4];
XD1_header_0.chargestamp[13] = DFFE(XD1_header_0.chargestamp[13]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[21]
--operation mode is normal

XD1_header_1.chargestamp[21]_lut_out = FE1_fadc_prepeak[3];
XD1_header_1.chargestamp[21] = DFFE(XD1_header_1.chargestamp[21]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[21]
--operation mode is normal

XD1_header_0.chargestamp[21]_lut_out = FE1_fadc_prepeak[3];
XD1_header_0.chargestamp[21] = DFFE(XD1_header_0.chargestamp[21]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[29]
--operation mode is normal

XD1_header_1.chargestamp[29]_lut_out = FE1_peak_sample_number[2];
XD1_header_1.chargestamp[29] = DFFE(XD1_header_1.chargestamp[29]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[29]
--operation mode is normal

XD1_header_0.chargestamp[29]_lut_out = FE1_peak_sample_number[2];
XD1_header_0.chargestamp[29] = DFFE(XD1_header_0.chargestamp[29]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[5]
--operation mode is normal

XD1_header_1.chargestamp[5]_lut_out = FE1_fadc_postpeak[5];
XD1_header_1.chargestamp[5] = DFFE(XD1_header_1.chargestamp[5]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[5]
--operation mode is normal

XD1_header_0.chargestamp[5]_lut_out = FE1_fadc_postpeak[5];
XD1_header_0.chargestamp[5] = DFFE(XD1_header_0.chargestamp[5]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD2_header_1.chargestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[13]
--operation mode is normal

XD2_header_1.chargestamp[13]_lut_out = FE2_fadc_peak[4];
XD2_header_1.chargestamp[13] = DFFE(XD2_header_1.chargestamp[13]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[13]
--operation mode is normal

XD2_header_0.chargestamp[13]_lut_out = FE2_fadc_peak[4];
XD2_header_0.chargestamp[13] = DFFE(XD2_header_0.chargestamp[13]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[21]
--operation mode is normal

XD2_header_1.chargestamp[21]_lut_out = FE2_fadc_prepeak[3];
XD2_header_1.chargestamp[21] = DFFE(XD2_header_1.chargestamp[21]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[21]
--operation mode is normal

XD2_header_0.chargestamp[21]_lut_out = FE2_fadc_prepeak[3];
XD2_header_0.chargestamp[21] = DFFE(XD2_header_0.chargestamp[21]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[29]
--operation mode is normal

XD2_header_1.chargestamp[29]_lut_out = FE2_peak_sample_number[2];
XD2_header_1.chargestamp[29] = DFFE(XD2_header_1.chargestamp[29]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[29]
--operation mode is normal

XD2_header_0.chargestamp[29]_lut_out = FE2_peak_sample_number[2];
XD2_header_0.chargestamp[29] = DFFE(XD2_header_0.chargestamp[29]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[5]
--operation mode is normal

XD2_header_1.chargestamp[5]_lut_out = FE2_fadc_postpeak[5];
XD2_header_1.chargestamp[5] = DFFE(XD2_header_1.chargestamp[5]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[5]
--operation mode is normal

XD2_header_0.chargestamp[5]_lut_out = FE2_fadc_postpeak[5];
XD2_header_0.chargestamp[5] = DFFE(XD2_header_0.chargestamp[5]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD1_header_1.chargestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[14]
--operation mode is normal

XD1_header_1.chargestamp[14]_lut_out = FE1_fadc_peak[5];
XD1_header_1.chargestamp[14] = DFFE(XD1_header_1.chargestamp[14]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[14]
--operation mode is normal

XD1_header_0.chargestamp[14]_lut_out = FE1_fadc_peak[5];
XD1_header_0.chargestamp[14] = DFFE(XD1_header_0.chargestamp[14]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[22]
--operation mode is normal

XD1_header_1.chargestamp[22]_lut_out = FE1_fadc_prepeak[4];
XD1_header_1.chargestamp[22] = DFFE(XD1_header_1.chargestamp[22]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[22]
--operation mode is normal

XD1_header_0.chargestamp[22]_lut_out = FE1_fadc_prepeak[4];
XD1_header_0.chargestamp[22] = DFFE(XD1_header_0.chargestamp[22]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[30]
--operation mode is normal

XD1_header_1.chargestamp[30]_lut_out = FE1_peak_sample_number[3];
XD1_header_1.chargestamp[30] = DFFE(XD1_header_1.chargestamp[30]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[30]
--operation mode is normal

XD1_header_0.chargestamp[30]_lut_out = FE1_peak_sample_number[3];
XD1_header_0.chargestamp[30] = DFFE(XD1_header_0.chargestamp[30]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--GE1L516 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2163~1037
--operation mode is normal

GE1L516 = GE1L657 & GE1_ring_data[4] & !GE1L757 # !GE1L657 & GE1_ring_data[2];


--GE1L616 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2163~1038
--operation mode is normal

GE1L616 = GE1L857 & GE1_ring_data[8] & !GE1L957 # !GE1L857 & GE1_ring_data[6];


--GE1L716 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2163~1039
--operation mode is normal

GE1L716 = GE1L946 & (GE1L769 & GE1_h_compr_data[6] # !GE1L769 & GE1_ring_data[14]);


--GE1L816 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2163~1040
--operation mode is normal

GE1L816 = GE1L067 & GE1_ring_data[12] & !GE1L167 # !GE1L067 & GE1_ring_data[10];


--GE1L916 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2163~1041
--operation mode is normal

GE1L916 = GE1L616 # GE1L846 & (GE1L716 # GE1L816);


--GE1L756 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2211~1229
--operation mode is normal

GE1L756 = GE1L557 & (GE1L516 # GE1L646 & GE1L916);


--GE1L856 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2211~1230
--operation mode is normal

GE1L856 = GE1_ring_data[0] & GE1_i_dly[1] & GE1L869 & !GE1_i_dly[2];


--GE1L956 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2211~1232
--operation mode is normal

GE1L956 = (GE1L457 & (GE1L756 # GE1L856) # !GE1L457 & GE1_ring_data[16]) & CASCADE(GE1L976);


--XD2_header_1.chargestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[14]
--operation mode is normal

XD2_header_1.chargestamp[14]_lut_out = FE2_fadc_peak[5];
XD2_header_1.chargestamp[14] = DFFE(XD2_header_1.chargestamp[14]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[14]
--operation mode is normal

XD2_header_0.chargestamp[14]_lut_out = FE2_fadc_peak[5];
XD2_header_0.chargestamp[14] = DFFE(XD2_header_0.chargestamp[14]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[22]
--operation mode is normal

XD2_header_1.chargestamp[22]_lut_out = FE2_fadc_prepeak[4];
XD2_header_1.chargestamp[22] = DFFE(XD2_header_1.chargestamp[22]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[22]
--operation mode is normal

XD2_header_0.chargestamp[22]_lut_out = FE2_fadc_prepeak[4];
XD2_header_0.chargestamp[22] = DFFE(XD2_header_0.chargestamp[22]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[30]
--operation mode is normal

XD2_header_1.chargestamp[30]_lut_out = FE2_peak_sample_number[3];
XD2_header_1.chargestamp[30] = DFFE(XD2_header_1.chargestamp[30]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[30]
--operation mode is normal

XD2_header_0.chargestamp[30]_lut_out = FE2_peak_sample_number[3];
XD2_header_0.chargestamp[30] = DFFE(XD2_header_0.chargestamp[30]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--GE2L816 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2163~1037
--operation mode is normal

GE2L816 = GE2L857 & GE2_ring_data[4] & !GE2L957 # !GE2L857 & GE2_ring_data[2];


--GE2L916 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2163~1038
--operation mode is normal

GE2L916 = GE2L067 & GE2_ring_data[8] & !GE2L167 # !GE2L067 & GE2_ring_data[6];


--GE2L026 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2163~1039
--operation mode is normal

GE2L026 = GE2L256 & (GE2L969 & GE2_h_compr_data[6] # !GE2L969 & GE2_ring_data[14]);


--GE2L126 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2163~1040
--operation mode is normal

GE2L126 = GE2L267 & GE2_ring_data[12] & !GE2L367 # !GE2L267 & GE2_ring_data[10];


--GE2L226 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2163~1041
--operation mode is normal

GE2L226 = GE2L916 # GE2L156 & (GE2L026 # GE2L126);


--GE2L066 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2211~1229
--operation mode is normal

GE2L066 = GE2L757 & (GE2L816 # GE2L946 & GE2L226);


--GE2L166 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2211~1230
--operation mode is normal

GE2L166 = GE2_ring_data[0] & GE2_i_dly[1] & GE2L079 & !GE2_i_dly[2];


--GE2L266 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2211~1232
--operation mode is normal

GE2L266 = (GE2L657 & (GE2L066 # GE2L166) # !GE2L657 & GE2_ring_data[16]) & CASCADE(GE2L286);


--XD1_header_1.chargestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[15]
--operation mode is normal

XD1_header_1.chargestamp[15]_lut_out = FE1_fadc_peak[6];
XD1_header_1.chargestamp[15] = DFFE(XD1_header_1.chargestamp[15]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[15]
--operation mode is normal

XD1_header_0.chargestamp[15]_lut_out = FE1_fadc_peak[6];
XD1_header_0.chargestamp[15] = DFFE(XD1_header_0.chargestamp[15]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--XD1_header_1.chargestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[23]
--operation mode is normal

XD1_header_1.chargestamp[23]_lut_out = FE1_fadc_prepeak[5];
XD1_header_1.chargestamp[23] = DFFE(XD1_header_1.chargestamp[23]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[23]
--operation mode is normal

XD1_header_0.chargestamp[23]_lut_out = FE1_fadc_prepeak[5];
XD1_header_0.chargestamp[23] = DFFE(XD1_header_0.chargestamp[23]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--GE1L016 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2162~1039
--operation mode is normal

GE1L016 = GE1L657 & GE1_ring_data[5] & !GE1L757 # !GE1L657 & GE1_ring_data[3];


--GE1L656 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2210~1233
--operation mode is normal

GE1L656 = (GE1L557 & (GE1L416 # GE1L016) # !GE1L557 & GE1_ring_data[1]) & CASCADE(GE1L4301);


--XD2_header_1.chargestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[15]
--operation mode is normal

XD2_header_1.chargestamp[15]_lut_out = FE2_fadc_peak[6];
XD2_header_1.chargestamp[15] = DFFE(XD2_header_1.chargestamp[15]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[15]
--operation mode is normal

XD2_header_0.chargestamp[15]_lut_out = FE2_fadc_peak[6];
XD2_header_0.chargestamp[15] = DFFE(XD2_header_0.chargestamp[15]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[23]
--operation mode is normal

XD2_header_1.chargestamp[23]_lut_out = FE2_fadc_prepeak[5];
XD2_header_1.chargestamp[23] = DFFE(XD2_header_1.chargestamp[23]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[23]
--operation mode is normal

XD2_header_0.chargestamp[23]_lut_out = FE2_fadc_prepeak[5];
XD2_header_0.chargestamp[23] = DFFE(XD2_header_0.chargestamp[23]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD2_header_1.chargestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[31]
--operation mode is normal

XD2_header_1.chargestamp[31]_lut_out = FE2_peak_range;
XD2_header_1.chargestamp[31] = DFFE(XD2_header_1.chargestamp[31]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[31]
--operation mode is normal

XD2_header_0.chargestamp[31]_lut_out = FE2_peak_range;
XD2_header_0.chargestamp[31] = DFFE(XD2_header_0.chargestamp[31]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--GE2L316 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2162~1039
--operation mode is normal

GE2L316 = GE2L857 & GE2_ring_data[5] & !GE2L957 # !GE2L857 & GE2_ring_data[3];


--GE2L956 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2210~1233
--operation mode is normal

GE2L956 = (GE2L757 & (GE2L716 # GE2L316) # !GE2L757 & GE2_ring_data[1]) & CASCADE(GE2L6301);


--J1L39 is rate_meters:inst_rate_meters|i400~0
--operation mode is normal

J1L39 = L1_RM_ctrl_local.rm_rate_enable[0] & R93_q[6] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L341);


--J1_i389 is rate_meters:inst_rate_meters|i389
--operation mode is normal

J1_i389 = J1_RM_daq_disc_old[0] # !TD1_discSPE_pulse & !TD1_discSPE_latch # !J1L68;


--J1L98 is rate_meters:inst_rate_meters|i392~14
--operation mode is normal

J1L98 = !L1_RM_ctrl_local.rm_rate_dead[9] & !J1L341 # !J1_i389 # !L1_RM_ctrl_local.rm_rate_enable[0];


--J1L29 is rate_meters:inst_rate_meters|i399~0
--operation mode is normal

J1L29 = L1_RM_ctrl_local.rm_rate_enable[0] & R93_q[7] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L341);


--J1L19 is rate_meters:inst_rate_meters|i398~0
--operation mode is normal

J1L19 = L1_RM_ctrl_local.rm_rate_enable[0] & R93_q[8] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L341);


--J1L09 is rate_meters:inst_rate_meters|i397~0
--operation mode is normal

J1L09 = L1_RM_ctrl_local.rm_rate_enable[0] & R93_q[9] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L341);


--J1L58 is rate_meters:inst_rate_meters|i354~100
--operation mode is normal

J1L58 = !R93_q[2] & !R93_q[3] & !R93_q[4] & !R93_q[5];


--J1L78 is rate_meters:inst_rate_meters|i354~103
--operation mode is normal

J1L78 = (!R93_q[0] & !R93_q[1]) & CASCADE(J1L58);


--J1L77 is rate_meters:inst_rate_meters|i335~0
--operation mode is normal

J1L77 = L1_RM_ctrl_local.rm_rate_enable[1] & R83_q[6] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L061);


--J1_i324 is rate_meters:inst_rate_meters|i324
--operation mode is normal

J1_i324 = J1_RM_daq_disc_old[1] # !TD1_discMPE_pulse & !TD1_discMPE_latch # !J1L07;


--J1L37 is rate_meters:inst_rate_meters|i327~14
--operation mode is normal

J1L37 = !L1_RM_ctrl_local.rm_rate_dead[9] & !J1L061 # !J1_i324 # !L1_RM_ctrl_local.rm_rate_enable[1];


--J1L67 is rate_meters:inst_rate_meters|i334~0
--operation mode is normal

J1L67 = L1_RM_ctrl_local.rm_rate_enable[1] & R83_q[7] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L061);


--J1L57 is rate_meters:inst_rate_meters|i333~0
--operation mode is normal

J1L57 = L1_RM_ctrl_local.rm_rate_enable[1] & R83_q[8] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L061);


--J1L47 is rate_meters:inst_rate_meters|i332~0
--operation mode is normal

J1L47 = L1_RM_ctrl_local.rm_rate_enable[1] & R83_q[9] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L061);


--J1L96 is rate_meters:inst_rate_meters|i289~100
--operation mode is normal

J1L96 = !R83_q[2] & !R83_q[3] & !R83_q[4] & !R83_q[5];


--J1L17 is rate_meters:inst_rate_meters|i289~103
--operation mode is normal

J1L17 = (!R83_q[0] & !R83_q[1]) & CASCADE(J1L96);


--WC1_tx_dpr_waddr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[0]
--operation mode is normal

WC1_tx_dpr_waddr[0]_lut_out = L1_COMM_ctrl_local.tx_head[0];
WC1_tx_dpr_waddr[0] = DFFE(WC1_tx_dpr_waddr[0]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst46);


--Z1_dpr_wadr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[12]
--operation mode is normal

Z1_dpr_wadr[12]_lut_out = R8_q[12];
Z1_dpr_wadr[12] = DFFE(Z1_dpr_wadr[12]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[12]
--operation mode is normal

Z1_dpr_radr[12]_lut_out = L1_COMM_ctrl_local.rx_tail[12];
Z1_dpr_radr[12] = DFFE(Z1_dpr_radr[12]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--N1_max_cnt[6] is xfer_time:Inst_xfer_time|max_cnt[6]
--operation mode is normal

N1_max_cnt[6]_lut_out = !N1_i5 & (N1L05 & N1L751 # !N1L05 & N1_max_cnt[6]);
N1_max_cnt[6] = DFFE(N1_max_cnt[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--Z1_dpr_wadr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[9]
--operation mode is normal

Z1_dpr_wadr[9]_lut_out = R8_q[9];
Z1_dpr_wadr[9] = DFFE(Z1_dpr_wadr[9]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[9]
--operation mode is normal

Z1_dpr_radr[9]_lut_out = L1_COMM_ctrl_local.rx_tail[9];
Z1_dpr_radr[9] = DFFE(Z1_dpr_radr[9]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Z1_dpr_wadr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[10]
--operation mode is normal

Z1_dpr_wadr[10]_lut_out = R8_q[10];
Z1_dpr_wadr[10] = DFFE(Z1_dpr_wadr[10]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[10]
--operation mode is normal

Z1_dpr_radr[10]_lut_out = L1_COMM_ctrl_local.rx_tail[10];
Z1_dpr_radr[10] = DFFE(Z1_dpr_radr[10]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Z1_dpr_wadr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[11]
--operation mode is normal

Z1_dpr_wadr[11]_lut_out = R8_q[11];
Z1_dpr_wadr[11] = DFFE(Z1_dpr_wadr[11]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[11]
--operation mode is normal

Z1_dpr_radr[11]_lut_out = L1_COMM_ctrl_local.rx_tail[11];
Z1_dpr_radr[11] = DFFE(Z1_dpr_radr[11]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Z1L021 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~359
--operation mode is normal

Z1L021 = !Z1L39 & !Z1L59 & !Z1L79 & !Z1L99;


--Z1L621 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~367
--operation mode is normal

Z1L621 = (!Z1L101 & !Z1L301 & !Z1L501 & !Z1L701) & CASCADE(Z1L021);


--Z1_dpr_wadr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[7]
--operation mode is normal

Z1_dpr_wadr[7]_lut_out = R8_q[7];
Z1_dpr_wadr[7] = DFFE(Z1_dpr_wadr[7]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[7]
--operation mode is normal

Z1_dpr_radr[7]_lut_out = L1_COMM_ctrl_local.rx_tail[7];
Z1_dpr_radr[7] = DFFE(Z1_dpr_radr[7]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--SC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~89
--operation mode is normal

SC1L4 = SC1L51 & SC1L35Q & !SC1_loopcnt[4] & !SC1_loopcnt[3];


--SC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~90
--operation mode is normal

SC1L5 = SC1L25Q & !SC1_last_byte & (!GD1L9Q # !XC1L15Q);


--SC1L15Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~20
--operation mode is normal

SC1L15Q_lut_out = !XC1_STF;
SC1L15Q = DFFE(SC1L15Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--SC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i92~96
--operation mode is normal

SC1L6 = SC1L25Q & XC1L15Q & GD1L9Q & !SC1_last_byte;


--SC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~1
--operation mode is normal

SC1L8 = SC1_loopcnt[4] # SC1_loopcnt[3] # !SC1L51;


--EC1L21Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~37
--operation mode is normal

EC1L21Q_lut_out = EC1L7Q & XC1L311Q;
EC1L21Q = DFFE(EC1L21Q_lut_out, GLOBAL(UE1_outclock0), !BB1L42Q, , );


--HB1_srg[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[4]
--operation mode is normal

HB1_srg[4]_lut_out = HB1L22 # HB1L24Q & SB1_dffs[4];
HB1_srg[4] = DFFE(HB1_srg[4]_lut_out, GLOBAL(UE1_outclock0), , , HB1L82);


--HB1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~719
--operation mode is normal

HB1L12 = HB1_srg[4] & (HB1L34Q # HB1_srg[5] & !HB1L14Q) # !HB1_srg[4] & HB1_srg[5] & !HB1L14Q;


--MC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|_~14
--operation mode is normal

MC1L1 = EC1L61Q & (MC1_b_non_empty $ (MC1_b_full # !EC1L71Q)) # !EC1L61Q & (MC1_b_full # !EC1L71Q);


--SB3_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

SB3_dffs[3]_lut_out = L1_COMM_ctrl_local.id[3] & (SB3_dffs[4] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[3] & SB3_dffs[4] & !XC1_ID_LOAD;
SB3_dffs[3] = DFFE(SB3_dffs[3]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--XC1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~356
--operation mode is normal

XC1L39 = (XC1L601 & !XC1L6 & !XC1L71 & !XC1L1) & CASCADE(XC1L29);


--XC1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~355
--operation mode is normal

XC1L29 = XC1L14 & (XC1_SEND_IDLE # XC1L8 & !ZC1L9Q);


--CC2_SRG[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7]
--operation mode is normal

CC2_SRG[7]_lut_out = XC1_STF # SC1_crc32_en & CC2_i9 # !SC1_crc32_en & CC2_SRG[7];
CC2_SRG[7] = DFFE(CC2_SRG[7]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_SRG[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31]
--operation mode is normal

CC2_SRG[31]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[30] # !SC1_crc32_en & CC2_SRG[31];
CC2_SRG[31] = DFFE(CC2_SRG[31]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_i10 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i10
--operation mode is normal

CC2_i10 = CC2_SRG[7] $ CC2_SRG[31];


--SC1_crc32_en is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_en
--operation mode is normal

SC1_crc32_en_lut_out = !XC1_STF & (SC1L35Q # SC1L45Q);
SC1_crc32_en = DFFE(SC1_crc32_en_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--SC1_crc32_data is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_data
--operation mode is normal

SC1_crc32_data_lut_out = SC1_srg[7] & (XC1_STF # !SC1L45Q);
SC1_crc32_data = DFFE(SC1_crc32_data_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_i4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i4
--operation mode is normal

CC2_i4 = SC1_crc32_data $ CC2_SRG[31];


--CC2_SRG[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23]
--operation mode is normal

CC2_SRG[23]_lut_out = XC1_STF # SC1_crc32_en & CC2_i16 # !SC1_crc32_en & CC2_SRG[23];
CC2_SRG[23] = DFFE(CC2_SRG[23]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_SRG[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15]
--operation mode is normal

CC2_SRG[15]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[14] # !SC1_crc32_en & CC2_SRG[15];
CC2_SRG[15] = DFFE(CC2_SRG[15]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_i14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i14
--operation mode is normal

CC2_i14 = CC2_SRG[15] $ CC2_SRG[31];


--SB2_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

SB2_dffs[1]_lut_out = R34_sload_path[1] & (SB2_dffs[2] # W1L91Q) # !R34_sload_path[1] & SB2_dffs[2] & !W1L91Q;
SB2_dffs[1] = DFFE(SB2_dffs[1]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--W1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|tx_time_lat~reg
--operation mode is normal

W1L91Q_lut_out = W1L5;
W1L91Q = DFFE(W1L91Q_lut_out, GLOBAL(UE1_outclock0), !T1L25, , );


--V1_inst36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst36
--operation mode is normal

V1_inst36 = W1L91Q # XC1_TXSHR8;


--SB5_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
--operation mode is normal

SB5_dffs[1]_lut_out = R34_sload_path[1] & (SB5_dffs[2] # EC1L9Q) # !R34_sload_path[1] & SB5_dffs[2] & !EC1L9Q;
SB5_dffs[1] = DFFE(SB5_dffs[1]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--V1_inst38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst38
--operation mode is normal

V1_inst38 = XC1_RXSHR8 # EC1L9Q;


--CC2_SRG[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9]
--operation mode is normal

CC2_SRG[9]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[8] # !SC1_crc32_en & CC2_SRG[9];
CC2_SRG[9] = DFFE(CC2_SRG[9]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_SRG[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1]
--operation mode is normal

CC2_SRG[1]_lut_out = XC1_STF # SC1_crc32_en & CC2_i5 # !SC1_crc32_en & CC2_SRG[1];
CC2_SRG[1] = DFFE(CC2_SRG[1]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--ED22L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

ED22L1 = XC1L97Q # XC1L27Q & CC2_SRG[9] # !XC1L27Q & CC2_SRG[1];


--CC2_SRG[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25]
--operation mode is normal

CC2_SRG[25]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[24] # !SC1_crc32_en & CC2_SRG[25];
CC2_SRG[25] = DFFE(CC2_SRG[25]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_SRG[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17]
--operation mode is normal

CC2_SRG[17]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[16] # !SC1_crc32_en & CC2_SRG[17];
CC2_SRG[17] = DFFE(CC2_SRG[17]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--ED22L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

ED22L2 = (XC1L27Q & CC2_SRG[25] # !XC1L27Q & CC2_SRG[17] # !XC1L97Q) & CASCADE(ED22L1);


--ED12L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

ED12L1 = XC1L97Q # XC1L27Q & EF1_portadataout[9] # !XC1L27Q & EF1_portadataout[1];


--ED12L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

ED12L2 = (XC1L27Q & EF1_portadataout[25] # !XC1L27Q & EF1_portadataout[17] # !XC1L97Q) & CASCADE(ED12L1);


--ED42L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

ED42L1 = XC1L97Q # !XC1L27Q;


--ED42L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

ED42L2 = (XC1L27Q & SB2_dffs[1] # !XC1L27Q & SB5_dffs[1] # !XC1L97Q) & CASCADE(ED42L1);


--SB2_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

SB2_dffs[3]_lut_out = R34_sload_path[3] & (SB2_dffs[4] # W1L91Q) # !R34_sload_path[3] & SB2_dffs[4] & !W1L91Q;
SB2_dffs[3] = DFFE(SB2_dffs[3]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3]
--operation mode is normal

SB5_dffs[3]_lut_out = R34_sload_path[3] & (SB5_dffs[4] # EC1L9Q) # !R34_sload_path[3] & SB5_dffs[4] & !EC1L9Q;
SB5_dffs[3] = DFFE(SB5_dffs[3]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--NC1_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3]
NC1_q[3]_data_in = COM_AD_D[5];
NC1_q[3]_write_enable = LC1_valid_wreq;
NC1_q[3]_clock_0 = GLOBAL(UE1_outclock0);
NC1_q[3]_clock_1 = GLOBAL(UE1_outclock0);
NC1_q[3]_clear_0 = !EC1L41Q;
NC1_q[3]_clock_enable_1 = LC1_valid_rreq;
NC1_q[3]_write_address = WR_ADDR(R21_sload_path[0], R21_sload_path[1], R21_sload_path[2], R21_sload_path[3], R21_sload_path[4], R21_sload_path[5]);
NC1_q[3]_read_address = RD_ADDR(NC1L21, R11_sload_path[0], R11_sload_path[1], R11_sload_path[2], R11_sload_path[3], R11_sload_path[4]);
NC1_q[3] = MEMORY_SEGMENT(NC1_q[3]_data_in, NC1_q[3]_write_enable, NC1_q[3]_clock_0, NC1_q[3]_clock_1, NC1_q[3]_clear_0, , , NC1_q[3]_clock_enable_1, VCC, NC1_q[3]_write_address, NC1_q[3]_read_address);


--ED44L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

ED44L1 = XC1L97Q # NC1_q[3] & !XC1L27Q;


--ED44L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

ED44L2 = (SB3_dffs[3] & !XC1L27Q # !XC1L97Q) & CASCADE(ED44L1);


--ED34L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

ED34L1 = XC1L49Q # XC1L68Q & ED04L2 # !XC1L68Q & ED93L2;


--ED34L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~29
--operation mode is normal

ED34L2 = (XC1L68Q & ED24L2 # !XC1L68Q & ED14L2 # !XC1L49Q) & CASCADE(ED34L1);


--SC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~832
--operation mode is normal

SC1L81 = ED26L2 & (ED16L2 # XC1L79Q) # !ED26L2 & ED16L2 & !XC1L79Q;


--SB4_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

SB4_dffs[7]_lut_out = SC1L91 & (SB4_dffs[8] # GD1L9Q) # !SC1L91 & SB4_dffs[8] & !GD1L9Q;
SB4_dffs[7] = DFFE(SB4_dffs[7]_lut_out, GLOBAL(UE1_outclock0), GD1L7Q, , GD1L8Q);


--LB1_inst10[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[6]
--operation mode is normal

LB1_inst10[6]_lut_out = COM_AD_D[8];
LB1_inst10[6] = DFFE(LB1_inst10[6]_lut_out, GLOBAL(UE1_outclock0), , , );


--SE1_B_srg[5] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|B_srg[5]
--operation mode is normal

SE1_B_srg[5]_lut_out = COINC_UP_B & L1_LC_ctrl_local.lc_rx_enable[0];
SE1_B_srg[5] = DFFE(SE1_B_srg[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE1_A_srg[5] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_down2up|LC_RX_edge:LC_RX_edge_inst|A_srg[5]
--operation mode is normal

SE1_A_srg[5]_lut_out = COINC_UP_A & L1_LC_ctrl_local.lc_rx_enable[0];
SE1_A_srg[5] = DFFE(SE1_A_srg[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE2_B_srg[5] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|B_srg[5]
--operation mode is normal

SE2_B_srg[5]_lut_out = COINC_DOWN_B & L1_LC_ctrl_local.lc_rx_enable[1];
SE2_B_srg[5] = DFFE(SE2_B_srg[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--SE2_A_srg[5] is local_coincidence:inst_local_coincidence|LC_slice:LC_slice_up2down|LC_RX_edge:LC_RX_edge_inst|A_srg[5]
--operation mode is normal

SE2_A_srg[5]_lut_out = COINC_DOWN_A & L1_LC_ctrl_local.lc_rx_enable[1];
SE2_A_srg[5] = DFFE(SE2_A_srg[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_i219 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i219
--operation mode is normal

NE1_i219 = L1_LC_ctrl_local.lc_cable_length_up[3][0] $ (NE1L162 & (NE1_launch_old # !YD1L1Q));


--NE1L26 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~441
--operation mode is normal

NE1L26 = !NE1_i219 & (L1_LC_ctrl_local.lc_cable_length_up[3][1] $ (NE1_i5 # !NE1L362));


--NE1L383 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~394
--operation mode is normal

NE1L383 = NE1L762 & (NE1_launch_old # !YD1L1Q);


--NE1L96 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~465
--operation mode is normal

NE1L96 = (NE1L26 & !NE1L942 & (NE1L383 $ !L1_LC_ctrl_local.lc_cable_length_up[3][3])) & CASCADE(NE1L37);


--NE1_i146 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i146
--operation mode is normal

NE1_i146 = L1_LC_ctrl_local.lc_cable_length_up[1][0] $ (NE1L162 & (NE1_launch_old # !YD1L1Q));


--NE1L36 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~446
--operation mode is normal

NE1L36 = !NE1_i146 & (L1_LC_ctrl_local.lc_cable_length_up[1][1] $ (!NE1_i5 & NE1L362));


--NE1L07 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~466
--operation mode is normal

NE1L07 = (NE1L36 & !NE1L722 & (NE1L383 $ !L1_LC_ctrl_local.lc_cable_length_up[1][3])) & CASCADE(NE1L47);


--NE1_pre_timer_up[3][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][5]
--operation mode is normal

NE1_pre_timer_up[3][5]_lut_out = NE1L833 & (NE2L985 # !QE2L51Q # !NE2L601);
NE1_pre_timer_up[3][5] = DFFE(NE1_pre_timer_up[3][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[1][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][5]
--operation mode is normal

NE1_pre_timer_up[1][5]_lut_out = NE1L463 & (!QE2L51Q # !NE2L985 # !NE2L601);
NE1_pre_timer_up[1][5] = DFFE(NE1_pre_timer_up[1][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_i116 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i116
--operation mode is normal

NE1_i116 = L1_LC_ctrl_local.lc_cable_length_up[0][6] $ (NE1L372 & (NE1_launch_old # !YD1L1Q));


--NE1_i115 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i115
--operation mode is normal

NE1_i115 = L1_LC_ctrl_local.lc_cable_length_up[0][5] $ (NE1L172 & (NE1_launch_old # !YD1L1Q));


--NE1_i113 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i113
--operation mode is normal

NE1_i113 = L1_LC_ctrl_local.lc_cable_length_up[0][3] $ (NE1L762 & (NE1_launch_old # !YD1L1Q));


--NE1L17 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~467
--operation mode is normal

NE1L17 = (!NE1_i116 & !NE1_i115 & !NE1L612 & !NE1_i113) & CASCADE(NE1L57);


--NE1_i182 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i182
--operation mode is normal

NE1_i182 = L1_LC_ctrl_local.lc_cable_length_up[2][0] $ (!NE1_launch_old & YD1L1Q # !NE1L162);


--NE1L46 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~455
--operation mode is normal

NE1L46 = !NE1_i182 & (L1_LC_ctrl_local.lc_cable_length_up[2][1] $ (!NE1_i5 & NE1L362));


--NE1L27 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~468
--operation mode is normal

NE1L27 = (NE1L46 & !NE1L832 & (NE1L383 $ !L1_LC_ctrl_local.lc_cable_length_up[2][3])) & CASCADE(NE1L67);


--NE1_pre_timer_up[0][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][5]
--operation mode is normal

NE1_pre_timer_up[0][5]_lut_out = NE1L773 & (NE2L601 # !QE2L51Q # !NE2L985);
NE1_pre_timer_up[0][5] = DFFE(NE1_pre_timer_up[0][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[2][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][5]
--operation mode is normal

NE1_pre_timer_up[2][5]_lut_out = NE1L153 & (NE2L601 # NE2L985 # !QE2L51Q);
NE1_pre_timer_up[2][5] = DFFE(NE1_pre_timer_up[2][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L433 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~352
--operation mode is normal

NE2L433 = NE2L985 & !NE2L601 & L1_LC_ctrl_local.lc_cable_length_up[0][5] # !NE2L985 & (NE2L601 # L1_LC_ctrl_local.lc_cable_length_up[2][5]);


--NE2L533 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~353
--operation mode is normal

NE2L533 = NE2L433 & (L1_LC_ctrl_local.lc_cable_length_up[3][5] # !NE2L601) # !NE2L433 & L1_LC_ctrl_local.lc_cable_length_up[1][5] & NE2L601;


--NE2L223 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~340
--operation mode is normal

NE2L223 = NE2L095 & !NE2L701 & L1_LC_ctrl_local.lc_cable_length_down[0][5] # !NE2L095 & (NE2L701 # L1_LC_ctrl_local.lc_cable_length_down[2][5]);


--NE2L323 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~341
--operation mode is normal

NE2L323 = NE2L223 & (L1_LC_ctrl_local.lc_cable_length_down[3][5] # !NE2L701) # !NE2L223 & L1_LC_ctrl_local.lc_cable_length_down[1][5] & NE2L701;


--NE1_i363 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i363
--operation mode is normal

NE1_i363 = L1_LC_ctrl_local.lc_cable_length_down[3][0] $ (NE1L162 & (NE1_launch_old # !YD1L1Q));


--NE1L08 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~441
--operation mode is normal

NE1L08 = !NE1_i363 & (L1_LC_ctrl_local.lc_cable_length_down[3][1] $ (NE1_i5 # !NE1L362));


--NE1L78 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~465
--operation mode is normal

NE1L78 = (NE1L08 & !NE1L771 & (NE1L383 $ !L1_LC_ctrl_local.lc_cable_length_down[3][3])) & CASCADE(NE1L19);


--NE1_i290 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i290
--operation mode is normal

NE1_i290 = L1_LC_ctrl_local.lc_cable_length_down[1][0] $ (NE1L162 & (NE1_launch_old # !YD1L1Q));


--NE1L18 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~446
--operation mode is normal

NE1L18 = !NE1_i290 & (L1_LC_ctrl_local.lc_cable_length_down[1][1] $ (!NE1_i5 & NE1L362));


--NE1L88 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~466
--operation mode is normal

NE1L88 = (NE1L18 & !NE1L551 & (NE1L383 $ !L1_LC_ctrl_local.lc_cable_length_down[1][3])) & CASCADE(NE1L29);


--NE1_pre_timer_down[3][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][5]
--operation mode is normal

NE1_pre_timer_down[3][5]_lut_out = NE1L682 & (NE2L095 # !QE1L51Q # !NE2L701);
NE1_pre_timer_down[3][5] = DFFE(NE1_pre_timer_down[3][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[1][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][5]
--operation mode is normal

NE1_pre_timer_down[1][5]_lut_out = NE1L213 & (!QE1L51Q # !NE2L095 # !NE2L701);
NE1_pre_timer_down[1][5] = DFFE(NE1_pre_timer_down[1][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_i260 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i260
--operation mode is normal

NE1_i260 = L1_LC_ctrl_local.lc_cable_length_down[0][6] $ (NE1L372 & (NE1_launch_old # !YD1L1Q));


--NE1_i259 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i259
--operation mode is normal

NE1_i259 = L1_LC_ctrl_local.lc_cable_length_down[0][5] $ (NE1L172 & (NE1_launch_old # !YD1L1Q));


--NE1_i257 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i257
--operation mode is normal

NE1_i257 = L1_LC_ctrl_local.lc_cable_length_down[0][3] $ (NE1L762 & (NE1_launch_old # !YD1L1Q));


--NE1L98 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~467
--operation mode is normal

NE1L98 = (!NE1_i260 & !NE1_i259 & !NE1L441 & !NE1_i257) & CASCADE(NE1L39);


--NE1_i326 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i326
--operation mode is normal

NE1_i326 = L1_LC_ctrl_local.lc_cable_length_down[2][0] $ (!NE1_launch_old & YD1L1Q # !NE1L162);


--NE1L28 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~455
--operation mode is normal

NE1L28 = !NE1_i326 & (L1_LC_ctrl_local.lc_cable_length_down[2][1] $ (!NE1_i5 & NE1L362));


--NE1L09 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~468
--operation mode is normal

NE1L09 = (NE1L28 & !NE1L661 & (NE1L383 $ !L1_LC_ctrl_local.lc_cable_length_down[2][3])) & CASCADE(NE1L49);


--NE1_pre_timer_down[0][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][5]
--operation mode is normal

NE1_pre_timer_down[0][5]_lut_out = NE1L523 & (NE2L701 # !QE1L51Q # !NE2L095);
NE1_pre_timer_down[0][5] = DFFE(NE1_pre_timer_down[0][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[2][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][5]
--operation mode is normal

NE1_pre_timer_down[2][5]_lut_out = NE1L992 & (NE2L701 # NE2L095 # !QE1L51Q);
NE1_pre_timer_down[2][5] = DFFE(NE1_pre_timer_down[2][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_i395 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i395
--operation mode is normal

NE1_i395 = NE2L683 $ (NE1L172 & (NE1_launch_old # !YD1L1Q));


--NE1L44 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i414~107
--operation mode is normal

NE1L44 = (!NE1_i395 & (NE2L093 $ (NE1_i5 # !NE1L572))) & CASCADE(NE1L24);


--NE1_i394 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i394
--operation mode is normal

NE1_i394 = NE2L483 $ (NE1L962 & (NE1_launch_old # !YD1L1Q));


--NE1L24 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i414~105
--operation mode is normal

NE1L24 = !NE1_i394 & (NE2L883 $ (NE1_i5 # !NE1L372));


--NE1_launch_timer[3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[3]
--operation mode is normal

NE1_launch_timer[3]_lut_out = NE1L762 & (NE1_launch_old # !YD1L1Q);
NE1_launch_timer[3] = DFFE(NE1_launch_timer[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L003 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~318
--operation mode is normal

NE2L003 = L1_LC_ctrl_local.lc_length[1] & (L1_LC_ctrl_local.lc_length[0] # L1_LC_ctrl_local.lc_cable_length_up[2][3]) # !L1_LC_ctrl_local.lc_length[1] & !L1_LC_ctrl_local.lc_length[0] & L1_LC_ctrl_local.lc_cable_length_up[0][3];


--NE2L103 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~319
--operation mode is normal

NE2L103 = NE2L003 & (L1_LC_ctrl_local.lc_cable_length_up[3][3] # !L1_LC_ctrl_local.lc_length[0]) # !NE2L003 & L1_LC_ctrl_local.lc_cable_length_up[1][3] & L1_LC_ctrl_local.lc_length[0];


--NE2L492 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~312
--operation mode is normal

NE2L492 = L1_LC_ctrl_local.lc_length[0] & (L1_LC_ctrl_local.lc_length[1] # L1_LC_ctrl_local.lc_cable_length_up[1][0]) # !L1_LC_ctrl_local.lc_length[0] & !L1_LC_ctrl_local.lc_length[1] & !L1_LC_ctrl_local.lc_cable_length_up[0][0];


--NE2L592 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~313
--operation mode is normal

NE2L592 = NE2L492 & (L1_LC_ctrl_local.lc_cable_length_up[3][0] # !L1_LC_ctrl_local.lc_length[1]) # !NE2L492 & !L1_LC_ctrl_local.lc_cable_length_up[2][0] & L1_LC_ctrl_local.lc_length[1];


--NE1_launch_timer[0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[0]
--operation mode is normal

NE1_launch_timer[0]_lut_out = NE1L162 & (NE1_launch_old # !YD1L1Q);
NE1_launch_timer[0] = DFFE(NE1_launch_timer[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_launch_timer[5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[5]
--operation mode is normal

NE1_launch_timer[5]_lut_out = NE1L172 & (NE1_launch_old # !YD1L1Q);
NE1_launch_timer[5] = DFFE(NE1_launch_timer[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L444 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3154
--operation mode is normal

NE1L444 = NE1_launch_timer[5] # NE1_launch_timer[7];


--NE1_launch_timer[2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[2]
--operation mode is normal

NE1_launch_timer[2]_lut_out = NE1L562 & (NE1_launch_old # !YD1L1Q);
NE1_launch_timer[2] = DFFE(NE1_launch_timer[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_launch_timer[1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[1]
--operation mode is normal

NE1_launch_timer[1]_lut_out = NE1L362 & (NE1_launch_old # !YD1L1Q);
NE1_launch_timer[1] = DFFE(NE1_launch_timer[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L544 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3155
--operation mode is normal

NE1L544 = NE1_launch_timer[0] # NE1_launch_timer[3] # NE1_launch_timer[2] # NE1_launch_timer[1];


--NE1_launch_timer[4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|launch_timer[4]
--operation mode is normal

NE1_launch_timer[4]_lut_out = NE1L962 & (NE1_launch_old # !YD1L1Q);
NE1_launch_timer[4] = DFFE(NE1_launch_timer[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L79 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~0
--operation mode is normal

NE1L79 = NE1L444 # NE1L544 # NE1_launch_timer[4] # NE1_launch_timer[6];


--NE2L092 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~308
--operation mode is normal

NE2L092 = L1_LC_ctrl_local.lc_length[0] & (L1_LC_ctrl_local.lc_length[1] # L1_LC_ctrl_local.lc_cable_length_up[1][6]) # !L1_LC_ctrl_local.lc_length[0] & !L1_LC_ctrl_local.lc_length[1] & L1_LC_ctrl_local.lc_cable_length_up[0][6];


--NE2L192 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~309
--operation mode is normal

NE2L192 = NE2L092 & (L1_LC_ctrl_local.lc_cable_length_up[3][6] # !L1_LC_ctrl_local.lc_length[1]) # !NE2L092 & L1_LC_ctrl_local.lc_cable_length_up[2][6] & L1_LC_ctrl_local.lc_length[1];


--NE2L292 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~310
--operation mode is normal

NE2L292 = L1_LC_ctrl_local.lc_length[0] & (L1_LC_ctrl_local.lc_length[1] # L1_LC_ctrl_local.lc_cable_length_down[1][6]) # !L1_LC_ctrl_local.lc_length[0] & !L1_LC_ctrl_local.lc_length[1] & L1_LC_ctrl_local.lc_cable_length_down[0][6];


--NE2L392 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~311
--operation mode is normal

NE2L392 = NE2L292 & (L1_LC_ctrl_local.lc_cable_length_down[3][6] # !L1_LC_ctrl_local.lc_length[1]) # !NE2L292 & L1_LC_ctrl_local.lc_cable_length_down[2][6] & L1_LC_ctrl_local.lc_length[1];


--NE2L692 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~314
--operation mode is normal

NE2L692 = L1_LC_ctrl_local.lc_length[0] & (L1_LC_ctrl_local.lc_length[1] # !L1_LC_ctrl_local.lc_cable_length_up[1][1]) # !L1_LC_ctrl_local.lc_length[0] & !L1_LC_ctrl_local.lc_length[1] & L1_LC_ctrl_local.lc_cable_length_up[0][1];


--NE2L792 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~315
--operation mode is normal

NE2L792 = NE2L692 & (L1_LC_ctrl_local.lc_cable_length_up[3][1] # !L1_LC_ctrl_local.lc_length[1]) # !NE2L692 & !L1_LC_ctrl_local.lc_cable_length_up[2][1] & L1_LC_ctrl_local.lc_length[1];


--NE2L892 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~316
--operation mode is normal

NE2L892 = L1_LC_ctrl_local.lc_length[0] & (L1_LC_ctrl_local.lc_length[1] # L1_LC_ctrl_local.lc_cable_length_up[1][2]) # !L1_LC_ctrl_local.lc_length[0] & !L1_LC_ctrl_local.lc_length[1] & L1_LC_ctrl_local.lc_cable_length_up[0][2];


--NE2L992 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~317
--operation mode is normal

NE2L992 = NE2L892 & (!L1_LC_ctrl_local.lc_cable_length_up[3][2] # !L1_LC_ctrl_local.lc_length[1]) # !NE2L892 & L1_LC_ctrl_local.lc_cable_length_up[2][2] & L1_LC_ctrl_local.lc_length[1];


--NE1_i429 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i429
--operation mode is normal

NE1_i429 = NE2L104 $ (NE1L172 & (NE1_launch_old # !YD1L1Q));


--NE1L35 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i448~107
--operation mode is normal

NE1L35 = (!NE1_i429 & (NE2L504 $ (NE1_i5 # !NE1L572))) & CASCADE(NE1L15);


--NE1_i428 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i428
--operation mode is normal

NE1_i428 = NE2L993 $ (NE1L962 & (NE1_launch_old # !YD1L1Q));


--NE1L15 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i448~105
--operation mode is normal

NE1L15 = !NE1_i428 & (NE2L304 $ (NE1_i5 # !NE1L372));


--NE2L213 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~330
--operation mode is normal

NE2L213 = L1_LC_ctrl_local.lc_length[1] & (L1_LC_ctrl_local.lc_length[0] # L1_LC_ctrl_local.lc_cable_length_down[2][3]) # !L1_LC_ctrl_local.lc_length[1] & !L1_LC_ctrl_local.lc_length[0] & L1_LC_ctrl_local.lc_cable_length_down[0][3];


--NE2L313 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~331
--operation mode is normal

NE2L313 = NE2L213 & (L1_LC_ctrl_local.lc_cable_length_down[3][3] # !L1_LC_ctrl_local.lc_length[0]) # !NE2L213 & L1_LC_ctrl_local.lc_cable_length_down[1][3] & L1_LC_ctrl_local.lc_length[0];


--NE2L603 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~324
--operation mode is normal

NE2L603 = L1_LC_ctrl_local.lc_length[0] & (L1_LC_ctrl_local.lc_length[1] # L1_LC_ctrl_local.lc_cable_length_down[1][0]) # !L1_LC_ctrl_local.lc_length[0] & !L1_LC_ctrl_local.lc_length[1] & !L1_LC_ctrl_local.lc_cable_length_down[0][0];


--NE2L703 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~325
--operation mode is normal

NE2L703 = NE2L603 & (L1_LC_ctrl_local.lc_cable_length_down[3][0] # !L1_LC_ctrl_local.lc_length[1]) # !NE2L603 & !L1_LC_ctrl_local.lc_cable_length_down[2][0] & L1_LC_ctrl_local.lc_length[1];


--NE2L803 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~326
--operation mode is normal

NE2L803 = L1_LC_ctrl_local.lc_length[1] & (L1_LC_ctrl_local.lc_length[0] # !L1_LC_ctrl_local.lc_cable_length_down[2][1]) # !L1_LC_ctrl_local.lc_length[1] & !L1_LC_ctrl_local.lc_length[0] & L1_LC_ctrl_local.lc_cable_length_down[0][1];


--NE2L903 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~327
--operation mode is normal

NE2L903 = NE2L803 & (L1_LC_ctrl_local.lc_cable_length_down[3][1] # !L1_LC_ctrl_local.lc_length[0]) # !NE2L803 & !L1_LC_ctrl_local.lc_cable_length_down[1][1] & L1_LC_ctrl_local.lc_length[0];


--NE2L013 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~328
--operation mode is normal

NE2L013 = L1_LC_ctrl_local.lc_length[0] & (L1_LC_ctrl_local.lc_length[1] # L1_LC_ctrl_local.lc_cable_length_down[1][2]) # !L1_LC_ctrl_local.lc_length[0] & !L1_LC_ctrl_local.lc_length[1] & L1_LC_ctrl_local.lc_cable_length_down[0][2];


--NE2L113 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~329
--operation mode is normal

NE2L113 = NE2L013 & (!L1_LC_ctrl_local.lc_cable_length_down[3][2] # !L1_LC_ctrl_local.lc_length[1]) # !NE2L013 & L1_LC_ctrl_local.lc_cable_length_down[2][2] & L1_LC_ctrl_local.lc_length[1];


--NE1L483 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~395
--operation mode is normal

NE1L483 = NE1L962 & (NE1_launch_old # !YD1L1Q);


--NE2_i219 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i219
--operation mode is normal

NE2_i219 = L1_LC_ctrl_local.lc_cable_length_up[3][0] $ (NE2L604 & (NE2_launch_old # !YD2L1Q));


--NE2L26 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~441
--operation mode is normal

NE2L26 = !NE2_i219 & (L1_LC_ctrl_local.lc_cable_length_up[3][1] $ (NE2_i5 # !NE2L804));


--NE2L825 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~538
--operation mode is normal

NE2L825 = NE2L214 & (NE2_launch_old # !YD2L1Q);


--NE2L96 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~465
--operation mode is normal

NE2L96 = (NE2L26 & !NE2L772 & (NE2L825 $ !L1_LC_ctrl_local.lc_cable_length_up[3][3])) & CASCADE(NE2L37);


--NE2_i146 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i146
--operation mode is normal

NE2_i146 = L1_LC_ctrl_local.lc_cable_length_up[1][0] $ (NE2L604 & (NE2_launch_old # !YD2L1Q));


--NE2L36 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~446
--operation mode is normal

NE2L36 = !NE2_i146 & (L1_LC_ctrl_local.lc_cable_length_up[1][1] $ (!NE2_i5 & NE2L804));


--NE2L07 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~466
--operation mode is normal

NE2L07 = (NE2L36 & !NE2L552 & (NE2L825 $ !L1_LC_ctrl_local.lc_cable_length_up[1][3])) & CASCADE(NE2L47);


--NE2_pre_timer_up[3][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][5]
--operation mode is normal

NE2_pre_timer_up[3][5]_lut_out = NE2L384 & (NE2L985 # !QE2L51Q # !NE2L601);
NE2_pre_timer_up[3][5] = DFFE(NE2_pre_timer_up[3][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[1][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][5]
--operation mode is normal

NE2_pre_timer_up[1][5]_lut_out = NE2L905 & (!QE2L51Q # !NE2L985 # !NE2L601);
NE2_pre_timer_up[1][5] = DFFE(NE2_pre_timer_up[1][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_i116 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i116
--operation mode is normal

NE2_i116 = L1_LC_ctrl_local.lc_cable_length_up[0][6] $ (NE2L814 & (NE2_launch_old # !YD2L1Q));


--NE2_i115 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i115
--operation mode is normal

NE2_i115 = L1_LC_ctrl_local.lc_cable_length_up[0][5] $ (NE2L614 & (NE2_launch_old # !YD2L1Q));


--NE2_i113 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i113
--operation mode is normal

NE2_i113 = L1_LC_ctrl_local.lc_cable_length_up[0][3] $ (NE2L214 & (NE2_launch_old # !YD2L1Q));


--NE2L17 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~467
--operation mode is normal

NE2L17 = (!NE2_i116 & !NE2_i115 & !NE2L442 & !NE2_i113) & CASCADE(NE2L57);


--NE2_i182 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i182
--operation mode is normal

NE2_i182 = L1_LC_ctrl_local.lc_cable_length_up[2][0] $ (!NE2_launch_old & YD2L1Q # !NE2L604);


--NE2L46 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~455
--operation mode is normal

NE2L46 = !NE2_i182 & (L1_LC_ctrl_local.lc_cable_length_up[2][1] $ (!NE2_i5 & NE2L804));


--NE2L27 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~468
--operation mode is normal

NE2L27 = (NE2L46 & !NE2L662 & (NE2L825 $ !L1_LC_ctrl_local.lc_cable_length_up[2][3])) & CASCADE(NE2L67);


--NE2_pre_timer_up[0][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][5]
--operation mode is normal

NE2_pre_timer_up[0][5]_lut_out = NE2L225 & (NE2L601 # !QE2L51Q # !NE2L985);
NE2_pre_timer_up[0][5] = DFFE(NE2_pre_timer_up[0][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[2][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][5]
--operation mode is normal

NE2_pre_timer_up[2][5]_lut_out = NE2L694 & (NE2L601 # NE2L985 # !QE2L51Q);
NE2_pre_timer_up[2][5] = DFFE(NE2_pre_timer_up[2][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_launch_timer[6] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[6]
--operation mode is normal

NE2_launch_timer[6]_lut_out = !NE2_launch_old & YD2L1Q # !NE2L814;
NE2_launch_timer[6] = DFFE(NE2_launch_timer[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L035 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~540
--operation mode is normal

NE2L035 = NE2L614 & (NE2_launch_old # !YD2L1Q);


--NE2_i363 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i363
--operation mode is normal

NE2_i363 = L1_LC_ctrl_local.lc_cable_length_down[3][0] $ (NE2L604 & (NE2_launch_old # !YD2L1Q));


--NE2L08 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~441
--operation mode is normal

NE2L08 = !NE2_i363 & (L1_LC_ctrl_local.lc_cable_length_down[3][1] $ (NE2_i5 # !NE2L804));


--NE2L78 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~465
--operation mode is normal

NE2L78 = (NE2L08 & !NE2L502 & (NE2L825 $ !L1_LC_ctrl_local.lc_cable_length_down[3][3])) & CASCADE(NE2L19);


--NE2_i290 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i290
--operation mode is normal

NE2_i290 = L1_LC_ctrl_local.lc_cable_length_down[1][0] $ (NE2L604 & (NE2_launch_old # !YD2L1Q));


--NE2L18 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~446
--operation mode is normal

NE2L18 = !NE2_i290 & (L1_LC_ctrl_local.lc_cable_length_down[1][1] $ (!NE2_i5 & NE2L804));


--NE2L88 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~466
--operation mode is normal

NE2L88 = (NE2L18 & !NE2L381 & (NE2L825 $ !L1_LC_ctrl_local.lc_cable_length_down[1][3])) & CASCADE(NE2L29);


--NE2_pre_timer_down[3][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][5]
--operation mode is normal

NE2_pre_timer_down[3][5]_lut_out = NE2L134 & (NE2L095 # !QE1L51Q # !NE2L701);
NE2_pre_timer_down[3][5] = DFFE(NE2_pre_timer_down[3][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[1][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][5]
--operation mode is normal

NE2_pre_timer_down[1][5]_lut_out = NE2L754 & (!QE1L51Q # !NE2L095 # !NE2L701);
NE2_pre_timer_down[1][5] = DFFE(NE2_pre_timer_down[1][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_i260 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i260
--operation mode is normal

NE2_i260 = L1_LC_ctrl_local.lc_cable_length_down[0][6] $ (NE2L814 & (NE2_launch_old # !YD2L1Q));


--NE2_i259 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i259
--operation mode is normal

NE2_i259 = L1_LC_ctrl_local.lc_cable_length_down[0][5] $ (NE2L614 & (NE2_launch_old # !YD2L1Q));


--NE2_i257 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i257
--operation mode is normal

NE2_i257 = L1_LC_ctrl_local.lc_cable_length_down[0][3] $ (NE2L214 & (NE2_launch_old # !YD2L1Q));


--NE2L98 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~467
--operation mode is normal

NE2L98 = (!NE2_i260 & !NE2_i259 & !NE2L271 & !NE2_i257) & CASCADE(NE2L39);


--NE2_i326 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i326
--operation mode is normal

NE2_i326 = L1_LC_ctrl_local.lc_cable_length_down[2][0] $ (!NE2_launch_old & YD2L1Q # !NE2L604);


--NE2L28 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~455
--operation mode is normal

NE2L28 = !NE2_i326 & (L1_LC_ctrl_local.lc_cable_length_down[2][1] $ (!NE2_i5 & NE2L804));


--NE2L09 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~468
--operation mode is normal

NE2L09 = (NE2L28 & !NE2L491 & (NE2L825 $ !L1_LC_ctrl_local.lc_cable_length_down[2][3])) & CASCADE(NE2L49);


--NE2_pre_timer_down[0][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][5]
--operation mode is normal

NE2_pre_timer_down[0][5]_lut_out = NE2L074 & (NE2L701 # !QE1L51Q # !NE2L095);
NE2_pre_timer_down[0][5] = DFFE(NE2_pre_timer_down[0][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[2][5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][5]
--operation mode is normal

NE2_pre_timer_down[2][5]_lut_out = NE2L444 & (NE2L701 # NE2L095 # !QE1L51Q);
NE2_pre_timer_down[2][5] = DFFE(NE2_pre_timer_down[2][5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_i395 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i395
--operation mode is normal

NE2_i395 = NE2L683 $ (NE2L614 & (NE2_launch_old # !YD2L1Q));


--NE2L44 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i414~107
--operation mode is normal

NE2L44 = (!NE2_i395 & (NE2L093 $ (NE2_i5 # !NE2L024))) & CASCADE(NE2L24);


--NE2_i394 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i394
--operation mode is normal

NE2_i394 = NE2L483 $ (NE2L414 & (NE2_launch_old # !YD2L1Q));


--NE2L24 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i414~105
--operation mode is normal

NE2L24 = !NE2_i394 & (NE2L883 $ (NE2_i5 # !NE2L814));


--NE2_launch_timer[3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[3]
--operation mode is normal

NE2_launch_timer[3]_lut_out = NE2L214 & (NE2_launch_old # !YD2L1Q);
NE2_launch_timer[3] = DFFE(NE2_launch_timer[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_launch_timer[0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[0]
--operation mode is normal

NE2_launch_timer[0]_lut_out = NE2L604 & (NE2_launch_old # !YD2L1Q);
NE2_launch_timer[0] = DFFE(NE2_launch_timer[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_launch_timer[5] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[5]
--operation mode is normal

NE2_launch_timer[5]_lut_out = NE2L614 & (NE2_launch_old # !YD2L1Q);
NE2_launch_timer[5] = DFFE(NE2_launch_timer[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L295 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3340
--operation mode is normal

NE2L295 = NE2_launch_timer[5] # NE2_launch_timer[7];


--NE2_launch_timer[2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[2]
--operation mode is normal

NE2_launch_timer[2]_lut_out = NE2L014 & (NE2_launch_old # !YD2L1Q);
NE2_launch_timer[2] = DFFE(NE2_launch_timer[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_launch_timer[1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[1]
--operation mode is normal

NE2_launch_timer[1]_lut_out = NE2L804 & (NE2_launch_old # !YD2L1Q);
NE2_launch_timer[1] = DFFE(NE2_launch_timer[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L395 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3341
--operation mode is normal

NE2L395 = NE2_launch_timer[0] # NE2_launch_timer[3] # NE2_launch_timer[2] # NE2_launch_timer[1];


--NE2_launch_timer[4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|launch_timer[4]
--operation mode is normal

NE2_launch_timer[4]_lut_out = NE2L414 & (NE2_launch_old # !YD2L1Q);
NE2_launch_timer[4] = DFFE(NE2_launch_timer[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L79 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~0
--operation mode is normal

NE2L79 = NE2L295 # NE2L395 # NE2_launch_timer[4] # NE2_launch_timer[6];


--NE2_i429 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i429
--operation mode is normal

NE2_i429 = NE2L104 $ (NE2L614 & (NE2_launch_old # !YD2L1Q));


--NE2L35 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i448~107
--operation mode is normal

NE2L35 = (!NE2_i429 & (NE2L504 $ (NE2_i5 # !NE2L024))) & CASCADE(NE2L15);


--NE2_i428 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i428
--operation mode is normal

NE2_i428 = NE2L993 $ (NE2L414 & (NE2_launch_old # !YD2L1Q));


--NE2L15 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i448~105
--operation mode is normal

NE2L15 = !NE2_i428 & (NE2L304 $ (NE2_i5 # !NE2L814));


--NE2L59 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i467~98
--operation mode is normal

NE2L59 = YD2L1Q & (!NE2L814 & !NE2L024 # !NE2_launch_old) # !YD2L1Q & !NE2L814 & !NE2L024;


--NE2L69 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i467~100
--operation mode is normal

NE2L69 = (NE2_got_selfLC # NE2L195 & NE2L59 & !NE2L882) & CASCADE(NE2L206);


--B1L85 is calibration_sources:inst_calibration_sources|delay_bit~20
--operation mode is normal

B1L85 = L1_CS_ctrl_local.CS_mode[0] & !L1_CS_ctrl_local.CS_mode[2] & !L1_CS_ctrl_local.CS_mode[1] & !K1L4Q;


--L1L1821 is slaveregister:inst_slaveregister|i14781~77
--operation mode is normal

L1L1821 = DF1_MASTERHWDATA[0] & DF1_MASTERHWDATA[2] & !DF1_MASTERHWDATA[1] & !DF1_MASTERHWDATA[3];


--L1L2821 is slaveregister:inst_slaveregister|i14781~79
--operation mode is normal

L1L2821 = (DF1_MASTERHWDATA[5] & DF1_MASTERHWDATA[7] & !DF1_MASTERHWDATA[4] & !DF1_MASTERHWDATA[6]) & CASCADE(L1L1821);


--EB1_inb[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[9]
--operation mode is normal

EB1_inb[9]_lut_out = EB1_ina[9];
EB1_inb[9] = DFFE(EB1_inb[9]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inb[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[8]
--operation mode is normal

EB1_inb[8]_lut_out = EB1_ina[8];
EB1_inb[8] = DFFE(EB1_inb[8]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inb[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[7]
--operation mode is normal

EB1_inb[7]_lut_out = EB1_ina[7];
EB1_inb[7] = DFFE(EB1_inb[7]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inb[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[6]
--operation mode is normal

EB1_inb[6]_lut_out = EB1_ina[6];
EB1_inb[6] = DFFE(EB1_inb[6]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inb[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[0]
--operation mode is normal

EB1_inb[0]_lut_out = EB1_ina[0];
EB1_inb[0] = DFFE(EB1_inb[0]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inb[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[1]
--operation mode is normal

EB1_inb[1]_lut_out = EB1_ina[1];
EB1_inb[1] = DFFE(EB1_inb[1]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inb[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[2]
--operation mode is normal

EB1_inb[2]_lut_out = EB1_ina[2];
EB1_inb[2] = DFFE(EB1_inb[2]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inb[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[3]
--operation mode is normal

EB1_inb[3]_lut_out = EB1_ina[3];
EB1_inb[3] = DFFE(EB1_inb[3]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inb[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[4]
--operation mode is normal

EB1_inb[4]_lut_out = EB1_ina[4];
EB1_inb[4] = DFFE(EB1_inb[4]_lut_out, GLOBAL(UE1_outclock0), , , );


--EB1_inb[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|inb[5]
--operation mode is normal

EB1_inb[5]_lut_out = EB1_ina[5];
EB1_inb[5] = DFFE(EB1_inb[5]_lut_out, GLOBAL(UE1_outclock0), , , );


--GE2_read_idle_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_idle_en
--operation mode is normal

GE2_read_idle_en_lut_out = GE2_st_mach_init & (GE2L012 # GE2L112 & GE2_read_idle_en);
GE2_read_idle_en = DFFE(GE2_read_idle_en_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L713 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1482~30
--operation mode is normal

GE2L713 = GE2L2801Q & !GE2_read_idle_en & !GE2_flagged_rl_compr[0];


--GE2L1801Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~20
--operation mode is normal

GE2L1801Q_lut_out = !GE2L903 & GE2_st_mach_init & (GE2L19 # GE2L1801Q);
GE2L1801Q = DFFE(GE2L1801Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L472 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1467~393
--operation mode is normal

GE2L472 = GE2L2801Q & GE2_l[3] # !GE2L1801Q;


--GE2L572 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1467~394
--operation mode is normal

GE2L572 = GE2L472 # GE2L3801Q & (GE2L612 $ GE2_l[3]);


--GE2L672 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1467~395
--operation mode is normal

GE2L672 = GE2L572 # GE2L5801Q & (GE2L942 $ GE2_l[3]);


--GE2L789 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7825
--operation mode is normal

GE2L789 = GE2_p[4] & (GE2_p[1] # GE2_p[2] # GE2_p[3]);


--GE2L722 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1257~120
--operation mode is normal

GE2L722 = GE2_l[4] & (GE2_l[2] # GE2_l[3] # GE2_l[1]);


--GE2L822 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1257~121
--operation mode is normal

GE2L822 = GE2L789 & (GE2L722 # GE2_l[5]) # !GE2L789 & GE2_p[5] & (GE2L722 # GE2_l[5]);


--GE2L832 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1303~636
--operation mode is normal

GE2L832 = !GE2_i1219 & (GE2L822 & GE2L498 # !GE2L822 & GE2_l[3]);


--GE2L322 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1232~104
--operation mode is normal

GE2L322 = !GE2_l[4] & (!GE2_l[2] & !GE2_l[1] # !GE2_l[3]);


--GE2L422 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1232~105
--operation mode is normal

GE2L422 = GE2_l[5] & (GE2L789 # GE2_p[5]) # !GE2_l[5] & !GE2L322 & (GE2L789 # GE2_p[5]);


--GE2L077 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~997
--operation mode is normal

GE2L077 = GE2_l[2] # GE2_l[1];


--GE2L932 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1303~637
--operation mode is normal

GE2L932 = GE2_i1219 & (GE2_l[3] $ (GE2L077 # !GE2L422));


--GE2L042 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1303~638
--operation mode is normal

GE2L042 = GE2_i1216 & (GE2L832 # GE2L932) # !GE2_i1216 & GE2_l[3];


--GE2L889 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7826
--operation mode is normal

GE2L889 = GE2_p[1] # GE2_p[2];


--GE2L989 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7827
--operation mode is normal

GE2L989 = GE2_p[5] # GE2_p[4] & (GE2L889 # GE2_p[3]);


--GE2L922 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1257~122
--operation mode is normal

GE2L922 = !GE2_l[2] & !GE2_l[3] & !GE2_l[1];


--GE2L232 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~296
--operation mode is normal

GE2L232 = GE2_l[4] & (GE2L8311Q # !GE2L922 # !GE2L788);


--GE2L332 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~297
--operation mode is normal

GE2L332 = GE2L077 & GE2_l[3] & (GE2L8311Q # !GE2L788);


--GE2L432 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~298
--operation mode is normal

GE2L432 = GE2L989 & (GE2L232 # GE2L332 # GE2_l[5]);

--GE2L532 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1288~300
--operation mode is normal

GE2L532 = GE2L989 & (GE2L232 # GE2L332 # GE2_l[5]);


--GE2L972 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1469~389
--operation mode is normal

GE2L972 = GE2L788 & (GE2L8311Q & !GE2_l[1] # !GE2L8311Q & GE2L098) # !GE2L788 & !GE2_l[1];


--GE2L082 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1469~390
--operation mode is normal

GE2L082 = GE2_i1216 & GE2L432 & GE2L4801Q & GE2L972;


--GE2L182 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1469~391
--operation mode is normal

GE2L182 = GE2L2801Q # GE2L3801Q # GE2L5801Q;


--GE2L282 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1469~392
--operation mode is normal

GE2L282 = GE2L182 # GE2L4801Q & (!GE2L432 # !GE2_i1216);


--GE2_data_exceeds_zero is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_exceeds_zero
--operation mode is normal

GE2_data_exceeds_zero_lut_out = GE2L5211Q & (GE2L9101 # GE2L0201 # GE2L1201);
GE2_data_exceeds_zero = DFFE(GE2_data_exceeds_zero_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L5411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~25
--operation mode is normal

GE2L5411Q_lut_out = GE2_st_mach_init & (GE2L4411Q # GE2L312 & !GE2_old_equals_new_data);
GE2L5411Q = DFFE(GE2L5411Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L3411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~23
--operation mode is normal

GE2L3411Q_lut_out = GE2_st_mach_init & (GE2L2411Q # GE2_old_equals_new_data & GE2L3411Q);
GE2L3411Q = DFFE(GE2L3411Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L1411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~21
--operation mode is normal

GE2L1411Q_lut_out = GE2_st_mach_init & (GE2L212 # GE2L0311Q & !GE2L0411Q);
GE2L1411Q = DFFE(GE2L1411Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L6411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~26
--operation mode is normal

GE2L6411Q_lut_out = GE2L5411Q & GE2_st_mach_init & GE2L8211Q;
GE2L6411Q = DFFE(GE2L6411Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L099 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7828
--operation mode is normal

GE2L099 = !GE2L5411Q & !GE2L3411Q & !GE2L1411Q & !GE2L6411Q;


--GE2L0411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~20
--operation mode is normal

GE2L0411Q_lut_out = GE2_st_mach_init & (GE2L0411Q # GE2L0311Q);
GE2L0411Q = DFFE(GE2L0411Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L591 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1079~330
--operation mode is normal

GE2L591 = GE2_z[1] & (GE2_data_exceeds_zero & !GE2L0411Q # !GE2L099) # !GE2_z[1] & GE2_data_exceeds_zero & !GE2L0411Q;


--GE2L199 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7829
--operation mode is normal

GE2L199 = GE2_z[3] # GE2_z[2] & GE2_z[0] & GE2_z[1];


--GE2L299 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7830
--operation mode is normal

GE2L299 = GE2L199 & GE2L109 # !GE2L199 & (GE2_z[4] & GE2L109 # !GE2_z[4] & GE2L019);


--GE2L399 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7831
--operation mode is normal

GE2L399 = GE2_flagged_rl_compr[0] & GE2L299 # !GE2_flagged_rl_compr[0] & (GE2_z[0] $ GE2_z[1]);


--GE2L2411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~22
--operation mode is normal

GE2L2411Q_lut_out = (GE2_old_equals_new_data & GE2_st_mach_init) & CASCADE(GE2L412);
GE2L2411Q = DFFE(GE2L2411Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L4411Q is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~24
--operation mode is normal

GE2L4411Q_lut_out = !GE2_old_equals_new_data & GE2L3411Q & GE2_st_mach_init;
GE2L4411Q = DFFE(GE2L4411Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L951 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i991~1
--operation mode is normal

GE2L951 = !GE2L2411Q & !GE2L4411Q;


--GE2L499 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7832
--operation mode is normal

GE2L499 = GE2L199 & GE2L509 # !GE2L199 & (GE2_z[4] & GE2L509 # !GE2_z[4] & GE2L419);


--GE2L377 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1031
--operation mode is normal

GE2L377 = GE2_z[3] $ (GE2_z[2] & GE2_z[0] & GE2_z[1]);


--GE2L391 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1077~289
--operation mode is normal

GE2L391 = !GE2L951 & (GE2_flagged_rl_compr[0] & GE2L499 # !GE2_flagged_rl_compr[0] & GE2L377);


--GE2L967 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~996
--operation mode is normal

GE2L967 = GE2_l[2] $ GE2_l[1];


--GE2L772 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1468~388
--operation mode is normal

GE2L772 = GE2L788 & (GE2L8311Q & !GE2L967 # !GE2L8311Q & GE2L298) # !GE2L788 & !GE2L967;


--GE2L872 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1468~389
--operation mode is normal

GE2L872 = GE2_i1216 & GE2L432 & GE2L4801Q & GE2L772;


--GE2L482 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1471~1042
--operation mode is normal

GE2L482 = GE2L4801Q & (GE2L8311Q # !GE2_ring_write_clk1);


--GE2L072 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1466~871
--operation mode is normal

GE2L072 = GE2L788 & GE2L822 & GE2L698 & !GE2L8311Q;


--GE2L622 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1238~4
--operation mode is normal

GE2L622 = GE2_l[4] $ (GE2L422 & GE2_l[3] & GE2L077 # !GE2L422 & !GE2_l[3]);


--GE2L172 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1466~872
--operation mode is normal

GE2L172 = GE2L482 & (GE2L072 # GE2_i1219 & !GE2L622);


--GE2L577 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1046
--operation mode is normal

GE2L577 = GE2_l[4] $ GE2_l[3];


--GE2L803 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1477~51
--operation mode is normal

GE2L803 = GE2L3801Q & GE2L612;


--GE2L272 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1466~873
--operation mode is normal

GE2L272 = GE2L172 # GE2L577 & (GE2L382 # GE2L803);


--GE2L372 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1466~874
--operation mode is normal

GE2L372 = GE2L4801Q & (!GE2_i1219 & !GE2L822 # !GE2_i1216);


--GE2L662 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1465~1019
--operation mode is normal

GE2L662 = GE2L372 # GE2L3801Q & !GE2L612 # !GE2L562;


--GE2L191 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1076~251
--operation mode is normal

GE2L191 = !GE2_data_exceeds_zero & !GE2L0411Q;


--GE2L599 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7833
--operation mode is normal

GE2L599 = !GE2L5411Q & !GE2L3411Q & !GE2L1411Q;


--GE2L291 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1076~252
--operation mode is normal

GE2L291 = GE2L191 # GE2_z[4] & (GE2L6411Q # !GE2L599);


--GE2L699 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7834
--operation mode is normal

GE2L699 = GE2L199 & GE2L709 # !GE2L199 & (GE2_z[4] & GE2L709 # !GE2_z[4] & GE2L619);


--GE2L477 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1033
--operation mode is normal

GE2L477 = GE2_z[2] & GE2_z[0] & GE2_z[3] & GE2_z[1];


--GE2L799 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7835
--operation mode is normal

GE2L799 = GE2_flagged_rl_compr[0] & GE2L699 # !GE2_flagged_rl_compr[0] & (GE2L477 $ GE2_z[4]);


--GE2L491 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1078~331
--operation mode is normal

GE2L491 = GE2_z[2] & (GE2_data_exceeds_zero & !GE2L0411Q # !GE2L099) # !GE2_z[2] & GE2_data_exceeds_zero & !GE2L0411Q;


--GE2L899 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7836
--operation mode is normal

GE2L899 = GE2L199 & GE2L309 # !GE2L199 & (GE2_z[4] & GE2L309 # !GE2_z[4] & GE2L219);


--GE2L277 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1026
--operation mode is normal

GE2L277 = GE2_z[2] $ (GE2_z[0] & GE2_z[1]);


--GE2L999 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7837
--operation mode is normal

GE2L999 = GE2L899 & (GE2L277 # GE2_flagged_rl_compr[0]) # !GE2L899 & GE2L277 & !GE2_flagged_rl_compr[0];


--GE2L691 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1080~472
--operation mode is normal

GE2L691 = GE2_z[0] & (GE2L6411Q # !GE2L599) # !GE2L0411Q;


--GE2L0001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7838
--operation mode is normal

GE2L0001 = GE2L199 & GE2L998 # !GE2L199 & (GE2_z[4] & GE2L998 # !GE2_z[4] & GE2L809);


--GE2L1001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7839
--operation mode is normal

GE2L1001 = GE2L0001 & (GE2_flagged_rl_compr[0] # !GE2_z[0]) # !GE2L0001 & !GE2_flagged_rl_compr[0] & !GE2_z[0];


--GE2L2001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7840
--operation mode is normal

GE2L2001 = GE2_z[2] & GE2_z[0] & GE2_z[1];


--GE2L781 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1072~247
--operation mode is normal

GE2L781 = GE2L6411Q & !GE2_flagged_rl_compr[0] & (GE2L2001 $ GE2_z[3]);


--GE2L481 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1071~282
--operation mode is normal

GE2L481 = GE2L6411Q & GE2_flagged_rl_compr[0] # !GE2L951 # !GE2L599;


--GE2L581 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1071~283
--operation mode is normal

GE2L581 = GE2L6411Q & !GE2_flagged_rl_compr[0];


--GE2L177 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1021
--operation mode is normal

GE2L177 = GE2_z[0] $ GE2_z[1];


--GE2L981 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1074~257
--operation mode is normal

GE2L981 = GE2L581 & (GE2L177 # GE2_data_exceeds_zero & !GE2L0411Q) # !GE2L581 & GE2_data_exceeds_zero & !GE2L0411Q;


--GE2L881 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1073~268
--operation mode is normal

GE2L881 = GE2L277 & (GE2L581 # GE2_data_exceeds_zero & !GE2L0411Q) # !GE2L277 & GE2_data_exceeds_zero & !GE2L0411Q;


--GE2L681 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1071~284
--operation mode is normal

GE2L681 = GE2L191 # GE2L581 & (GE2L477 $ GE2_z[4]);


--GE2L091 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1075~201
--operation mode is normal

GE2L091 = GE2L6411Q & (GE2_flagged_rl_compr[0] $ !GE2_z[0]) # !GE2L0411Q;


--GE2L902 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1093~18
--operation mode is normal

GE2L902 = !GE2L5411Q & !GE2L3411Q;


--GE2L047 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~104
--operation mode is normal

GE2L047 = GE2L1411Q # GE2L2411Q # GE2L4411Q # !GE2L902;


--GE2L762 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1465~1020
--operation mode is normal

GE2L762 = GE2L788 & GE2L822 & GE2L898 & !GE2L8311Q;


--GE2L677 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1048
--operation mode is normal

GE2L677 = GE2_l[4] & GE2_l[3];


--GE2L522 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1237~4
--operation mode is normal

GE2L522 = GE2_l[5] & (GE2L989 & GE2L322 # !GE2L989 & GE2L677) # !GE2_l[5] & (!GE2L322 & GE2L989 # !GE2L677);


--GE2L862 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1465~1021
--operation mode is normal

GE2L862 = GE2L482 & (GE2L762 # GE2_i1219 & !GE2L522);


--GE2L777 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1051
--operation mode is normal

GE2L777 = GE2_l[5] $ (GE2_l[4] & GE2_l[3]);


--GE2L962 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1465~1022
--operation mode is normal

GE2L962 = GE2L862 # GE2L777 & (GE2L382 # GE2L803);


--GE2_ring_write_clk is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_clk
--operation mode is normal

GE2_ring_write_clk_lut_out = GE2_st_mach_init & (GE2L1411Q & GE2_ring_write_clk # !GE2L902);
GE2_ring_write_clk = DFFE(GE2_ring_write_clk_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_m[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[5]
--operation mode is normal

GE2_m[5]_lut_out = GE2_st_mach_init & (GE2L782 # GE2L982 & GE2_m[5]);
GE2_m[5] = DFFE(GE2_m[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L513 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1481~26
--operation mode is normal

GE2L513 = GE2L4801Q & !GE2L8311Q;


--GE2L213 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1480~140
--operation mode is normal

GE2L213 = GE2_flagged_rl_compr[0] & !GE2_read_idle_en;


--GE2L313 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1480~141
--operation mode is normal

GE2L313 = GE2L4801Q & (GE2L5801Q & !GE2L7311Q # !GE2L8311Q) # !GE2L4801Q & GE2L5801Q & !GE2L7311Q;


--GE2L413 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1480~142
--operation mode is normal

GE2L413 = GE2L213 & (GE2L2801Q # GE2L313 & !GE2_ring_write_clk1);


--GE2_k[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[5]
--operation mode is normal

GE2_k[5]_lut_out = GE2_st_mach_init & (GE2L661 # GE2_k[5] & !GE2L099);
GE2_k[5] = DFFE(GE2_k[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_k[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[4]
--operation mode is normal

GE2_k[4]_lut_out = GE2_st_mach_init & (GE2L861 # GE2L961 & GE2_flagged_rl_compr[0]);
GE2_k[4] = DFFE(GE2_k[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_k[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[1]
--operation mode is normal

GE2_k[1]_lut_out = GE2L081 & GE2_st_mach_init;
GE2_k[1] = DFFE(GE2_k[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_k[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[2]
--operation mode is normal

GE2_k[2]_lut_out = GE2_st_mach_init & (GE2L671 # GE2L571 & GE2_flagged_rl_compr[0]);
GE2_k[2] = DFFE(GE2_k[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_k[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[3]
--operation mode is normal

GE2_k[3]_lut_out = GE2L271 & GE2_st_mach_init;
GE2_k[3] = DFFE(GE2_k[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_read_idle_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_idle_en
--operation mode is normal

GE1_read_idle_en_lut_out = GE1_st_mach_init & (GE1L012 # GE1L112 & GE1_read_idle_en);
GE1_read_idle_en = DFFE(GE1_read_idle_en_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L813 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1482~30
--operation mode is normal

GE1L813 = GE1L0801Q & !GE1_read_idle_en & !GE1_flagged_rl_compr[0];


--GE1L9701Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|read_ring_state~20
--operation mode is normal

GE1L9701Q_lut_out = !GE1L013 & GE1_st_mach_init & (GE1L19 # GE1L9701Q);
GE1L9701Q = DFFE(GE1L9701Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L572 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1467~393
--operation mode is normal

GE1L572 = GE1L0801Q & GE1_l[3] # !GE1L9701Q;


--GE1L672 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1467~394
--operation mode is normal

GE1L672 = GE1L572 # GE1L1801Q & (GE1L612 $ GE1_l[3]);


--GE1L772 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1467~395
--operation mode is normal

GE1L772 = GE1L672 # GE1L3801Q & (GE1L052 $ GE1_l[3]);


--GE1L489 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7812
--operation mode is normal

GE1L489 = GE1_p[4] & (GE1_p[1] # GE1_p[2] # GE1_p[3]);


--GE1L722 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1257~120
--operation mode is normal

GE1L722 = GE1_l[4] & (GE1_l[2] # GE1_l[3] # GE1_l[1]);


--GE1L822 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1257~121
--operation mode is normal

GE1L822 = GE1L489 & (GE1L722 # GE1_l[5]) # !GE1L489 & GE1_p[5] & (GE1L722 # GE1_l[5]);


--GE1L932 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1303~628
--operation mode is normal

GE1L932 = !GE1_i1219 & (GE1L822 & GE1L298 # !GE1L822 & GE1_l[3]);


--GE1L322 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1232~104
--operation mode is normal

GE1L322 = !GE1_l[4] & (!GE1_l[2] & !GE1_l[1] # !GE1_l[3]);


--GE1L422 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1232~105
--operation mode is normal

GE1L422 = GE1_l[5] & (GE1L489 # GE1_p[5]) # !GE1_l[5] & !GE1L322 & (GE1L489 # GE1_p[5]);


--GE1L867 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1005
--operation mode is normal

GE1L867 = GE1_l[2] # GE1_l[1];


--GE1L042 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1303~629
--operation mode is normal

GE1L042 = GE1_i1219 & (GE1_l[3] $ (GE1L867 # !GE1L422));


--GE1L142 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1303~630
--operation mode is normal

GE1L142 = GE1_i1216 & (GE1L932 # GE1L042) # !GE1_i1216 & GE1_l[3];


--GE1L589 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7813
--operation mode is normal

GE1L589 = GE1_p[1] # GE1_p[2];


--GE1L689 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7814
--operation mode is normal

GE1L689 = GE1_p[5] # GE1_p[4] & (GE1L589 # GE1_p[3]);


--GE1L922 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1257~122
--operation mode is normal

GE1L922 = !GE1_l[2] & !GE1_l[3] & !GE1_l[1];


--GE1L232 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~296
--operation mode is normal

GE1L232 = GE1_l[4] & (GE1L6311Q # !GE1L922 # !GE1L588);


--GE1L332 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~297
--operation mode is normal

GE1L332 = GE1L867 & GE1_l[3] & (GE1L6311Q # !GE1L588);


--GE1L432 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~298
--operation mode is normal

GE1L432 = GE1L689 & (GE1L232 # GE1L332 # GE1_l[5]);

--GE1L532 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1288~300
--operation mode is normal

GE1L532 = GE1L689 & (GE1L232 # GE1L332 # GE1_l[5]);


--GE1L082 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1469~389
--operation mode is normal

GE1L082 = GE1L588 & (GE1L6311Q & !GE1_l[1] # !GE1L6311Q & GE1L888) # !GE1L588 & !GE1_l[1];


--GE1L182 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1469~390
--operation mode is normal

GE1L182 = GE1_i1216 & GE1L432 & GE1L2801Q & GE1L082;


--GE1L282 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1469~391
--operation mode is normal

GE1L282 = GE1L0801Q # GE1L1801Q # GE1L3801Q;


--GE1L382 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1469~392
--operation mode is normal

GE1L382 = GE1L282 # GE1L2801Q & (!GE1L432 # !GE1_i1216);


--GE1_data_exceeds_zero is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_exceeds_zero
--operation mode is normal

GE1_data_exceeds_zero_lut_out = GE1L3211Q & (GE1L7101 # GE1L8101 # GE1L9101);
GE1_data_exceeds_zero = DFFE(GE1_data_exceeds_zero_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L3411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~25
--operation mode is normal

GE1L3411Q_lut_out = GE1_st_mach_init & (GE1L2411Q # GE1L312 & !GE1_old_equals_new_data);
GE1L3411Q = DFFE(GE1L3411Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L1411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~23
--operation mode is normal

GE1L1411Q_lut_out = GE1_st_mach_init & (GE1L0411Q # GE1_old_equals_new_data & GE1L1411Q);
GE1L1411Q = DFFE(GE1L1411Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L9311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~21
--operation mode is normal

GE1L9311Q_lut_out = GE1_st_mach_init & (GE1L212 # GE1L8211Q & !GE1L8311Q);
GE1L9311Q = DFFE(GE1L9311Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L4411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~26
--operation mode is normal

GE1L4411Q_lut_out = GE1L3411Q & GE1_st_mach_init & GE1L6211Q;
GE1L4411Q = DFFE(GE1L4411Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L789 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7815
--operation mode is normal

GE1L789 = !GE1L3411Q & !GE1L1411Q & !GE1L9311Q & !GE1L4411Q;


--GE1L8311Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~20
--operation mode is normal

GE1L8311Q_lut_out = GE1_st_mach_init & (GE1L8311Q # GE1L8211Q);
GE1L8311Q = DFFE(GE1L8311Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L591 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1079~321
--operation mode is normal

GE1L591 = GE1_z[1] & (GE1_data_exceeds_zero & !GE1L8311Q # !GE1L789) # !GE1_z[1] & GE1_data_exceeds_zero & !GE1L8311Q;


--GE1L889 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7816
--operation mode is normal

GE1L889 = GE1_z[3] # GE1_z[2] & GE1_z[0] & GE1_z[1];


--GE1L989 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7817
--operation mode is normal

GE1L989 = GE1L889 & GE1L998 # !GE1L889 & (GE1_z[4] & GE1L998 # !GE1_z[4] & GE1L809);


--GE1L099 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7818
--operation mode is normal

GE1L099 = GE1_flagged_rl_compr[0] & GE1L989 # !GE1_flagged_rl_compr[0] & (GE1_z[0] $ GE1_z[1]);


--GE1L0411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~22
--operation mode is normal

GE1L0411Q_lut_out = (GE1_old_equals_new_data & GE1_st_mach_init) & CASCADE(GE1L412);
GE1L0411Q = DFFE(GE1L0411Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L2411Q is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|write_ring_state~24
--operation mode is normal

GE1L2411Q_lut_out = !GE1_old_equals_new_data & GE1L1411Q & GE1_st_mach_init;
GE1L2411Q = DFFE(GE1L2411Q_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L951 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i991~1
--operation mode is normal

GE1L951 = !GE1L0411Q & !GE1L2411Q;


--GE1L199 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7819
--operation mode is normal

GE1L199 = GE1L889 & GE1L309 # !GE1L889 & (GE1_z[4] & GE1L309 # !GE1_z[4] & GE1L219);


--GE1L177 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1039
--operation mode is normal

GE1L177 = GE1_z[3] $ (GE1_z[2] & GE1_z[0] & GE1_z[1]);


--GE1L391 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1077~309
--operation mode is normal

GE1L391 = !GE1L951 & (GE1_flagged_rl_compr[0] & GE1L199 # !GE1_flagged_rl_compr[0] & GE1L177);


--GE1L767 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1004
--operation mode is normal

GE1L767 = GE1_l[2] $ GE1_l[1];


--GE1L872 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1468~388
--operation mode is normal

GE1L872 = GE1L588 & (GE1L6311Q & !GE1L767 # !GE1L6311Q & GE1L098) # !GE1L588 & !GE1L767;


--GE1L972 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1468~389
--operation mode is normal

GE1L972 = GE1_i1216 & GE1L432 & GE1L2801Q & GE1L872;


--GE1L582 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1471~1042
--operation mode is normal

GE1L582 = GE1L2801Q & (GE1L6311Q # !GE1_ring_write_clk1);


--GE1L172 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1466~899
--operation mode is normal

GE1L172 = GE1L588 & GE1L822 & GE1L498 & !GE1L6311Q;


--GE1L622 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1238~4
--operation mode is normal

GE1L622 = GE1_l[4] $ (GE1L422 & GE1_l[3] & GE1L867 # !GE1L422 & !GE1_l[3]);


--GE1L272 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1466~900
--operation mode is normal

GE1L272 = GE1L582 & (GE1L172 # GE1_i1219 & !GE1L622);


--GE1L377 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1054
--operation mode is normal

GE1L377 = GE1_l[4] $ GE1_l[3];


--GE1L903 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1477~51
--operation mode is normal

GE1L903 = GE1L1801Q & GE1L612;


--GE1L372 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1466~901
--operation mode is normal

GE1L372 = GE1L272 # GE1L377 & (GE1L482 # GE1L903);


--GE1L472 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1466~902
--operation mode is normal

GE1L472 = GE1L2801Q & (!GE1_i1219 & !GE1L822 # !GE1_i1216);


--GE1L762 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1465~1007
--operation mode is normal

GE1L762 = GE1L472 # GE1L1801Q & !GE1L612 # !GE1L662;


--GE1L191 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1076~281
--operation mode is normal

GE1L191 = !GE1_data_exceeds_zero & !GE1L8311Q;


--GE1L299 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7820
--operation mode is normal

GE1L299 = !GE1L3411Q & !GE1L1411Q & !GE1L9311Q;


--GE1L291 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1076~282
--operation mode is normal

GE1L291 = GE1L191 # GE1_z[4] & (GE1L4411Q # !GE1L299);


--GE1L399 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7821
--operation mode is normal

GE1L399 = GE1L889 & GE1L509 # !GE1L889 & (GE1_z[4] & GE1L509 # !GE1_z[4] & GE1L419);


--GE1L277 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1041
--operation mode is normal

GE1L277 = GE1_z[2] & GE1_z[0] & GE1_z[3] & GE1_z[1];


--GE1L499 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7822
--operation mode is normal

GE1L499 = GE1_flagged_rl_compr[0] & GE1L399 # !GE1_flagged_rl_compr[0] & (GE1L277 $ GE1_z[4]);


--GE1L491 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1078~342
--operation mode is normal

GE1L491 = GE1_z[2] & (GE1_data_exceeds_zero & !GE1L8311Q # !GE1L789) # !GE1_z[2] & GE1_data_exceeds_zero & !GE1L8311Q;


--GE1L599 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7823
--operation mode is normal

GE1L599 = GE1L889 & GE1L109 # !GE1L889 & (GE1_z[4] & GE1L109 # !GE1_z[4] & GE1L019);


--GE1L077 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1034
--operation mode is normal

GE1L077 = GE1_z[2] $ (GE1_z[0] & GE1_z[1]);


--GE1L699 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7824
--operation mode is normal

GE1L699 = GE1L599 & (GE1L077 # GE1_flagged_rl_compr[0]) # !GE1L599 & GE1L077 & !GE1_flagged_rl_compr[0];


--GE1L691 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1080~502
--operation mode is normal

GE1L691 = GE1_z[0] & (GE1L4411Q # !GE1L299) # !GE1L8311Q;


--GE1L799 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7825
--operation mode is normal

GE1L799 = GE1L889 & GE1L798 # !GE1L889 & (GE1_z[4] & GE1L798 # !GE1_z[4] & GE1L609);


--GE1L899 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7826
--operation mode is normal

GE1L899 = GE1L799 & (GE1_flagged_rl_compr[0] # !GE1_z[0]) # !GE1L799 & !GE1_flagged_rl_compr[0] & !GE1_z[0];


--GE1L999 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7827
--operation mode is normal

GE1L999 = GE1_z[2] & GE1_z[0] & GE1_z[1];


--GE1L781 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1072~247
--operation mode is normal

GE1L781 = GE1L4411Q & !GE1_flagged_rl_compr[0] & (GE1L999 $ GE1_z[3]);


--GE1L481 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1071~282
--operation mode is normal

GE1L481 = GE1L4411Q & GE1_flagged_rl_compr[0] # !GE1L951 # !GE1L299;


--GE1L581 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1071~283
--operation mode is normal

GE1L581 = GE1L4411Q & !GE1_flagged_rl_compr[0];


--GE1L967 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1029
--operation mode is normal

GE1L967 = GE1_z[0] $ GE1_z[1];


--GE1L981 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1074~257
--operation mode is normal

GE1L981 = GE1L581 & (GE1L967 # GE1_data_exceeds_zero & !GE1L8311Q) # !GE1L581 & GE1_data_exceeds_zero & !GE1L8311Q;


--GE1L881 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1073~268
--operation mode is normal

GE1L881 = GE1L077 & (GE1L581 # GE1_data_exceeds_zero & !GE1L8311Q) # !GE1L077 & GE1_data_exceeds_zero & !GE1L8311Q;


--GE1L681 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1071~284
--operation mode is normal

GE1L681 = GE1L191 # GE1L581 & (GE1L277 $ GE1_z[4]);


--GE1L091 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1075~201
--operation mode is normal

GE1L091 = GE1L4411Q & (GE1_flagged_rl_compr[0] $ !GE1_z[0]) # !GE1L8311Q;


--GE1L902 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1093~18
--operation mode is normal

GE1L902 = !GE1L3411Q & !GE1L1411Q;


--GE1L737 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~104
--operation mode is normal

GE1L737 = GE1L9311Q # GE1L0411Q # GE1L2411Q # !GE1L902;


--GE1L862 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1465~1008
--operation mode is normal

GE1L862 = GE1L588 & GE1L822 & GE1L698 & !GE1L6311Q;


--GE1L477 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1056
--operation mode is normal

GE1L477 = GE1_l[4] & GE1_l[3];


--GE1L522 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1237~4
--operation mode is normal

GE1L522 = GE1_l[5] & (GE1L689 & GE1L322 # !GE1L689 & GE1L477) # !GE1_l[5] & (!GE1L322 & GE1L689 # !GE1L477);


--GE1L962 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1465~1009
--operation mode is normal

GE1L962 = GE1L582 & (GE1L862 # GE1_i1219 & !GE1L522);


--GE1L577 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1059
--operation mode is normal

GE1L577 = GE1_l[5] $ (GE1_l[4] & GE1_l[3]);


--GE1L072 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1465~1010
--operation mode is normal

GE1L072 = GE1L962 # GE1L577 & (GE1L482 # GE1L903);


--GE1_ring_write_clk is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_clk
--operation mode is normal

GE1_ring_write_clk_lut_out = GE1_st_mach_init & (GE1L9311Q & GE1_ring_write_clk # !GE1L902);
GE1_ring_write_clk = DFFE(GE1_ring_write_clk_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_m[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[5]
--operation mode is normal

GE1_m[5]_lut_out = GE1_st_mach_init & (GE1L882 # GE1L092 & GE1_m[5]);
GE1_m[5] = DFFE(GE1_m[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L613 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1481~26
--operation mode is normal

GE1L613 = GE1L2801Q & !GE1L6311Q;


--GE1L313 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1480~140
--operation mode is normal

GE1L313 = GE1_flagged_rl_compr[0] & !GE1_read_idle_en;


--GE1L413 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1480~141
--operation mode is normal

GE1L413 = GE1L2801Q & (GE1L3801Q & !GE1L5311Q # !GE1L6311Q) # !GE1L2801Q & GE1L3801Q & !GE1L5311Q;


--GE1L513 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1480~142
--operation mode is normal

GE1L513 = GE1L313 & (GE1L0801Q # GE1L413 & !GE1_ring_write_clk1);


--GE1_k[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[5]
--operation mode is normal

GE1_k[5]_lut_out = GE1_st_mach_init & (GE1L661 # GE1_k[5] & !GE1L789);
GE1_k[5] = DFFE(GE1_k[5]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_k[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[4]
--operation mode is normal

GE1_k[4]_lut_out = GE1_st_mach_init & (GE1L861 # GE1L961 & GE1_flagged_rl_compr[0]);
GE1_k[4] = DFFE(GE1_k[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_k[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[1]
--operation mode is normal

GE1_k[1]_lut_out = GE1L081 & GE1_st_mach_init;
GE1_k[1] = DFFE(GE1_k[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_k[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[2]
--operation mode is normal

GE1_k[2]_lut_out = GE1_st_mach_init & (GE1L671 # GE1L571 & GE1_flagged_rl_compr[0]);
GE1_k[2] = DFFE(GE1_k[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_k[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[3]
--operation mode is normal

GE1_k[3]_lut_out = GE1L271 & GE1_st_mach_init;
GE1_k[3] = DFFE(GE1_k[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_atwd_ch_count[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[2]
--operation mode is normal

GE1_atwd_ch_count[2]_lut_out = GE1L3211Q & (GE1_atwd_ch_count[2] $ (!GE1L607 & GE1L467));
GE1_atwd_ch_count[2] = DFFE(GE1_atwd_ch_count[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_atwd_ch_count[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[1]
--operation mode is normal

GE1_atwd_ch_count[1]_lut_out = GE1L3211Q & (GE1_atwd_ch_count[1] $ (!GE1L607 & GE1L367));
GE1_atwd_ch_count[1] = DFFE(GE1_atwd_ch_count[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L507 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2517~170
--operation mode is normal

GE1L507 = XD1L782 & (XD1L882 & GE1_atwd_ch_count[2] & !GE1_atwd_ch_count[1] # !XD1L882 & !GE1_atwd_ch_count[2] & GE1_atwd_ch_count[1]) # !XD1L782 & !GE1_atwd_ch_count[2] & (XD1L882 $ !GE1_atwd_ch_count[1]);


--GE1_atwd_ch_count[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[0]
--operation mode is normal

GE1_atwd_ch_count[0]_lut_out = GE1L3211Q & (GE1_atwd_ch_count[0] $ (!GE1L607 & GE1_i2506));
GE1_atwd_ch_count[0] = DFFE(GE1_atwd_ch_count[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L607 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2517~172
--operation mode is normal

GE1L607 = (GE1_atwd_start & (XD1L882 $ GE1_atwd_ch_count[0])) & CASCADE(GE1L507);


--GE2_atwd_ch_count[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[2]
--operation mode is normal

GE2_atwd_ch_count[2]_lut_out = GE2L5211Q & (GE2_atwd_ch_count[2] $ (!GE2L907 & GE2L667));
GE2_atwd_ch_count[2] = DFFE(GE2_atwd_ch_count[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_atwd_ch_count[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[1]
--operation mode is normal

GE2_atwd_ch_count[1]_lut_out = GE2L5211Q & (GE2_atwd_ch_count[1] $ (!GE2L907 & GE2L567));
GE2_atwd_ch_count[1] = DFFE(GE2_atwd_ch_count[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L807 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2517~170
--operation mode is normal

GE2L807 = XD2L682 & (XD2L782 & GE2_atwd_ch_count[2] & !GE2_atwd_ch_count[1] # !XD2L782 & !GE2_atwd_ch_count[2] & GE2_atwd_ch_count[1]) # !XD2L682 & !GE2_atwd_ch_count[2] & (XD2L782 $ !GE2_atwd_ch_count[1]);


--GE2_atwd_ch_count[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|atwd_ch_count[0]
--operation mode is normal

GE2_atwd_ch_count[0]_lut_out = GE2L5211Q & (GE2_atwd_ch_count[0] $ (!GE2L907 & GE2_i2506));
GE2_atwd_ch_count[0] = DFFE(GE2_atwd_ch_count[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L907 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2517~172
--operation mode is normal

GE2L907 = (GE2_atwd_start & (XD2L782 $ GE2_atwd_ch_count[0])) & CASCADE(GE2L807);


--FE1_fadc_postpeak[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[8]
--operation mode is normal

FE1_fadc_postpeak[8]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_postpeak0[9] # !FE1_fadc_peak0[9] & FE1_fadc_postpeak0[8]);
FE1_fadc_postpeak[8] = DFFE(FE1_fadc_postpeak[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_fadc_peak[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[7]
--operation mode is normal

FE1_fadc_peak[7]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_peak0[8] # !FE1_fadc_peak0[9] & FE1_fadc_peak0[7]);
FE1_fadc_peak[7] = DFFE(FE1_fadc_peak[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--HE1L102 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~639
--operation mode is normal

HE1L102 = (HE1L612 & HE1L812 & HE1L912 & HE1L712) & CASCADE(HE1L024);

--HE1L202 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i279~640
--operation mode is normal

HE1L202 = (HE1L612 & HE1L812 & HE1L912 & HE1L712) & CASCADE(HE1L024);


--FE1_fadc_postpeak[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[0]
--operation mode is normal

FE1_fadc_postpeak[0]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_postpeak0[1] # !FE1_fadc_peak0[9] & FE1_fadc_postpeak0[0]);
FE1_fadc_postpeak[0] = DFFE(FE1_fadc_postpeak[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--HE1L904 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10996
--operation mode is normal

HE1L904 = HE1_ram_address_header[1] # HE1_ram_address_header[2];


--HE1L414 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11004
--operation mode is normal

HE1L414 = (HE1L904 # HE1_ram_address_header[0] # HE1_ram_address_header[3] # !HE1L314) & CASCADE(HE1L124);


--FE1_fadc_prepeak[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[6]
--operation mode is normal

FE1_fadc_prepeak[6]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_prepeak0[7] # !FE1_fadc_peak0[9] & FE1_fadc_prepeak0[6]);
FE1_fadc_prepeak[6] = DFFE(FE1_fadc_prepeak[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--GE1_data_t0[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[7]
--operation mode is normal

GE1_data_t0[7]_lut_out = GE1_data_supr0[7];
GE1_data_t0[7] = DFFE(GE1_data_t0[7]_lut_out, GLOBAL(UE1_outclock0), , , GE1L93);


--GE1_i954 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i954
--operation mode is normal

GE1_i954 = GE1L0411Q # !GE1L8311Q;


--GE1_same_value_count[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[7]
--operation mode is normal

GE1_same_value_count[7]_lut_out = GE1L3211Q & R03_counter_cell[7];
GE1_same_value_count[7] = DFFE(GE1_same_value_count[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L002 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1084~135
--operation mode is normal

GE1L002 = GE1_data_t0[7] & (GE1_i954 # GE1L2411Q & !GE1_same_value_count[7]) # !GE1_data_t0[7] & GE1L2411Q & !GE1_same_value_count[7];


--GE1L461 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1058~332
--operation mode is normal

GE1L461 = GE1_j[0] & (GE1L4411Q # !GE1L299) # !GE1L8311Q;


--GE1L0001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7829
--operation mode is normal

GE1L0001 = GE1_j[4] # GE1_j[0] & GE1_j[1] & GE1_j[2];


--GE1L1001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7830
--operation mode is normal

GE1L1001 = GE1L0001 & GE1L159 # !GE1L0001 & (GE1_j[3] & GE1L159 # !GE1_j[3] & GE1L249);


--GE1L2001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7831
--operation mode is normal

GE1L2001 = GE1_j[3] # GE1_j[0] # GE1_j[1] # GE1_j[2];


--GE1L3001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7832
--operation mode is normal

GE1L3001 = GE1L2001 & (GE1_j[4] & GE1L339 # !GE1_j[4] & GE1L429) # !GE1L2001 & GE1L429;


--GE1L4001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7833
--operation mode is normal

GE1L4001 = GE1L1001 & (GE1L3001 # GE1_flagged_rl_compr[0]) # !GE1L1001 & GE1L3001 & !GE1_flagged_rl_compr[0];


--GE1L361 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1057~311
--operation mode is normal

GE1L361 = GE1_j[1] & (GE1_data_exceeds_zero & !GE1L8311Q # !GE1L789) # !GE1_j[1] & GE1_data_exceeds_zero & !GE1L8311Q;


--GE1L5001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7834
--operation mode is normal

GE1L5001 = GE1L0001 & GE1L359 # !GE1L0001 & (GE1_j[3] & GE1L359 # !GE1_j[3] & GE1L449);


--GE1L6001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7835
--operation mode is normal

GE1L6001 = GE1L2001 & (GE1_j[4] & GE1L539 # !GE1_j[4] & GE1L629) # !GE1L2001 & GE1L629;


--GE1L7001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7836
--operation mode is normal

GE1L7001 = GE1L5001 & (GE1L6001 # GE1_flagged_rl_compr[0]) # !GE1L5001 & GE1L6001 & !GE1_flagged_rl_compr[0];


--GE1L261 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1056~331
--operation mode is normal

GE1L261 = GE1_j[2] & (GE1_data_exceeds_zero & !GE1L8311Q # !GE1L789) # !GE1_j[2] & GE1_data_exceeds_zero & !GE1L8311Q;


--GE1L8001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7837
--operation mode is normal

GE1L8001 = GE1L0001 & GE1L559 # !GE1L0001 & (GE1_j[3] & GE1L559 # !GE1_j[3] & GE1L649);


--GE1L9001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7838
--operation mode is normal

GE1L9001 = GE1L2001 & (GE1_j[4] & GE1L739 # !GE1_j[4] & GE1L829) # !GE1L2001 & GE1L829;


--GE1L0101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7839
--operation mode is normal

GE1L0101 = GE1L8001 & (GE1L9001 # GE1_flagged_rl_compr[0]) # !GE1L8001 & GE1L9001 & !GE1_flagged_rl_compr[0];


--GE1L1101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7840
--operation mode is normal

GE1L1101 = GE1L0001 & GE1L759 # !GE1L0001 & (GE1_j[3] & GE1L759 # !GE1_j[3] & GE1L849);


--GE1L2101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7841
--operation mode is normal

GE1L2101 = GE1L2001 & (GE1_j[4] & GE1L939 # !GE1_j[4] & GE1L039) # !GE1L2001 & GE1L039;


--GE1L161 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1055~311
--operation mode is normal

GE1L161 = !GE1L951 & (GE1_flagged_rl_compr[0] & GE1L1101 # !GE1_flagged_rl_compr[0] & GE1L2101);


--GE1L061 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1054~341
--operation mode is normal

GE1L061 = GE1L191 # GE1_j[4] & (GE1L4411Q # !GE1L299);


--GE1L3101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7842
--operation mode is normal

GE1L3101 = GE1L0001 & GE1L959 # !GE1L0001 & (GE1_j[3] & GE1L959 # !GE1_j[3] & GE1L059);


--GE1L4101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7843
--operation mode is normal

GE1L4101 = GE1L2001 & (GE1_j[4] & GE1L149 # !GE1_j[4] & GE1L239) # !GE1L2001 & GE1L239;


--GE1L5101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7844
--operation mode is normal

GE1L5101 = GE1L3101 & (GE1L4101 # GE1_flagged_rl_compr[0]) # !GE1L3101 & GE1L4101 & !GE1_flagged_rl_compr[0];


--GE1_data_t0[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[6]
--operation mode is normal

GE1_data_t0[6]_lut_out = GE1_data_supr0[6];
GE1_data_t0[6] = DFFE(GE1_data_t0[6]_lut_out, GLOBAL(UE1_outclock0), , , GE1L93);


--GE1_same_value_count[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[6]
--operation mode is normal

GE1_same_value_count[6]_lut_out = GE1L3211Q & R03_counter_cell[6];
GE1_same_value_count[6] = DFFE(GE1_same_value_count[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L102 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1085~135
--operation mode is normal

GE1L102 = GE1_data_t0[6] & (GE1_i954 # GE1L2411Q & !GE1_same_value_count[6]) # !GE1_data_t0[6] & GE1L2411Q & !GE1_same_value_count[6];


--GE1_data_t0[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[8]
--operation mode is normal

GE1_data_t0[8]_lut_out = GE1_data_supr0[8];
GE1_data_t0[8] = DFFE(GE1_data_t0[8]_lut_out, GLOBAL(UE1_outclock0), , , GE1L93);


--GE1_same_value_count[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[8]
--operation mode is normal

GE1_same_value_count[8]_lut_out = GE1L3211Q & R03_counter_cell[8];
GE1_same_value_count[8] = DFFE(GE1_same_value_count[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L991 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1083~135
--operation mode is normal

GE1L991 = GE1_data_t0[8] & (GE1_i954 # GE1L2411Q & !GE1_same_value_count[8]) # !GE1_data_t0[8] & GE1L2411Q & !GE1_same_value_count[8];


--GE1_data_t0[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[3]
--operation mode is normal

GE1_data_t0[3]_lut_out = GE1_data_supr0[3];
GE1_data_t0[3] = DFFE(GE1_data_t0[3]_lut_out, GLOBAL(UE1_outclock0), , , GE1L93);


--GE1_same_value_count[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[3]
--operation mode is normal

GE1_same_value_count[3]_lut_out = GE1L3211Q & R03_counter_cell[3];
GE1_same_value_count[3] = DFFE(GE1_same_value_count[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L402 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1088~135
--operation mode is normal

GE1L402 = GE1_data_t0[3] & (GE1_i954 # GE1L2411Q & !GE1_same_value_count[3]) # !GE1_data_t0[3] & GE1L2411Q & !GE1_same_value_count[3];


--GE1_data_t0[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[2]
--operation mode is normal

GE1_data_t0[2]_lut_out = GE1_data_supr0[2];
GE1_data_t0[2] = DFFE(GE1_data_t0[2]_lut_out, GLOBAL(UE1_outclock0), , , GE1L93);


--GE1_same_value_count[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[2]
--operation mode is normal

GE1_same_value_count[2]_lut_out = GE1L3211Q & R03_counter_cell[2];
GE1_same_value_count[2] = DFFE(GE1_same_value_count[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L502 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1089~135
--operation mode is normal

GE1L502 = GE1_data_t0[2] & (GE1_i954 # GE1L2411Q & !GE1_same_value_count[2]) # !GE1_data_t0[2] & GE1L2411Q & !GE1_same_value_count[2];


--GE1_data_t0[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]
--operation mode is normal

GE1_data_t0[0]_lut_out = GE1_data_supr0[0];
GE1_data_t0[0] = DFFE(GE1_data_t0[0]_lut_out, GLOBAL(UE1_outclock0), , , GE1L93);


--GE1_same_value_count[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[0]
--operation mode is normal

GE1_same_value_count[0]_lut_out = GE1L3211Q & R03_counter_cell[0];
GE1_same_value_count[0] = DFFE(GE1_same_value_count[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L702 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1091~135
--operation mode is normal

GE1L702 = GE1_data_t0[0] & (GE1_i954 # GE1L2411Q & !GE1_same_value_count[0]) # !GE1_data_t0[0] & GE1L2411Q & !GE1_same_value_count[0];


--GE1_data_t0[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[1]
--operation mode is normal

GE1_data_t0[1]_lut_out = GE1_data_supr0[1];
GE1_data_t0[1] = DFFE(GE1_data_t0[1]_lut_out, GLOBAL(UE1_outclock0), , , GE1L93);


--GE1_same_value_count[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[1]
--operation mode is normal

GE1_same_value_count[1]_lut_out = GE1L3211Q & R03_counter_cell[1];
GE1_same_value_count[1] = DFFE(GE1_same_value_count[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L602 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1090~135
--operation mode is normal

GE1L602 = GE1_data_t0[1] & (GE1_i954 # GE1L2411Q & !GE1_same_value_count[1]) # !GE1_data_t0[1] & GE1L2411Q & !GE1_same_value_count[1];


--GE1_count_exceeds_zero is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|count_exceeds_zero
--operation mode is normal

GE1_count_exceeds_zero_lut_out = GE1L3211Q & (GE1L0201 # GE1L1201 # GE1L2201);
GE1_count_exceeds_zero = DFFE(GE1_count_exceeds_zero_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L802 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1092~135
--operation mode is normal

GE1L802 = GE1_count_exceeds_zero & (GE1L2411Q # GE1_data_exceeds_zero & GE1_i954) # !GE1_count_exceeds_zero & GE1_data_exceeds_zero & GE1_i954;


--GE1_data_t0[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[5]
--operation mode is normal

GE1_data_t0[5]_lut_out = GE1_data_supr0[5];
GE1_data_t0[5] = DFFE(GE1_data_t0[5]_lut_out, GLOBAL(UE1_outclock0), , , GE1L93);


--GE1_same_value_count[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[5]
--operation mode is normal

GE1_same_value_count[5]_lut_out = GE1L3211Q & R03_counter_cell[5];
GE1_same_value_count[5] = DFFE(GE1_same_value_count[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L202 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1086~135
--operation mode is normal

GE1L202 = GE1_data_t0[5] & (GE1_i954 # GE1L2411Q & !GE1_same_value_count[5]) # !GE1_data_t0[5] & GE1L2411Q & !GE1_same_value_count[5];


--GE1_data_t0[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[4]
--operation mode is normal

GE1_data_t0[4]_lut_out = GE1_data_supr0[4];
GE1_data_t0[4] = DFFE(GE1_data_t0[4]_lut_out, GLOBAL(UE1_outclock0), , , GE1L93);


--GE1_same_value_count[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[4]
--operation mode is normal

GE1_same_value_count[4]_lut_out = GE1L3211Q & R03_counter_cell[4];
GE1_same_value_count[4] = DFFE(GE1_same_value_count[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L302 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1087~135
--operation mode is normal

GE1L302 = GE1_data_t0[4] & (GE1_i954 # GE1L2411Q & !GE1_same_value_count[4]) # !GE1_data_t0[4] & GE1L2411Q & !GE1_same_value_count[4];


--GE1_data_t0[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[9]
--operation mode is normal

GE1_data_t0[9]_lut_out = GE1_data_supr0[9];
GE1_data_t0[9] = DFFE(GE1_data_t0[9]_lut_out, GLOBAL(UE1_outclock0), , , GE1L93);


--GE1_same_value_count[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|same_value_count[9]
--operation mode is normal

GE1_same_value_count[9]_lut_out = GE1L3211Q & R03_counter_cell[9];
GE1_same_value_count[9] = DFFE(GE1_same_value_count[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L891 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1082~135
--operation mode is normal

GE1L891 = GE1_data_t0[9] & (GE1_i954 # GE1L2411Q & !GE1_same_value_count[9]) # !GE1_data_t0[9] & GE1L2411Q & !GE1_same_value_count[9];


--GE1_ring_write_en is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|ring_write_en
--operation mode is normal

GE1_ring_write_en_lut_out = GE1L0411Q # GE1L2411Q;
GE1_ring_write_en = DFFE(GE1_ring_write_en_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE1_st_mach_init);


--GE1L113 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1479~172
--operation mode is normal

GE1L113 = GE1_fadc_bfr_en & GE1_fadc_bfr_clk & !GE1L9701Q;


--GE1L213 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1479~173
--operation mode is normal

GE1L213 = GE1L113 # GE1L413 & !GE1L313 & !GE1_ring_write_clk1;


--GE1L954 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1146
--operation mode is normal

GE1L954 = GE1_flagged_rl_compr_dly[1] & GE1_j_dly[0] & GE1_j_dly[2] & GE1L479;


--GE1L064 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1147
--operation mode is normal

GE1L064 = GE1_flagged_rl_compr_dly[2] & GE1_j_dly[2] & GE1L479 & !GE1_j_dly[0];


--GE1L6101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7845
--operation mode is normal

GE1L6101 = GE1_j_dly[2] & !GE1_j_dly[0];


--GE1L164 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1148
--operation mode is normal

GE1L164 = GE1L679 & (GE1L6101 & GE1_flagged_rl_compr_dly[0] # !GE1L6101 & GE1_ring_data[14]) # !GE1L679 & GE1_ring_data[14];


--GE1L364 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1151
--operation mode is normal

GE1L364 = (GE1L954 # GE1L064 # GE1L434 & GE1L164) & CASCADE(GE1L264);


--GE1L264 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1826~1150
--operation mode is normal

GE1L264 = GE1_j_dly[2] # GE1L763 # !GE1_j_dly[0] & !GE1_j_dly[1];


--GE1L253 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1111
--operation mode is normal

GE1L253 = GE1L847 & GE1_flagged_rl_compr_dly[5] & !GE1L947 # !GE1L847 & GE1_flagged_rl_compr_dly[6];


--GE1L353 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1112
--operation mode is normal

GE1L353 = GE1L057 & GE1_flagged_rl_compr_dly[3] & !GE1L157 # !GE1L057 & GE1_flagged_rl_compr_dly[4];


--GE1L705 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~517
--operation mode is normal

GE1L705 = (GE1L253 # GE1L053 & (GE1L753 # GE1L353)) & CASCADE(GE1L605);


--GE1L605 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~514
--operation mode is normal

GE1L605 = GE1L547 & (GE1_j_dly[2] # !GE1L479);


--GE1L805 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~518
--operation mode is normal

GE1L805 = (GE1_flagged_rl_compr_dly[7] & GE1_j_dly[0] & GE1L479 & !GE1_j_dly[2]) & CASCADE(GE1L5301);


--GE1L604 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~935
--operation mode is normal

GE1L604 = GE1L879 & (GE1_j_dly[0] & GE1_flagged_rl_compr_dly[9] # !GE1_j_dly[0] & GE1_flagged_rl_compr_dly[10]);


--GE1L804 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~940
--operation mode is normal

GE1L804 = (GE1_ring_data[8] & (GE1_j_dly[0] # GE1_j_dly[2] # !GE1L479)) & CASCADE(GE1L993);


--GE1L475 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~746
--operation mode is normal

GE1L475 = GE1_flagged_rl_compr_dly[1] & GE1_j_dly[0] & GE1L615 & GE1L279;


--GE1L575 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~747
--operation mode is normal

GE1L575 = GE1_flagged_rl_compr_dly[2] & GE1L615 & GE1L279 & !GE1_j_dly[0];


--GE1L675 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~748
--operation mode is normal

GE1L675 = GE1L475 # GE1L575 # GE1_flagged_rl_compr_dly[0] & GE1L075;


--GE1L734 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~940
--operation mode is normal

GE1L734 = GE1L379 & !GE1L0301 & (!GE1L779 # !GE1L679) # !GE1L379 & (!GE1L779 # !GE1L679);


--GE1L334 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~0
--operation mode is normal

GE1L334 = GE1L647 & GE1L783 & GE1L893 & GE1L734;


--GE1L834 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~941
--operation mode is normal

GE1L834 = GE1L057 & GE1_flagged_rl_compr_dly[9] & !GE1L157 # !GE1L057 & GE1_flagged_rl_compr_dly[10];


--GE1L934 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~942
--operation mode is normal

GE1L934 = GE1_flagged_rl_compr_dly[7] & GE1_j_dly[0] & GE1_j_dly[2] & GE1L679;


--GE1L044 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~943
--operation mode is normal

GE1L044 = GE1_flagged_rl_compr_dly[8] & GE1_j_dly[2] & GE1L679 & !GE1_j_dly[0];


--GE1L144 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~944
--operation mode is normal

GE1L144 = GE1L879 & (GE1_j_dly[0] & GE1_flagged_rl_compr_dly[5] # !GE1_j_dly[0] & GE1_flagged_rl_compr_dly[6]);


--GE1L244 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~945
--operation mode is normal

GE1L244 = GE1L934 # GE1L044 # GE1L153 & GE1L144;


--GE1L344 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~946
--operation mode is normal

GE1L344 = GE1L334 & (GE1L834 # GE1L434 & GE1L244);


--GE1L357 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~177
--operation mode is normal

GE1L357 = GE1L763 # !GE1_j_dly[2] # !GE1_j_dly[1] # !GE1_j_dly[0];

--GE1L6301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7867
--operation mode is normal

GE1L6301 = GE1L763 # !GE1_j_dly[2] # !GE1_j_dly[1] # !GE1_j_dly[0];


--GE1L444 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~947
--operation mode is normal

GE1L444 = GE1L534 & GE1L357 & !GE1L879;


--GE1L544 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~948
--operation mode is normal

GE1L544 = GE1_ring_data[4] & (GE1L057 & GE1L444 # !GE1L334);


--GE1L775 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~750
--operation mode is normal

GE1L775 = (GE1L675 # GE1L384 & (GE1L344 # GE1L544)) & CASCADE(GE1L875);


--GE1L673 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1780~160
--operation mode is normal

GE1L673 = (GE1L763 # GE1_j_dly[1] & GE1_j_dly[2] # !GE1_j_dly[1] & !GE1_j_dly[2] & !GE1_j_dly[0]) & CASCADE(GE1L773);

--GE1L873 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1780~162
--operation mode is normal

GE1L873 = (GE1L763 # GE1_j_dly[1] & GE1_j_dly[2] # !GE1_j_dly[1] & !GE1_j_dly[2] & !GE1_j_dly[0]) & CASCADE(GE1L773);


--GE1L573 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1780~159
--operation mode is normal

GE1L573 = GE1L579 & !GE1L479 & (!GE1L379 # !GE1L884) # !GE1L579 & (!GE1L379 # !GE1L884);

--GE1L773 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1780~161
--operation mode is normal

GE1L773 = GE1L579 & !GE1L479 & (!GE1L379 # !GE1L884) # !GE1L579 & (!GE1L379 # !GE1L884);


--GE1L524 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~983
--operation mode is normal

GE1L524 = (GE1L879 & (GE1_j_dly[0] & GE1_flagged_rl_compr_dly[7] # !GE1_j_dly[0] & GE1_flagged_rl_compr_dly[8])) & CASCADE(GE1L6301);


--GE1L624 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1816~984
--operation mode is normal

GE1L624 = (GE1_j_dly[2] & GE1_flagged_rl_compr_dly[10] & GE1L679 & !GE1_j_dly[0]) & CASCADE(GE1L873);


--GE1L825 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1918~828
--operation mode is normal

GE1L825 = GE1_j_dly[0] & GE1_j_dly[2] & GE1L615 & !GE1_j_dly[1];


--GE1L925 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1918~829
--operation mode is normal

GE1L925 = GE1_flagged_rl_compr_dly[7] & (GE1L825 # GE1_flagged_rl_compr_dly[8] & GE1L075) # !GE1_flagged_rl_compr_dly[7] & GE1_flagged_rl_compr_dly[8] & GE1L075;


--GE1L035 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1918~830
--operation mode is normal

GE1L035 = GE1L925 # GE1_flagged_rl_compr_dly[9] & GE1L379 & GE1L279;


--GE1L973 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1792~1102
--operation mode is normal

GE1L973 = GE1L447 & GE1_flagged_rl_compr_dly[5] & !GE1L547 # !GE1L447 & GE1_flagged_rl_compr_dly[6];


--GE1L135 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1918~832
--operation mode is normal

GE1L135 = (GE1L035 # GE1L974 & (GE1L283 # GE1L973)) & CASCADE(GE1L194);


--FE2_fadc_postpeak[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[8]
--operation mode is normal

FE2_fadc_postpeak[8]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_postpeak0[9] # !FE2_fadc_peak0[9] & FE2_fadc_postpeak0[8]);
FE2_fadc_postpeak[8] = DFFE(FE2_fadc_postpeak[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_fadc_peak[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[7]
--operation mode is normal

FE2_fadc_peak[7]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_peak0[8] # !FE2_fadc_peak0[9] & FE2_fadc_peak0[7]);
FE2_fadc_peak[7] = DFFE(FE2_fadc_peak[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--HE2L902 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~652
--operation mode is normal

HE2L902 = (HE2L322 & HE2L522 & HE2L622 & HE2L422) & CASCADE(HE2L414);

--HE2L112 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~654
--operation mode is normal

HE2L112 = (HE2L322 & HE2L522 & HE2L622 & HE2L422) & CASCADE(HE2L414);


--FE2_fadc_postpeak[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[0]
--operation mode is normal

FE2_fadc_postpeak[0]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_postpeak0[1] # !FE2_fadc_peak0[9] & FE2_fadc_postpeak0[0]);
FE2_fadc_postpeak[0] = DFFE(FE2_fadc_postpeak[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--HE2L012 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~653
--operation mode is normal

HE2L012 = (HE2_ram_address_header[3] # HE2_ram_address_header[2] # !HE2L853) & CASCADE(HE2L514);


--FE2_fadc_prepeak[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[6]
--operation mode is normal

FE2_fadc_prepeak[6]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_prepeak0[7] # !FE2_fadc_peak0[9] & FE2_fadc_prepeak0[6]);
FE2_fadc_prepeak[6] = DFFE(FE2_fadc_prepeak[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--GE2_data_t0[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[7]
--operation mode is normal

GE2_data_t0[7]_lut_out = GE2_data_supr0[7];
GE2_data_t0[7] = DFFE(GE2_data_t0[7]_lut_out, GLOBAL(UE1_outclock0), , , GE2L93);


--GE2_i954 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i954
--operation mode is normal

GE2_i954 = GE2L2411Q # !GE2L0411Q;


--GE2_same_value_count[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[7]
--operation mode is normal

GE2_same_value_count[7]_lut_out = GE2L5211Q & R63_counter_cell[7];
GE2_same_value_count[7] = DFFE(GE2_same_value_count[7]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L002 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1084~135
--operation mode is normal

GE2L002 = GE2_data_t0[7] & (GE2_i954 # GE2L4411Q & !GE2_same_value_count[7]) # !GE2_data_t0[7] & GE2L4411Q & !GE2_same_value_count[7];


--GE2L461 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1058~312
--operation mode is normal

GE2L461 = GE2_j[0] & (GE2L6411Q # !GE2L599) # !GE2L0411Q;


--GE2L3001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7842
--operation mode is normal

GE2L3001 = GE2_j[4] # GE2_j[0] & GE2_j[1] & GE2_j[2];


--GE2L4001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7843
--operation mode is normal

GE2L4001 = GE2L3001 & GE2L359 # !GE2L3001 & (GE2_j[3] & GE2L359 # !GE2_j[3] & GE2L449);


--GE2L5001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7844
--operation mode is normal

GE2L5001 = GE2_j[3] # GE2_j[0] # GE2_j[1] # GE2_j[2];


--GE2L6001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7845
--operation mode is normal

GE2L6001 = GE2L5001 & (GE2_j[4] & GE2L539 # !GE2_j[4] & GE2L629) # !GE2L5001 & GE2L629;


--GE2L7001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7846
--operation mode is normal

GE2L7001 = GE2L4001 & (GE2L6001 # GE2_flagged_rl_compr[0]) # !GE2L4001 & GE2L6001 & !GE2_flagged_rl_compr[0];


--GE2L361 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1057~311
--operation mode is normal

GE2L361 = GE2_j[1] & (GE2_data_exceeds_zero & !GE2L0411Q # !GE2L099) # !GE2_j[1] & GE2_data_exceeds_zero & !GE2L0411Q;


--GE2L8001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7847
--operation mode is normal

GE2L8001 = GE2L3001 & GE2L559 # !GE2L3001 & (GE2_j[3] & GE2L559 # !GE2_j[3] & GE2L649);


--GE2L9001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7848
--operation mode is normal

GE2L9001 = GE2L5001 & (GE2_j[4] & GE2L739 # !GE2_j[4] & GE2L829) # !GE2L5001 & GE2L829;


--GE2L0101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7849
--operation mode is normal

GE2L0101 = GE2L8001 & (GE2L9001 # GE2_flagged_rl_compr[0]) # !GE2L8001 & GE2L9001 & !GE2_flagged_rl_compr[0];


--GE2L1101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7850
--operation mode is normal

GE2L1101 = GE2L3001 & GE2L959 # !GE2L3001 & (GE2_j[3] & GE2L959 # !GE2_j[3] & GE2L059);


--GE2L2101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7851
--operation mode is normal

GE2L2101 = GE2L5001 & (GE2_j[4] & GE2L149 # !GE2_j[4] & GE2L239) # !GE2L5001 & GE2L239;


--GE2L161 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1055~291
--operation mode is normal

GE2L161 = !GE2L951 & (GE2_flagged_rl_compr[0] & GE2L1101 # !GE2_flagged_rl_compr[0] & GE2L2101);


--GE2L061 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1054~311
--operation mode is normal

GE2L061 = GE2L191 # GE2_j[4] & (GE2L6411Q # !GE2L599);


--GE2L3101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7852
--operation mode is normal

GE2L3101 = GE2L3001 & GE2L169 # !GE2L3001 & (GE2_j[3] & GE2L169 # !GE2_j[3] & GE2L259);


--GE2L4101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7853
--operation mode is normal

GE2L4101 = GE2L5001 & (GE2_j[4] & GE2L349 # !GE2_j[4] & GE2L439) # !GE2L5001 & GE2L439;


--GE2L5101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7854
--operation mode is normal

GE2L5101 = GE2L3101 & (GE2L4101 # GE2_flagged_rl_compr[0]) # !GE2L3101 & GE2L4101 & !GE2_flagged_rl_compr[0];


--GE2L261 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1056~311
--operation mode is normal

GE2L261 = GE2_j[2] & (GE2_data_exceeds_zero & !GE2L0411Q # !GE2L099) # !GE2_j[2] & GE2_data_exceeds_zero & !GE2L0411Q;


--GE2L6101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7855
--operation mode is normal

GE2L6101 = GE2L3001 & GE2L759 # !GE2L3001 & (GE2_j[3] & GE2L759 # !GE2_j[3] & GE2L849);


--GE2L7101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7856
--operation mode is normal

GE2L7101 = GE2L5001 & (GE2_j[4] & GE2L939 # !GE2_j[4] & GE2L039) # !GE2L5001 & GE2L039;


--GE2L8101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7857
--operation mode is normal

GE2L8101 = GE2L6101 & (GE2L7101 # GE2_flagged_rl_compr[0]) # !GE2L6101 & GE2L7101 & !GE2_flagged_rl_compr[0];


--GE2_data_t0[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[6]
--operation mode is normal

GE2_data_t0[6]_lut_out = GE2_data_supr0[6];
GE2_data_t0[6] = DFFE(GE2_data_t0[6]_lut_out, GLOBAL(UE1_outclock0), , , GE2L93);


--GE2_same_value_count[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[6]
--operation mode is normal

GE2_same_value_count[6]_lut_out = GE2L5211Q & R63_counter_cell[6];
GE2_same_value_count[6] = DFFE(GE2_same_value_count[6]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L102 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1085~135
--operation mode is normal

GE2L102 = GE2_data_t0[6] & (GE2_i954 # GE2L4411Q & !GE2_same_value_count[6]) # !GE2_data_t0[6] & GE2L4411Q & !GE2_same_value_count[6];


--GE2_data_t0[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[8]
--operation mode is normal

GE2_data_t0[8]_lut_out = GE2_data_supr0[8];
GE2_data_t0[8] = DFFE(GE2_data_t0[8]_lut_out, GLOBAL(UE1_outclock0), , , GE2L93);


--GE2_same_value_count[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[8]
--operation mode is normal

GE2_same_value_count[8]_lut_out = GE2L5211Q & R63_counter_cell[8];
GE2_same_value_count[8] = DFFE(GE2_same_value_count[8]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L991 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1083~135
--operation mode is normal

GE2L991 = GE2_data_t0[8] & (GE2_i954 # GE2L4411Q & !GE2_same_value_count[8]) # !GE2_data_t0[8] & GE2L4411Q & !GE2_same_value_count[8];


--GE2_data_t0[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[3]
--operation mode is normal

GE2_data_t0[3]_lut_out = GE2_data_supr0[3];
GE2_data_t0[3] = DFFE(GE2_data_t0[3]_lut_out, GLOBAL(UE1_outclock0), , , GE2L93);


--GE2_same_value_count[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[3]
--operation mode is normal

GE2_same_value_count[3]_lut_out = GE2L5211Q & R63_counter_cell[3];
GE2_same_value_count[3] = DFFE(GE2_same_value_count[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L402 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1088~135
--operation mode is normal

GE2L402 = GE2_data_t0[3] & (GE2_i954 # GE2L4411Q & !GE2_same_value_count[3]) # !GE2_data_t0[3] & GE2L4411Q & !GE2_same_value_count[3];


--GE2_data_t0[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[2]
--operation mode is normal

GE2_data_t0[2]_lut_out = GE2_data_supr0[2];
GE2_data_t0[2] = DFFE(GE2_data_t0[2]_lut_out, GLOBAL(UE1_outclock0), , , GE2L93);


--GE2_same_value_count[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[2]
--operation mode is normal

GE2_same_value_count[2]_lut_out = GE2L5211Q & R63_counter_cell[2];
GE2_same_value_count[2] = DFFE(GE2_same_value_count[2]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L502 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1089~135
--operation mode is normal

GE2L502 = GE2_data_t0[2] & (GE2_i954 # GE2L4411Q & !GE2_same_value_count[2]) # !GE2_data_t0[2] & GE2L4411Q & !GE2_same_value_count[2];


--GE2_data_t0[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]
--operation mode is normal

GE2_data_t0[0]_lut_out = GE2_data_supr0[0];
GE2_data_t0[0] = DFFE(GE2_data_t0[0]_lut_out, GLOBAL(UE1_outclock0), , , GE2L93);


--GE2_same_value_count[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[0]
--operation mode is normal

GE2_same_value_count[0]_lut_out = GE2L5211Q & R63_counter_cell[0];
GE2_same_value_count[0] = DFFE(GE2_same_value_count[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L702 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1091~135
--operation mode is normal

GE2L702 = GE2_data_t0[0] & (GE2_i954 # GE2L4411Q & !GE2_same_value_count[0]) # !GE2_data_t0[0] & GE2L4411Q & !GE2_same_value_count[0];


--GE2_data_t0[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[1]
--operation mode is normal

GE2_data_t0[1]_lut_out = GE2_data_supr0[1];
GE2_data_t0[1] = DFFE(GE2_data_t0[1]_lut_out, GLOBAL(UE1_outclock0), , , GE2L93);


--GE2_same_value_count[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[1]
--operation mode is normal

GE2_same_value_count[1]_lut_out = GE2L5211Q & R63_counter_cell[1];
GE2_same_value_count[1] = DFFE(GE2_same_value_count[1]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L602 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1090~135
--operation mode is normal

GE2L602 = GE2_data_t0[1] & (GE2_i954 # GE2L4411Q & !GE2_same_value_count[1]) # !GE2_data_t0[1] & GE2L4411Q & !GE2_same_value_count[1];


--GE2_count_exceeds_zero is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|count_exceeds_zero
--operation mode is normal

GE2_count_exceeds_zero_lut_out = GE2L5211Q & (GE2L2201 # GE2L3201 # GE2L4201);
GE2_count_exceeds_zero = DFFE(GE2_count_exceeds_zero_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L802 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1092~135
--operation mode is normal

GE2L802 = GE2_count_exceeds_zero & (GE2L4411Q # GE2_data_exceeds_zero & GE2_i954) # !GE2_count_exceeds_zero & GE2_data_exceeds_zero & GE2_i954;


--GE2_data_t0[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[5]
--operation mode is normal

GE2_data_t0[5]_lut_out = GE2_data_supr0[5];
GE2_data_t0[5] = DFFE(GE2_data_t0[5]_lut_out, GLOBAL(UE1_outclock0), , , GE2L93);


--GE2_same_value_count[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[5]
--operation mode is normal

GE2_same_value_count[5]_lut_out = GE2L5211Q & R63_counter_cell[5];
GE2_same_value_count[5] = DFFE(GE2_same_value_count[5]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L202 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1086~135
--operation mode is normal

GE2L202 = GE2_data_t0[5] & (GE2_i954 # GE2L4411Q & !GE2_same_value_count[5]) # !GE2_data_t0[5] & GE2L4411Q & !GE2_same_value_count[5];


--GE2_data_t0[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[4]
--operation mode is normal

GE2_data_t0[4]_lut_out = GE2_data_supr0[4];
GE2_data_t0[4] = DFFE(GE2_data_t0[4]_lut_out, GLOBAL(UE1_outclock0), , , GE2L93);


--GE2_same_value_count[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[4]
--operation mode is normal

GE2_same_value_count[4]_lut_out = GE2L5211Q & R63_counter_cell[4];
GE2_same_value_count[4] = DFFE(GE2_same_value_count[4]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L302 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1087~135
--operation mode is normal

GE2L302 = GE2_data_t0[4] & (GE2_i954 # GE2L4411Q & !GE2_same_value_count[4]) # !GE2_data_t0[4] & GE2L4411Q & !GE2_same_value_count[4];


--GE2_data_t0[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[9]
--operation mode is normal

GE2_data_t0[9]_lut_out = GE2_data_supr0[9];
GE2_data_t0[9] = DFFE(GE2_data_t0[9]_lut_out, GLOBAL(UE1_outclock0), , , GE2L93);


--GE2_same_value_count[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|same_value_count[9]
--operation mode is normal

GE2_same_value_count[9]_lut_out = GE2L5211Q & R63_counter_cell[9];
GE2_same_value_count[9] = DFFE(GE2_same_value_count[9]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L891 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1082~135
--operation mode is normal

GE2L891 = GE2_data_t0[9] & (GE2_i954 # GE2L4411Q & !GE2_same_value_count[9]) # !GE2_data_t0[9] & GE2L4411Q & !GE2_same_value_count[9];


--GE2_ring_write_en is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|ring_write_en
--operation mode is normal

GE2_ring_write_en_lut_out = GE2L2411Q # GE2L4411Q;
GE2_ring_write_en = DFFE(GE2_ring_write_en_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , GE2_st_mach_init);


--GE2L013 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1479~172
--operation mode is normal

GE2L013 = GE2_fadc_bfr_en & GE2_fadc_bfr_clk & !GE2L1801Q;


--GE2L113 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1479~173
--operation mode is normal

GE2L113 = GE2L013 # GE2L313 & !GE2L213 & !GE2_ring_write_clk1;


--GE2L264 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1150
--operation mode is normal

GE2L264 = GE2_flagged_rl_compr_dly[1] & GE2_j_dly[0] & GE2_j_dly[2] & GE2L579;


--GE2L364 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1151
--operation mode is normal

GE2L364 = GE2_flagged_rl_compr_dly[2] & GE2_j_dly[2] & GE2L579 & !GE2_j_dly[0];


--GE2L464 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1152
--operation mode is normal

GE2L464 = GE2L779 & (GE2L979 & GE2_flagged_rl_compr_dly[0] # !GE2L979 & GE2_ring_data[14]) # !GE2L779 & GE2_ring_data[14];


--GE2L664 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1155
--operation mode is normal

GE2L664 = (GE2L264 # GE2L364 # GE2L734 & GE2L464) & CASCADE(GE2L564);


--GE2L564 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1826~1154
--operation mode is normal

GE2L564 = GE2_j_dly[2] # GE2L863 # !GE2_j_dly[0] & !GE2_j_dly[1];


--GE2L153 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1127
--operation mode is normal

GE2L153 = GE2_flagged_rl_compr_dly[5] & GE2_j_dly[0] & GE2L779 & !GE2_j_dly[2];


--GE2L253 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1128
--operation mode is normal

GE2L253 = GE2L153 # GE2_flagged_rl_compr_dly[6] & GE2L679 & GE2L779;


--GE2L353 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1129
--operation mode is normal

GE2L353 = GE2_flagged_rl_compr_dly[3] & GE2_j_dly[0] & GE2_j_dly[2] & GE2L579;


--GE2L453 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1130
--operation mode is normal

GE2L453 = GE2L353 # GE2_flagged_rl_compr_dly[4] & GE2L579 & GE2L979;


--GE2L115 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~517
--operation mode is normal

GE2L115 = (GE2L253 # GE2L943 & (GE2L853 # GE2L453)) & CASCADE(GE2L015);


--GE2L015 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~514
--operation mode is normal

GE2L015 = GE2L847 & (GE2_j_dly[2] # !GE2L579);


--GE2L215 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~518
--operation mode is normal

GE2L215 = (GE2_flagged_rl_compr_dly[7] & GE2_j_dly[0] & GE2L579 & !GE2_j_dly[2]) & CASCADE(GE2L7301);


--GE2L904 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~931
--operation mode is normal

GE2L904 = GE2L089 & (GE2_j_dly[0] & GE2_flagged_rl_compr_dly[9] # !GE2_j_dly[0] & GE2_flagged_rl_compr_dly[10]);


--GE2L114 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~936
--operation mode is normal

GE2L114 = (GE2_ring_data[8] & (GE2_j_dly[0] # GE2_j_dly[2] # !GE2L579)) & CASCADE(GE2L204);


--GE2L775 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~746
--operation mode is normal

GE2L775 = GE2_flagged_rl_compr_dly[1] & GE2_j_dly[0] & GE2L025 & GE2L189;


--GE2L875 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~747
--operation mode is normal

GE2L875 = GE2_flagged_rl_compr_dly[2] & GE2L025 & GE2L189 & !GE2_j_dly[0];


--GE2L975 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~748
--operation mode is normal

GE2L975 = GE2L775 # GE2L875 # GE2_flagged_rl_compr_dly[0] & GE2L375;


--GE2L044 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~940
--operation mode is normal

GE2L044 = GE2L479 & !GE2L2301 & (!GE2L879 # !GE2L779) # !GE2L479 & (!GE2L879 # !GE2L779);


--GE2L634 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~0
--operation mode is normal

GE2L634 = GE2L947 & GE2L093 & GE2L104 & GE2L044;


--GE2L144 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~941
--operation mode is normal

GE2L144 = GE2L257 & GE2_flagged_rl_compr_dly[9] & !GE2L357 # !GE2L257 & GE2_flagged_rl_compr_dly[10];


--GE2L244 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~942
--operation mode is normal

GE2L244 = GE2_flagged_rl_compr_dly[7] & GE2_j_dly[0] & GE2_j_dly[2] & GE2L779;


--GE2L344 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~943
--operation mode is normal

GE2L344 = GE2_flagged_rl_compr_dly[8] & GE2_j_dly[2] & GE2L779 & !GE2_j_dly[0];


--GE2L444 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~944
--operation mode is normal

GE2L444 = GE2L089 & (GE2_j_dly[0] & GE2_flagged_rl_compr_dly[5] # !GE2_j_dly[0] & GE2_flagged_rl_compr_dly[6]);


--GE2L544 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~945
--operation mode is normal

GE2L544 = GE2L244 # GE2L344 # GE2L053 & GE2L444;


--GE2L644 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~946
--operation mode is normal

GE2L644 = GE2L634 & (GE2L144 # GE2L734 & GE2L544);


--GE2L557 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~177
--operation mode is normal

GE2L557 = GE2L863 # !GE2_j_dly[2] # !GE2_j_dly[1] # !GE2_j_dly[0];

--GE2L8301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7879
--operation mode is normal

GE2L8301 = GE2L863 # !GE2_j_dly[2] # !GE2_j_dly[1] # !GE2_j_dly[0];


--GE2L744 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~947
--operation mode is normal

GE2L744 = GE2L834 & GE2L557 & !GE2L089;


--GE2L844 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~948
--operation mode is normal

GE2L844 = GE2_ring_data[4] & (GE2L257 & GE2L744 # !GE2L634);


--GE2L085 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~750
--operation mode is normal

GE2L085 = (GE2L975 # GE2L784 & (GE2L644 # GE2L844)) & CASCADE(GE2L185);


--GE2L773 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1780~160
--operation mode is normal

GE2L773 = (GE2L863 # GE2_j_dly[1] & GE2_j_dly[2] # !GE2_j_dly[1] & !GE2_j_dly[2] & !GE2_j_dly[0]) & CASCADE(GE2L873);

--GE2L973 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1780~162
--operation mode is normal

GE2L973 = (GE2L863 # GE2_j_dly[1] & GE2_j_dly[2] # !GE2_j_dly[1] & !GE2_j_dly[2] & !GE2_j_dly[0]) & CASCADE(GE2L873);


--GE2L673 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1780~159
--operation mode is normal

GE2L673 = GE2L679 & !GE2L579 & (!GE2L479 # !GE2L294) # !GE2L679 & (!GE2L479 # !GE2L294);

--GE2L873 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1780~161
--operation mode is normal

GE2L873 = GE2L679 & !GE2L579 & (!GE2L479 # !GE2L294) # !GE2L679 & (!GE2L479 # !GE2L294);


--GE2L824 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~983
--operation mode is normal

GE2L824 = (GE2L089 & (GE2_j_dly[0] & GE2_flagged_rl_compr_dly[7] # !GE2_j_dly[0] & GE2_flagged_rl_compr_dly[8])) & CASCADE(GE2L8301);


--GE2L924 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1816~984
--operation mode is normal

GE2L924 = (GE2_j_dly[2] & GE2_flagged_rl_compr_dly[10] & GE2L779 & !GE2_j_dly[0]) & CASCADE(GE2L973);


--GE2L235 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1918~828
--operation mode is normal

GE2L235 = GE2_j_dly[0] & GE2_j_dly[2] & GE2L025 & !GE2_j_dly[1];


--GE2L335 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1918~829
--operation mode is normal

GE2L335 = GE2_flagged_rl_compr_dly[7] & (GE2L235 # GE2_flagged_rl_compr_dly[8] & GE2L375) # !GE2_flagged_rl_compr_dly[7] & GE2_flagged_rl_compr_dly[8] & GE2L375;


--GE2L435 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1918~830
--operation mode is normal

GE2L435 = GE2L335 # GE2_flagged_rl_compr_dly[9] & GE2L479 & GE2L189;


--GE2L083 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1792~1102
--operation mode is normal

GE2L083 = GE2L747 & GE2_flagged_rl_compr_dly[5] & !GE2L847 # !GE2L747 & GE2_flagged_rl_compr_dly[6];


--GE2L535 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1918~832
--operation mode is normal

GE2L535 = (GE2L435 # GE2L384 & (GE2L583 # GE2L083)) & CASCADE(GE2L594);


--FE1_fadc_peak[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[0]
--operation mode is normal

FE1_fadc_peak[0]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_peak0[1] # !FE1_fadc_peak0[9] & FE1_fadc_peak0[0]);
FE1_fadc_peak[0] = DFFE(FE1_fadc_peak[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_fadc_peak[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[8]
--operation mode is normal

FE1_fadc_peak[8]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[8] # FE1_fadc_peak0[9]);
FE1_fadc_peak[8] = DFFE(FE1_fadc_peak[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_fadc_prepeak[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[7]
--operation mode is normal

FE1_fadc_prepeak[7]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_prepeak0[8] # !FE1_fadc_peak0[9] & FE1_fadc_prepeak0[7]);
FE1_fadc_prepeak[7] = DFFE(FE1_fadc_prepeak[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--HE1_header_compr[89] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[89]
--operation mode is normal

HE1_header_compr[89]_lut_out = XD1_header_1.trigger_word[7] & (XD1_header_0.trigger_word[7] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[7] & XD1_header_0.trigger_word[7] & !XD1_rd_ptr[0];
HE1_header_compr[89] = DFFE(HE1_header_compr[89]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[1]
--operation mode is normal

HE1_header_compr[1]_lut_out = XD1_header_1.chargestamp[1] & (XD1_header_0.chargestamp[1] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[1] & XD1_header_0.chargestamp[1] & !XD1_rd_ptr[0];
HE1_header_compr[1] = DFFE(HE1_header_compr[1]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L981 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i278~606
--operation mode is normal

HE1L981 = HE1_header_compr[1] & HE1L414 & (HE1_ram_address_header[2] # !HE1L153);


--HE1_header_compr[97] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[97]
--operation mode is normal

HE1_header_compr[97]_lut_out = XD1_header_1.timestamp[33] & (XD1_header_0.timestamp[33] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[33] & XD1_header_0.timestamp[33] & !XD1_rd_ptr[0];
HE1_header_compr[97] = DFFE(HE1_header_compr[97]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[105] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[105]
--operation mode is normal

HE1_header_compr[105]_lut_out = XD1_header_1.timestamp[41] & (XD1_header_0.timestamp[41] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[41] & XD1_header_0.timestamp[41] & !XD1_rd_ptr[0];
HE1_header_compr[105] = DFFE(HE1_header_compr[105]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L091 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i278~607
--operation mode is normal

HE1L091 = HE1L222 & HE1_header_compr[105] & !HE1L322 # !HE1L222 & HE1_header_compr[97];


--HE1L191 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i278~609
--operation mode is normal

HE1L191 = (HE1L122 & (HE1L981 # HE1L091) # !HE1L122 & HE1_header_compr[89]) & CASCADE(HE1L202);


--GE1L393 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1009
--operation mode is normal

GE1L393 = GE1L547 & GE1_flagged_rl_compr_dly[3] & !GE1L647 # !GE1L547 & GE1_flagged_rl_compr_dly[4];


--GE1L493 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1010
--operation mode is normal

GE1L493 = GE1L679 & (GE1L779 & GE1_flagged_rl_compr_dly[0] # !GE1L779 & GE1_ring_data[11]) # !GE1L679 & GE1_ring_data[11];


--GE1L593 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1011
--operation mode is normal

GE1L593 = GE1L747 & (GE1L847 & GE1L493 # !GE1L847 & GE1_flagged_rl_compr_dly[1]);


--GE1L693 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1012
--operation mode is normal

GE1L693 = GE1_flagged_rl_compr_dly[2] & GE1_j_dly[0] & GE1L479 & !GE1_j_dly[2];


--GE1L793 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1811~1014
--operation mode is normal

GE1L793 = (GE1L393 # GE1L573 & (GE1L593 # GE1L693)) & CASCADE(GE1L724);


--GE1L913 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1698~1079
--operation mode is normal

GE1L913 = GE1L947 & GE1_flagged_rl_compr_dly[5] & !GE1L057 # !GE1L947 & GE1_flagged_rl_compr_dly[6];


--GE1L023 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1698~1080
--operation mode is normal

GE1L023 = GE1L157 & GE1_flagged_rl_compr_dly[3] & !GE1L257 # !GE1L157 & GE1_flagged_rl_compr_dly[4];


--GE1L994 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1913~679
--operation mode is normal

GE1L994 = (GE1L913 # GE1L683 & (GE1L223 # GE1L023)) & CASCADE(GE1L906);


--GE1L445 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1921~731
--operation mode is normal

GE1L445 = GE1_j_dly[0] & GE1_j_dly[1] & GE1L615 & !GE1_j_dly[2];


--GE1L545 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1921~732
--operation mode is normal

GE1L545 = GE1_flagged_rl_compr_dly[6] & (GE1L445 # GE1L835 & !GE1L047) # !GE1_flagged_rl_compr_dly[6] & GE1L835 & !GE1L047;


--GE1L645 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1921~733
--operation mode is normal

GE1L645 = GE1L545 # GE1_flagged_rl_compr_dly[8] & GE1L379 & GE1L584;


--GE1L174 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1831~1137
--operation mode is normal

GE1L174 = GE1L247 & GE1_flagged_rl_compr_dly[4] & !GE1L347 # !GE1L247 & GE1_flagged_rl_compr_dly[5];


--GE1L745 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1921~735
--operation mode is normal

GE1L745 = (GE1L645 # GE1L245 & (GE1L474 # GE1L174)) & CASCADE(GE1L7301);


--GE1L483 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~0
--operation mode is normal

GE1L483 = GE1L647 & GE1L783 & GE1L683 & GE1L893;

--GE1L883 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1799~182
--operation mode is normal

GE1L883 = GE1L647 & GE1L783 & GE1L683 & GE1L893;


--GE1L824 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1817~972
--operation mode is normal

GE1L824 = GE1L134 # GE1_ring_data[5] & (GE1L444 # !GE1L483);


--GE1L924 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1817~973
--operation mode is normal

GE1L924 = GE1L257 & GE1_flagged_rl_compr_dly[8] & !GE1L357 # !GE1L257 & GE1_flagged_rl_compr_dly[9];


--GE1L034 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1817~974
--operation mode is normal

GE1L034 = GE1L157 & GE1L483 & (GE1L234 # GE1L924);


--GE1L865 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1925~716
--operation mode is normal

GE1L865 = (GE1L347 & (GE1L824 # GE1L034) # !GE1L347 & GE1_flagged_rl_compr_dly[0]) & CASCADE(GE1L484);


--GE1L555 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1923~922
--operation mode is normal

GE1L555 = GE1_flagged_rl_compr_dly[4] & GE1_j_dly[0] & GE1L615 & GE1L279;


--GE1L655 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1923~923
--operation mode is normal

GE1L655 = GE1_flagged_rl_compr_dly[5] & GE1L615 & GE1L279 & !GE1_j_dly[0];


--GE1L755 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1923~924
--operation mode is normal

GE1L755 = GE1L555 # GE1L655 # GE1_flagged_rl_compr_dly[3] & GE1L075;


--GE1L114 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1008
--operation mode is normal

GE1L114 = GE1_flagged_rl_compr_dly[1] & (GE1L193 # GE1_flagged_rl_compr_dly[0] & GE1L304) # !GE1_flagged_rl_compr_dly[1] & GE1_flagged_rl_compr_dly[0] & GE1L304;


--GE1L214 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1009
--operation mode is normal

GE1L214 = GE1L114 # GE1_flagged_rl_compr_dly[2] & GE1L379 & GE1L0301;


--GE1L855 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1923~926
--operation mode is normal

GE1L855 = (GE1L755 # GE1L384 & (GE1L714 # GE1L214)) & CASCADE(GE1L394);


--GE1L073 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1773~1026
--operation mode is normal

GE1L073 = GE1L547 & GE1_flagged_rl_compr_dly[5] & !GE1L647 # !GE1L547 & GE1_flagged_rl_compr_dly[6];


--GE1L173 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1773~1027
--operation mode is normal

GE1L173 = GE1L747 & GE1_flagged_rl_compr_dly[3] & !GE1L847 # !GE1L747 & GE1_flagged_rl_compr_dly[4];


--GE1L625 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~858
--operation mode is normal

GE1L625 = (GE1L073 # GE1L573 & (GE1L373 # GE1L173)) & CASCADE(GE1L525);


--GE1L525 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~857
--operation mode is normal

GE1L525 = GE1_j_dly[0] & GE1_j_dly[1] # !GE1L615 # !GE1_j_dly[2];


--FE2_fadc_peak[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[0]
--operation mode is normal

FE2_fadc_peak[0]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_peak0[1] # !FE2_fadc_peak0[9] & FE2_fadc_peak0[0]);
FE2_fadc_peak[0] = DFFE(FE2_fadc_peak[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_fadc_peak[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[8]
--operation mode is normal

FE2_fadc_peak[8]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[8] # FE2_fadc_peak0[9]);
FE2_fadc_peak[8] = DFFE(FE2_fadc_peak[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_fadc_prepeak[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[7]
--operation mode is normal

FE2_fadc_prepeak[7]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_prepeak0[8] # !FE2_fadc_peak0[9] & FE2_fadc_prepeak0[7]);
FE2_fadc_prepeak[7] = DFFE(FE2_fadc_prepeak[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--HE2_header_compr[89] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[89]
--operation mode is normal

HE2_header_compr[89]_lut_out = XD2_header_1.trigger_word[7] & (XD2_header_0.trigger_word[7] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[7] & XD2_header_0.trigger_word[7] & !XD2_rd_ptr[0];
HE2_header_compr[89] = DFFE(HE2_header_compr[89]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[1]
--operation mode is normal

HE2_header_compr[1]_lut_out = XD2_header_1.chargestamp[1] & (XD2_header_0.chargestamp[1] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[1] & XD2_header_0.chargestamp[1] & !XD2_rd_ptr[0];
HE2_header_compr[1] = DFFE(HE2_header_compr[1]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[97] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[97]
--operation mode is normal

HE2_header_compr[97]_lut_out = XD2_header_1.timestamp[33] & (XD2_header_0.timestamp[33] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[33] & XD2_header_0.timestamp[33] & !XD2_rd_ptr[0];
HE2_header_compr[97] = DFFE(HE2_header_compr[97]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L791 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i278~605
--operation mode is normal

HE2L791 = HE2_header_compr[1] & (HE2L012 # HE2_header_compr[97] & !HE2L922) # !HE2_header_compr[1] & HE2_header_compr[97] & !HE2L922;


--HE2_header_compr[105] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[105]
--operation mode is normal

HE2_header_compr[105]_lut_out = XD2_header_1.timestamp[41] & (XD2_header_0.timestamp[41] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[41] & XD2_header_0.timestamp[41] & !XD2_rd_ptr[0];
HE2_header_compr[105] = DFFE(HE2_header_compr[105]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L891 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i278~606
--operation mode is normal

HE2L891 = HE2_header_compr[105] & HE2L922 & !HE2L032;


--HE2L991 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i278~608
--operation mode is normal

HE2L991 = (HE2L822 & (HE2L791 # HE2L891) # !HE2L822 & HE2_header_compr[89]) & CASCADE(HE2L112);


--GE2L693 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1009
--operation mode is normal

GE2L693 = GE2L847 & GE2_flagged_rl_compr_dly[3] & !GE2L947 # !GE2L847 & GE2_flagged_rl_compr_dly[4];


--GE2L793 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1010
--operation mode is normal

GE2L793 = GE2L779 & (GE2L879 & GE2_flagged_rl_compr_dly[0] # !GE2L879 & GE2_ring_data[11]) # !GE2L779 & GE2_ring_data[11];


--GE2L893 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1011
--operation mode is normal

GE2L893 = GE2_flagged_rl_compr_dly[1] & (GE2L163 # GE2L093 & GE2L793) # !GE2_flagged_rl_compr_dly[1] & GE2L093 & GE2L793;


--GE2L993 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1012
--operation mode is normal

GE2L993 = GE2_flagged_rl_compr_dly[2] & GE2_j_dly[0] & GE2L579 & !GE2_j_dly[2];


--GE2L004 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1811~1014
--operation mode is normal

GE2L004 = (GE2L693 # GE2L673 & (GE2L893 # GE2L993)) & CASCADE(GE2L034);


--GE2L813 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1698~1079
--operation mode is normal

GE2L813 = GE2L157 & GE2_flagged_rl_compr_dly[5] & !GE2L257 # !GE2L157 & GE2_flagged_rl_compr_dly[6];


--GE2L913 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1698~1080
--operation mode is normal

GE2L913 = GE2L357 & GE2_flagged_rl_compr_dly[3] & !GE2L457 # !GE2L357 & GE2_flagged_rl_compr_dly[4];


--GE2L305 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1913~679
--operation mode is normal

GE2L305 = (GE2L813 # GE2L983 & (GE2L123 # GE2L913)) & CASCADE(GE2L216);


--GE2L845 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1921~731
--operation mode is normal

GE2L845 = GE2_flagged_rl_compr_dly[6] & (GE2L145 # GE2L245 & !GE2L347) # !GE2_flagged_rl_compr_dly[6] & GE2L245 & !GE2L347;


--GE2L945 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1921~732
--operation mode is normal

GE2L945 = GE2L845 # GE2_flagged_rl_compr_dly[8] & GE2L479 & GE2L984;


--GE2L474 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~1137
--operation mode is normal

GE2L474 = GE2L547 & GE2_flagged_rl_compr_dly[4] & !GE2L647 # !GE2L547 & GE2_flagged_rl_compr_dly[5];


--GE2L055 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1921~734
--operation mode is normal

GE2L055 = (GE2L945 # GE2L645 & (GE2L874 # GE2L474)) & CASCADE(GE2L9301);


--GE2L783 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~0
--operation mode is normal

GE2L783 = GE2L947 & GE2L093 & GE2L983 & GE2L104;

--GE2L193 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1799~182
--operation mode is normal

GE2L193 = GE2L947 & GE2L093 & GE2L983 & GE2L104;


--GE2L134 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1817~972
--operation mode is normal

GE2L134 = GE2L434 # GE2_ring_data[5] & (GE2L744 # !GE2L783);


--GE2L234 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1817~973
--operation mode is normal

GE2L234 = GE2L457 & GE2_flagged_rl_compr_dly[8] & !GE2L557 # !GE2L457 & GE2_flagged_rl_compr_dly[9];


--GE2L334 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1817~974
--operation mode is normal

GE2L334 = GE2L357 & GE2L783 & (GE2L534 # GE2L234);


--GE2L175 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1925~716
--operation mode is normal

GE2L175 = (GE2L647 & (GE2L134 # GE2L334) # !GE2L647 & GE2_flagged_rl_compr_dly[0]) & CASCADE(GE2L884);


--GE2L855 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1923~922
--operation mode is normal

GE2L855 = GE2_flagged_rl_compr_dly[4] & GE2_j_dly[0] & GE2L025 & GE2L189;


--GE2L955 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1923~923
--operation mode is normal

GE2L955 = GE2_flagged_rl_compr_dly[5] & GE2L025 & GE2L189 & !GE2_j_dly[0];


--GE2L065 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1923~924
--operation mode is normal

GE2L065 = GE2L855 # GE2L955 # GE2_flagged_rl_compr_dly[3] & GE2L375;


--GE2L414 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1008
--operation mode is normal

GE2L414 = GE2_flagged_rl_compr_dly[1] & (GE2L493 # GE2_flagged_rl_compr_dly[0] & GE2L604) # !GE2_flagged_rl_compr_dly[1] & GE2_flagged_rl_compr_dly[0] & GE2L604;


--GE2L514 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1009
--operation mode is normal

GE2L514 = GE2L414 # GE2_flagged_rl_compr_dly[2] & !GE2L647;


--GE2L165 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1923~926
--operation mode is normal

GE2L165 = (GE2L065 # GE2L784 & (GE2L024 # GE2L514)) & CASCADE(GE2L794);


--GE2L173 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1773~1026
--operation mode is normal

GE2L173 = GE2L847 & GE2_flagged_rl_compr_dly[5] & !GE2L947 # !GE2L847 & GE2_flagged_rl_compr_dly[6];


--GE2L273 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1773~1027
--operation mode is normal

GE2L273 = GE2_flagged_rl_compr_dly[3] & (GE2L163 # GE2_flagged_rl_compr_dly[4] & !GE2L057) # !GE2_flagged_rl_compr_dly[3] & GE2_flagged_rl_compr_dly[4] & !GE2L057;


--GE2L035 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~858
--operation mode is normal

GE2L035 = (GE2L173 # GE2L673 & (GE2L473 # GE2L273)) & CASCADE(GE2L925);


--GE2L925 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~857
--operation mode is normal

GE2L925 = GE2_j_dly[0] & GE2_j_dly[1] # !GE2L025 # !GE2_j_dly[2];


--FE1_fadc_peak[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[1]
--operation mode is normal

FE1_fadc_peak[1]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_peak0[2] # !FE1_fadc_peak0[9] & FE1_fadc_peak0[1]);
FE1_fadc_peak[1] = DFFE(FE1_fadc_peak[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_fadc_prepeak[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[0]
--operation mode is normal

FE1_fadc_prepeak[0]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_prepeak0[1] # !FE1_fadc_peak0[9] & FE1_fadc_prepeak0[0]);
FE1_fadc_prepeak[0] = DFFE(FE1_fadc_prepeak[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_fadc_postpeak[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[2]
--operation mode is normal

FE1_fadc_postpeak[2]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_postpeak0[3] # !FE1_fadc_peak0[9] & FE1_fadc_postpeak0[2]);
FE1_fadc_postpeak[2] = DFFE(FE1_fadc_postpeak[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_fadc_prepeak[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[8]
--operation mode is normal

FE1_fadc_prepeak[8]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_prepeak0[9] # !FE1_fadc_peak0[9] & FE1_fadc_prepeak0[8]);
FE1_fadc_prepeak[8] = DFFE(FE1_fadc_prepeak[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE2_fadc_peak[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[1]
--operation mode is normal

FE2_fadc_peak[1]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_peak0[2] # !FE2_fadc_peak0[9] & FE2_fadc_peak0[1]);
FE2_fadc_peak[1] = DFFE(FE2_fadc_peak[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_fadc_prepeak[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[0]
--operation mode is normal

FE2_fadc_prepeak[0]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_prepeak0[1] # !FE2_fadc_peak0[9] & FE2_fadc_prepeak0[0]);
FE2_fadc_prepeak[0] = DFFE(FE2_fadc_prepeak[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_fadc_postpeak[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[2]
--operation mode is normal

FE2_fadc_postpeak[2]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_postpeak0[3] # !FE2_fadc_peak0[9] & FE2_fadc_postpeak0[2]);
FE2_fadc_postpeak[2] = DFFE(FE2_fadc_postpeak[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_fadc_prepeak[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[8]
--operation mode is normal

FE2_fadc_prepeak[8]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_prepeak0[9] # !FE2_fadc_peak0[9] & FE2_fadc_prepeak0[8]);
FE2_fadc_prepeak[8] = DFFE(FE2_fadc_prepeak[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--HE1_header_compr[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[3]
--operation mode is normal

HE1_header_compr[3]_lut_out = XD1_header_1.chargestamp[3] & (XD1_header_0.chargestamp[3] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[3] & XD1_header_0.chargestamp[3] & !XD1_rd_ptr[0];
HE1_header_compr[3] = DFFE(HE1_header_compr[3]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[107] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[107]
--operation mode is normal

HE1_header_compr[107]_lut_out = XD1_header_1.timestamp[43] & (XD1_header_0.timestamp[43] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[43] & XD1_header_0.timestamp[43] & !XD1_rd_ptr[0];
HE1_header_compr[107] = DFFE(HE1_header_compr[107]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L514 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11005
--operation mode is normal

HE1L514 = (HE1_header_compr[3] & (HE1L414 # HE1_header_compr[107] & !HE1L322) # !HE1_header_compr[3] & HE1_header_compr[107] & !HE1L322) & CASCADE(HE1L224);


--HE1_header_compr[51] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[51]
--operation mode is normal

HE1_header_compr[51]_lut_out = XD1_header_1.timestamp[19] & (XD1_header_0.timestamp[19] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[19] & XD1_header_0.timestamp[19] & !XD1_rd_ptr[0];
HE1_header_compr[51] = DFFE(HE1_header_compr[51]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L614 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11006
--operation mode is normal

HE1L614 = (HE1_header_compr[51] & HE1L212 & HE1L112 & HE1L91Q) & CASCADE(HE1L324);


--FE1_fadc_prepeak[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[1]
--operation mode is normal

FE1_fadc_prepeak[1]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_prepeak0[2] # !FE1_fadc_peak0[9] & FE1_fadc_prepeak0[1]);
FE1_fadc_prepeak[1] = DFFE(FE1_fadc_prepeak[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_peak_sample_number[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[0]
--operation mode is normal

FE1_peak_sample_number[0]_lut_out = FE1_charge_stamp_generator_state & R62_sload_path[0];
FE1_peak_sample_number[0] = DFFE(FE1_peak_sample_number[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_peak[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[2]
--operation mode is normal

FE1_fadc_peak[2]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_peak0[3] # !FE1_fadc_peak0[9] & FE1_fadc_peak0[2]);
FE1_fadc_peak[2] = DFFE(FE1_fadc_peak[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE2_fadc_peak[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[2]
--operation mode is normal

FE2_fadc_peak[2]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_peak0[3] # !FE2_fadc_peak0[9] & FE2_fadc_peak0[2]);
FE2_fadc_peak[2] = DFFE(FE2_fadc_peak[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_fadc_prepeak[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[1]
--operation mode is normal

FE2_fadc_prepeak[1]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_prepeak0[2] # !FE2_fadc_peak0[9] & FE2_fadc_prepeak0[1]);
FE2_fadc_prepeak[1] = DFFE(FE2_fadc_prepeak[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_fadc_postpeak[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[3]
--operation mode is normal

FE2_fadc_postpeak[3]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_postpeak0[4] # !FE2_fadc_peak0[9] & FE2_fadc_postpeak0[3]);
FE2_fadc_postpeak[3] = DFFE(FE2_fadc_postpeak[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_peak_sample_number[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[0]
--operation mode is normal

FE2_peak_sample_number[0]_lut_out = FE2_charge_stamp_generator_state & R23_sload_path[0];
FE2_peak_sample_number[0] = DFFE(FE2_peak_sample_number[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE1_fadc_peak[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[3]
--operation mode is normal

FE1_fadc_peak[3]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_peak0[4] # !FE1_fadc_peak0[9] & FE1_fadc_peak0[3]);
FE1_fadc_peak[3] = DFFE(FE1_fadc_peak[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_fadc_prepeak[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[2]
--operation mode is normal

FE1_fadc_prepeak[2]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_prepeak0[3] # !FE1_fadc_peak0[9] & FE1_fadc_prepeak0[2]);
FE1_fadc_prepeak[2] = DFFE(FE1_fadc_prepeak[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_peak_sample_number[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[1]
--operation mode is normal

FE1_peak_sample_number[1]_lut_out = FE1_charge_stamp_generator_state & R62_sload_path[1];
FE1_peak_sample_number[1] = DFFE(FE1_peak_sample_number[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_postpeak[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[4]
--operation mode is normal

FE1_fadc_postpeak[4]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_postpeak0[5] # !FE1_fadc_peak0[9] & FE1_fadc_postpeak0[4]);
FE1_fadc_postpeak[4] = DFFE(FE1_fadc_postpeak[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE2_fadc_peak[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[3]
--operation mode is normal

FE2_fadc_peak[3]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_peak0[4] # !FE2_fadc_peak0[9] & FE2_fadc_peak0[3]);
FE2_fadc_peak[3] = DFFE(FE2_fadc_peak[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_fadc_prepeak[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[2]
--operation mode is normal

FE2_fadc_prepeak[2]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_prepeak0[3] # !FE2_fadc_peak0[9] & FE2_fadc_prepeak0[2]);
FE2_fadc_prepeak[2] = DFFE(FE2_fadc_prepeak[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_peak_sample_number[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[1]
--operation mode is normal

FE2_peak_sample_number[1]_lut_out = FE2_charge_stamp_generator_state & R23_sload_path[1];
FE2_peak_sample_number[1] = DFFE(FE2_peak_sample_number[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_postpeak[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[4]
--operation mode is normal

FE2_fadc_postpeak[4]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_postpeak0[5] # !FE2_fadc_peak0[9] & FE2_fadc_postpeak0[4]);
FE2_fadc_postpeak[4] = DFFE(FE2_fadc_postpeak[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE1_fadc_peak[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[4]
--operation mode is normal

FE1_fadc_peak[4]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_peak0[5] # !FE1_fadc_peak0[9] & FE1_fadc_peak0[4]);
FE1_fadc_peak[4] = DFFE(FE1_fadc_peak[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_fadc_prepeak[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[3]
--operation mode is normal

FE1_fadc_prepeak[3]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_prepeak0[4] # !FE1_fadc_peak0[9] & FE1_fadc_prepeak0[3]);
FE1_fadc_prepeak[3] = DFFE(FE1_fadc_prepeak[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_peak_sample_number[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[2]
--operation mode is normal

FE1_peak_sample_number[2]_lut_out = FE1_charge_stamp_generator_state & R62_sload_path[2];
FE1_peak_sample_number[2] = DFFE(FE1_peak_sample_number[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_postpeak[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[5]
--operation mode is normal

FE1_fadc_postpeak[5]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_postpeak0[6] # !FE1_fadc_peak0[9] & FE1_fadc_postpeak0[5]);
FE1_fadc_postpeak[5] = DFFE(FE1_fadc_postpeak[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE2_fadc_peak[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[4]
--operation mode is normal

FE2_fadc_peak[4]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_peak0[5] # !FE2_fadc_peak0[9] & FE2_fadc_peak0[4]);
FE2_fadc_peak[4] = DFFE(FE2_fadc_peak[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_fadc_prepeak[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[3]
--operation mode is normal

FE2_fadc_prepeak[3]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_prepeak0[4] # !FE2_fadc_peak0[9] & FE2_fadc_prepeak0[3]);
FE2_fadc_prepeak[3] = DFFE(FE2_fadc_prepeak[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_peak_sample_number[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[2]
--operation mode is normal

FE2_peak_sample_number[2]_lut_out = FE2_charge_stamp_generator_state & R23_sload_path[2];
FE2_peak_sample_number[2] = DFFE(FE2_peak_sample_number[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_postpeak[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[5]
--operation mode is normal

FE2_fadc_postpeak[5]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_postpeak0[6] # !FE2_fadc_peak0[9] & FE2_fadc_postpeak0[5]);
FE2_fadc_postpeak[5] = DFFE(FE2_fadc_postpeak[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE1_fadc_peak[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[5]
--operation mode is normal

FE1_fadc_peak[5]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_peak0[6] # !FE1_fadc_peak0[9] & FE1_fadc_peak0[5]);
FE1_fadc_peak[5] = DFFE(FE1_fadc_peak[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_fadc_prepeak[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[4]
--operation mode is normal

FE1_fadc_prepeak[4]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_prepeak0[5] # !FE1_fadc_peak0[9] & FE1_fadc_prepeak0[4]);
FE1_fadc_prepeak[4] = DFFE(FE1_fadc_prepeak[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--HE1_header_compr[54] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[54]
--operation mode is normal

HE1_header_compr[54]_lut_out = XD1_header_1.timestamp[22] & (XD1_header_0.timestamp[22] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[22] & XD1_header_0.timestamp[22] & !XD1_rd_ptr[0];
HE1_header_compr[54] = DFFE(HE1_header_compr[54]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[62] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[62]
--operation mode is normal

HE1_header_compr[62]_lut_out = XD1_header_1.timestamp[30] & (XD1_header_0.timestamp[30] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[30] & XD1_header_0.timestamp[30] & !XD1_rd_ptr[0];
HE1_header_compr[62] = DFFE(HE1_header_compr[62]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L561 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i273~524
--operation mode is normal

HE1L561 = HE1L612 & HE1_header_compr[62] & !HE1L712 # !HE1L612 & HE1_header_compr[54];


--HE1_header_compr[86] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[86]
--operation mode is normal

HE1_header_compr[86]_lut_out = XD1_header_1.trigger_word[4] & (XD1_header_0.trigger_word[4] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[4] & XD1_header_0.trigger_word[4] & !XD1_rd_ptr[0];
HE1_header_compr[86] = DFFE(HE1_header_compr[86]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L661 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i273~525
--operation mode is normal

HE1L661 = HE1_header_compr[86] & HE1L812 & HE1L912 & !HE1L022;


--HE1_header_compr[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[6]
--operation mode is normal

HE1_header_compr[6]_lut_out = XD1_header_1.chargestamp[6] & (XD1_header_0.chargestamp[6] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[6] & XD1_header_0.chargestamp[6] & !XD1_rd_ptr[0];
HE1_header_compr[6] = DFFE(HE1_header_compr[6]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L761 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i273~526
--operation mode is normal

HE1L761 = HE1_header_compr[6] & HE1L414 & (HE1_ram_address_header[2] # !HE1L153);


--HE1_header_compr[102] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[102]
--operation mode is normal

HE1_header_compr[102]_lut_out = XD1_header_1.timestamp[38] & (XD1_header_0.timestamp[38] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[38] & XD1_header_0.timestamp[38] & !XD1_rd_ptr[0];
HE1_header_compr[102] = DFFE(HE1_header_compr[102]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[110] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[110]
--operation mode is normal

HE1_header_compr[110]_lut_out = XD1_header_1.timestamp[46] & (XD1_header_0.timestamp[46] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[46] & XD1_header_0.timestamp[46] & !XD1_rd_ptr[0];
HE1_header_compr[110] = DFFE(HE1_header_compr[110]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L861 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i273~527
--operation mode is normal

HE1L861 = HE1L222 & HE1_header_compr[110] & !HE1L322 # !HE1L222 & HE1_header_compr[102];


--HE1L961 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i273~528
--operation mode is normal

HE1L961 = HE1L661 # HE1L081 & (HE1L761 # HE1L861);


--HE1_header_compr[70] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[70]
--operation mode is normal

HE1_header_compr[70]_lut_out = HE1_hit_size_in_header[6];
HE1_header_compr[70] = DFFE(HE1_header_compr[70]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[78] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[78]
--operation mode is normal

HE1_header_compr[78]_lut_out = XD1_header_1.ATWDavail & (XD1_header_0.ATWDavail # XD1_rd_ptr[0]) # !XD1_header_1.ATWDavail & XD1_header_0.ATWDavail & !XD1_rd_ptr[0];
HE1_header_compr[78] = DFFE(HE1_header_compr[78]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L071 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i273~529
--operation mode is normal

HE1L071 = HE1L812 & HE1_header_compr[78] & !HE1L912 # !HE1L812 & HE1_header_compr[70];


--HE1L714 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11007
--operation mode is normal

HE1L714 = (HE1L561 # HE1L002 & (HE1L961 # HE1L071)) & CASCADE(HE1L424);


--FE1_peak_sample_number[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[3]
--operation mode is normal

FE1_peak_sample_number[3]_lut_out = FE1_charge_stamp_generator_state & R62_sload_path[3];
FE1_peak_sample_number[3] = DFFE(FE1_peak_sample_number[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE2_fadc_peak[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[5]
--operation mode is normal

FE2_fadc_peak[5]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_peak0[6] # !FE2_fadc_peak0[9] & FE2_fadc_peak0[5]);
FE2_fadc_peak[5] = DFFE(FE2_fadc_peak[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_fadc_prepeak[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[4]
--operation mode is normal

FE2_fadc_prepeak[4]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_prepeak0[5] # !FE2_fadc_peak0[9] & FE2_fadc_prepeak0[4]);
FE2_fadc_prepeak[4] = DFFE(FE2_fadc_prepeak[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--HE2_header_compr[54] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[54]
--operation mode is normal

HE2_header_compr[54]_lut_out = XD2_header_1.timestamp[22] & (XD2_header_0.timestamp[22] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[22] & XD2_header_0.timestamp[22] & !XD2_rd_ptr[0];
HE2_header_compr[54] = DFFE(HE2_header_compr[54]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[62] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[62]
--operation mode is normal

HE2_header_compr[62]_lut_out = XD2_header_1.timestamp[30] & (XD2_header_0.timestamp[30] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[30] & XD2_header_0.timestamp[30] & !XD2_rd_ptr[0];
HE2_header_compr[62] = DFFE(HE2_header_compr[62]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L171 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i273~523
--operation mode is normal

HE2L171 = HE2L322 & HE2_header_compr[62] & !HE2L422 # !HE2L322 & HE2_header_compr[54];


--HE2_header_compr[86] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[86]
--operation mode is normal

HE2_header_compr[86]_lut_out = XD2_header_1.trigger_word[4] & (XD2_header_0.trigger_word[4] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[4] & XD2_header_0.trigger_word[4] & !XD2_rd_ptr[0];
HE2_header_compr[86] = DFFE(HE2_header_compr[86]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L271 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i273~524
--operation mode is normal

HE2L271 = HE2_header_compr[86] & HE2L522 & HE2L622 & !HE2L722;


--HE2_header_compr[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[6]
--operation mode is normal

HE2_header_compr[6]_lut_out = XD2_header_1.chargestamp[6] & (XD2_header_0.chargestamp[6] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[6] & XD2_header_0.chargestamp[6] & !XD2_rd_ptr[0];
HE2_header_compr[6] = DFFE(HE2_header_compr[6]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[102] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[102]
--operation mode is normal

HE2_header_compr[102]_lut_out = XD2_header_1.timestamp[38] & (XD2_header_0.timestamp[38] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[38] & XD2_header_0.timestamp[38] & !XD2_rd_ptr[0];
HE2_header_compr[102] = DFFE(HE2_header_compr[102]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L371 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i273~525
--operation mode is normal

HE2L371 = HE2_header_compr[6] & (HE2L012 # HE2_header_compr[102] & !HE2L922) # !HE2_header_compr[6] & HE2_header_compr[102] & !HE2L922;


--HE2_header_compr[110] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[110]
--operation mode is normal

HE2_header_compr[110]_lut_out = XD2_header_1.timestamp[46] & (XD2_header_0.timestamp[46] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[46] & XD2_header_0.timestamp[46] & !XD2_rd_ptr[0];
HE2_header_compr[110] = DFFE(HE2_header_compr[110]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L471 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i273~526
--operation mode is normal

HE2L471 = HE2_header_compr[110] & HE2L922 & !HE2L032;


--HE2L571 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i273~527
--operation mode is normal

HE2L571 = HE2L271 # HE2L581 & (HE2L371 # HE2L471);


--HE2_header_compr[70] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[70]
--operation mode is normal

HE2_header_compr[70]_lut_out = HE2_hit_size_in_header[6];
HE2_header_compr[70] = DFFE(HE2_header_compr[70]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[78] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[78]
--operation mode is normal

HE2_header_compr[78]_lut_out = XD2_header_1.ATWDavail & (XD2_header_0.ATWDavail # XD2_rd_ptr[0]) # !XD2_header_1.ATWDavail & XD2_header_0.ATWDavail & !XD2_rd_ptr[0];
HE2_header_compr[78] = DFFE(HE2_header_compr[78]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L671 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i273~528
--operation mode is normal

HE2L671 = HE2L522 & HE2_header_compr[78] & !HE2L622 # !HE2L522 & HE2_header_compr[70];


--HE2L114 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10909
--operation mode is normal

HE2L114 = (HE2L171 # HE2L002 & (HE2L571 # HE2L671)) & CASCADE(HE2L614);


--FE2_peak_sample_number[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_sample_number[3]
--operation mode is normal

FE2_peak_sample_number[3]_lut_out = FE2_charge_stamp_generator_state & R23_sload_path[3];
FE2_peak_sample_number[3] = DFFE(FE2_peak_sample_number[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--HE1_header_compr[47] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[47]
--operation mode is normal

HE1_header_compr[47]_lut_out = XD1_header_1.timestamp[15] & (XD1_header_0.timestamp[15] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[15] & XD1_header_0.timestamp[15] & !XD1_rd_ptr[0];
HE1_header_compr[47] = DFFE(HE1_header_compr[47]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L014 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10999
--operation mode is normal

HE1L014 = HE1_header_compr[47] & HE1L312 & HE1L412 & !HE1L512;


--HE1_header_compr[31] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[31]
--operation mode is normal

HE1_header_compr[31]_lut_out = XD1_header_1.chargestamp[31] & (XD1_header_0.chargestamp[31] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[31] & XD1_header_0.chargestamp[31] & !XD1_rd_ptr[0];
HE1_header_compr[31] = DFFE(HE1_header_compr[31]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[39] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[39]
--operation mode is normal

HE1_header_compr[39]_lut_out = XD1_header_1.timestamp[7] & (XD1_header_0.timestamp[7] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[7] & XD1_header_0.timestamp[7] & !XD1_rd_ptr[0];
HE1_header_compr[39] = DFFE(HE1_header_compr[39]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L114 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11000
--operation mode is normal

HE1L114 = HE1L312 & HE1_header_compr[39] & !HE1L412 # !HE1L312 & HE1_header_compr[31];


--HE1_header_compr[55] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[55]
--operation mode is normal

HE1_header_compr[55]_lut_out = XD1_header_1.timestamp[23] & (XD1_header_0.timestamp[23] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[23] & XD1_header_0.timestamp[23] & !XD1_rd_ptr[0];
HE1_header_compr[55] = DFFE(HE1_header_compr[55]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L214 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11001
--operation mode is normal

HE1L214 = HE1L014 # HE1L114 # HE1_header_compr[55] & HE1L173;


--HE1_header_compr[63] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[63]
--operation mode is normal

HE1_header_compr[63]_lut_out = XD1_header_1.timestamp[31] & (XD1_header_0.timestamp[31] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[31] & XD1_header_0.timestamp[31] & !XD1_rd_ptr[0];
HE1_header_compr[63] = DFFE(HE1_header_compr[63]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[71] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[71]
--operation mode is normal

HE1_header_compr[71]_lut_out = HE1_hit_size_in_header[7];
HE1_header_compr[71] = DFFE(HE1_header_compr[71]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L051 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i264~586
--operation mode is normal

HE1L051 = HE1L712 & HE1_header_compr[71] & !HE1L812 # !HE1L712 & HE1_header_compr[63];


--HE1_header_compr[79] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[79]
--operation mode is normal

HE1_header_compr[79]_lut_out = XD1_header_1.FADCavail & (XD1_header_0.FADCavail # XD1_rd_ptr[0]) # !XD1_header_1.FADCavail & XD1_header_0.FADCavail & !XD1_rd_ptr[0];
HE1_header_compr[79] = DFFE(HE1_header_compr[79]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L151 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i264~587
--operation mode is normal

HE1L151 = HE1L051 # HE1_header_compr[79] & HE1L712 & HE1L991;


--HE1L814 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~11008
--operation mode is normal

HE1L814 = (HE1L214 # HE1L763 & (HE1L551 # HE1L151)) & CASCADE(HE1L524);


--FE1_fadc_peak[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[6]
--operation mode is normal

FE1_fadc_peak[6]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_peak0[7] # !FE1_fadc_peak0[9] & FE1_fadc_peak0[6]);
FE1_fadc_peak[6] = DFFE(FE1_fadc_peak[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_fadc_prepeak[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[5]
--operation mode is normal

FE1_fadc_prepeak[5]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_prepeak0[6] # !FE1_fadc_peak0[9] & FE1_fadc_prepeak0[5]);
FE1_fadc_prepeak[5] = DFFE(FE1_fadc_prepeak[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE2_fadc_peak[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak[6]
--operation mode is normal

FE2_fadc_peak[6]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_peak0[7] # !FE2_fadc_peak0[9] & FE2_fadc_peak0[6]);
FE2_fadc_peak[6] = DFFE(FE2_fadc_peak[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE2_fadc_prepeak[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak[5]
--operation mode is normal

FE2_fadc_prepeak[5]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_prepeak0[6] # !FE2_fadc_peak0[9] & FE2_fadc_prepeak0[5]);
FE2_fadc_prepeak[5] = DFFE(FE2_fadc_prepeak[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--HE2_header_compr[63] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[63]
--operation mode is normal

HE2_header_compr[63]_lut_out = XD2_header_1.timestamp[31] & (XD2_header_0.timestamp[31] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[31] & XD2_header_0.timestamp[31] & !XD2_rd_ptr[0];
HE2_header_compr[63] = DFFE(HE2_header_compr[63]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2_header_compr[71] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[71]
--operation mode is normal

HE2_header_compr[71]_lut_out = HE2_hit_size_in_header[7];
HE2_header_compr[71] = DFFE(HE2_header_compr[71]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L051 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~585
--operation mode is normal

HE2L051 = HE2L422 & HE2_header_compr[71] & !HE2L522 # !HE2L422 & HE2_header_compr[63];


--HE2_header_compr[79] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[79]
--operation mode is normal

HE2_header_compr[79]_lut_out = XD2_header_1.FADCavail & (XD2_header_0.FADCavail # XD2_rd_ptr[0]) # !XD2_header_1.FADCavail & XD2_header_0.FADCavail & !XD2_rd_ptr[0];
HE2_header_compr[79] = DFFE(HE2_header_compr[79]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L151 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~586
--operation mode is normal

HE2L151 = HE2L051 # HE2_header_compr[79] & HE2L802;


--HE2_header_compr[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[7]
--operation mode is normal

HE2_header_compr[7]_lut_out = XD2_header_1.chargestamp[7] & (XD2_header_0.chargestamp[7] # XD2_rd_ptr[0]) # !XD2_header_1.chargestamp[7] & XD2_header_0.chargestamp[7] & !XD2_rd_ptr[0];
HE2_header_compr[7] = DFFE(HE2_header_compr[7]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L251 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~587
--operation mode is normal

HE2L251 = HE2_header_compr[7] & HE2L922 & HE2L132 & HE2L032;


--HE2_header_compr[103] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[103]
--operation mode is normal

HE2_header_compr[103]_lut_out = XD2_header_1.timestamp[39] & (XD2_header_0.timestamp[39] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[39] & XD2_header_0.timestamp[39] & !XD2_rd_ptr[0];
HE2_header_compr[103] = DFFE(HE2_header_compr[103]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L351 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~588
--operation mode is normal

HE2L351 = HE2_header_compr[103] & HE2L193 & HE2_ram_address_header[1] & !HE2_ram_address_header[2];


--HE2_header_compr[111] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[111]
--operation mode is normal

HE2_header_compr[111]_lut_out = XD2_header_1.timestamp[47] & (XD2_header_0.timestamp[47] # XD2_rd_ptr[0]) # !XD2_header_1.timestamp[47] & XD2_header_0.timestamp[47] & !XD2_rd_ptr[0];
HE2_header_compr[111] = DFFE(HE2_header_compr[111]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L451 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~589
--operation mode is normal

HE2L451 = HE2_header_compr[111] & HE2L922 & !HE2L032;


--HE2L551 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~590
--operation mode is normal

HE2L551 = HE2L761 & (HE2L251 # HE2L351 # HE2L451);


--HE2_header_compr[87] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[87]
--operation mode is normal

HE2_header_compr[87]_lut_out = XD2_header_1.trigger_word[5] & (XD2_header_0.trigger_word[5] # XD2_rd_ptr[0]) # !XD2_header_1.trigger_word[5] & XD2_header_0.trigger_word[5] & !XD2_rd_ptr[0];
HE2_header_compr[87] = DFFE(HE2_header_compr[87]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE2L03);


--HE2L651 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i264~591
--operation mode is normal

HE2L651 = HE2L722 & HE2_header_compr[75] & !HE2L822 # !HE2L722 & HE2_header_compr[87];


--HE2L214 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i~10910
--operation mode is normal

HE2L214 = (HE2L151 # HE2L561 & (HE2L551 # HE2L651)) & CASCADE(HE2L714);


--FE2_peak_range is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_range
--operation mode is normal

FE2_peak_range_lut_out = FE2_fadc_peak0[9] & FE2_charge_stamp_generator_state;
FE2_peak_range = DFFE(FE2_peak_range_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--J1L49 is rate_meters:inst_rate_meters|i401~0
--operation mode is normal

J1L49 = L1_RM_ctrl_local.rm_rate_enable[0] & R93_q[5] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L341);


--J1L79 is rate_meters:inst_rate_meters|i404~0
--operation mode is normal

J1L79 = L1_RM_ctrl_local.rm_rate_enable[0] & R93_q[2] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L341);


--J1L69 is rate_meters:inst_rate_meters|i403~0
--operation mode is normal

J1L69 = L1_RM_ctrl_local.rm_rate_enable[0] & R93_q[3] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L341);


--J1L59 is rate_meters:inst_rate_meters|i402~0
--operation mode is normal

J1L59 = L1_RM_ctrl_local.rm_rate_enable[0] & R93_q[4] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L341);


--J1L99 is rate_meters:inst_rate_meters|i406~0
--operation mode is normal

J1L99 = L1_RM_ctrl_local.rm_rate_enable[0] & R93_q[0] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L341);


--J1L89 is rate_meters:inst_rate_meters|i405~0
--operation mode is normal

J1L89 = L1_RM_ctrl_local.rm_rate_enable[0] & R93_q[1] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L341);


--J1L87 is rate_meters:inst_rate_meters|i336~0
--operation mode is normal

J1L87 = L1_RM_ctrl_local.rm_rate_enable[1] & R83_q[5] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L061);


--J1L18 is rate_meters:inst_rate_meters|i339~0
--operation mode is normal

J1L18 = L1_RM_ctrl_local.rm_rate_enable[1] & R83_q[2] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L061);


--J1L08 is rate_meters:inst_rate_meters|i338~0
--operation mode is normal

J1L08 = L1_RM_ctrl_local.rm_rate_enable[1] & R83_q[3] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L061);


--J1L97 is rate_meters:inst_rate_meters|i337~0
--operation mode is normal

J1L97 = L1_RM_ctrl_local.rm_rate_enable[1] & R83_q[4] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L061);


--J1L38 is rate_meters:inst_rate_meters|i341~0
--operation mode is normal

J1L38 = L1_RM_ctrl_local.rm_rate_enable[1] & R83_q[0] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L061);


--J1L28 is rate_meters:inst_rate_meters|i340~0
--operation mode is normal

J1L28 = L1_RM_ctrl_local.rm_rate_enable[1] & R83_q[1] & (L1_RM_ctrl_local.rm_rate_dead[9] # J1L061);


--Z1L121 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~361
--operation mode is normal

Z1L121 = !Z1L66 & !Z1L86 & !Z1L07 & !Z1L27;


--Z1L721 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~368
--operation mode is normal

Z1L721 = (!Z1L47 & !Z1L67 & !Z1L87 & !Z1L08) & CASCADE(Z1L121);


--L1L293 is slaveregister:inst_slaveregister|i4726~697
--operation mode is normal

L1L293 = R8_q[14] & (L1_COMM_ctrl_local.rx_tail[14] # VE1L53Q) # !R8_q[14] & L1_COMM_ctrl_local.rx_tail[14] & !VE1L53Q;


--L1L393 is slaveregister:inst_slaveregister|i4726~698
--operation mode is normal

L1L393 = R5_sload_path[14] & (R7_pre_out[14] # VE1L53Q) # !R5_sload_path[14] & R7_pre_out[14] & !VE1L53Q;


--L1L493 is slaveregister:inst_slaveregister|i4726~699
--operation mode is normal

L1L493 = L1_i2901 & L1L393 & !L1_i3069 # !L1_i2901 & L1L293;


--L1L593 is slaveregister:inst_slaveregister|i4726~700
--operation mode is normal

L1L593 = L1_i3270 & L1L104 & (N1L51Q # !VE1L53Q);


--L1_COMM_ctrl_local.id[46] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[46]
--operation mode is normal

L1_COMM_ctrl_local.id[46]_lut_out = DF1_MASTERHWDATA[14];
L1_COMM_ctrl_local.id[46] = DFFE(L1_COMM_ctrl_local.id[46]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L83);


--L1_COMM_ctrl_local.id[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[14]
--operation mode is normal

L1_COMM_ctrl_local.id[14]_lut_out = DF1_MASTERHWDATA[14];
L1_COMM_ctrl_local.id[14] = DFFE(L1_COMM_ctrl_local.id[14]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L2);


--L1L693 is slaveregister:inst_slaveregister|i4726~701
--operation mode is normal

L1L693 = !L1_i3270 & (VE1L53Q & L1_COMM_ctrl_local.id[46] # !VE1L53Q & L1_COMM_ctrl_local.id[14]);


--L1L464 is slaveregister:inst_slaveregister|i5046~369
--operation mode is normal

L1L464 = (L1L493 # L1L154 & (L1L593 # L1L693)) & CASCADE(L1L764);


--V1_inst16[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[14]
--operation mode is normal

V1_inst16[14]_lut_out = R81_q[14];
V1_inst16[14] = DFFE(V1_inst16[14]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , V1_inst50);


--L1L564 is slaveregister:inst_slaveregister|i5046~370
--operation mode is normal

L1L564 = (V1_inst16[14] & (L1_COMM_ctrl_local.tx_head[14] # VE1L53Q) # !V1_inst16[14] & L1_COMM_ctrl_local.tx_head[14] & !VE1L53Q) & CASCADE(L1L864);


--L1_COMPR_ctrl_local.ATWDa1thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[3]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa1thres[3]_lut_out = DF1_MASTERHWDATA[19];
L1_COMPR_ctrl_local.ATWDa1thres[3] = DFFE(L1_COMPR_ctrl_local.ATWDa1thres[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1_COMPR_ctrl_local.ATWDb1thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[3]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb1thres[3]_lut_out = DF1_MASTERHWDATA[19];
L1_COMPR_ctrl_local.ATWDb1thres[3] = DFFE(L1_COMPR_ctrl_local.ATWDb1thres[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1L418 is slaveregister:inst_slaveregister|i5393~1267
--operation mode is normal

L1L418 = L1L613 & L1L163 & L1_COMPR_ctrl_local.ATWDb1thres[3] & !L1L553;


--L1L518 is slaveregister:inst_slaveregister|i5393~1268
--operation mode is normal

L1L518 = L1L753 & L1_COMPR_ctrl_local.ATWDa1thres[3] # !L1L753 & (L1L363 # L1L418);


--L1L918 is slaveregister:inst_slaveregister|i5393~1274
--operation mode is normal

L1L918 = (L1_i3457 & L1_i3270 & L1_i1176 & !VE1L53Q) & CASCADE(L1L518);


--L1_COMPR_ctrl_local.ATWDa3thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[3]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa3thres[3]_lut_out = DF1_MASTERHWDATA[19];
L1_COMPR_ctrl_local.ATWDa3thres[3] = DFFE(L1_COMPR_ctrl_local.ATWDa3thres[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1_COMPR_ctrl_local.ATWDb3thres[3] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[3]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb3thres[3]_lut_out = DF1_MASTERHWDATA[19];
L1_COMPR_ctrl_local.ATWDb3thres[3] = DFFE(L1_COMPR_ctrl_local.ATWDb3thres[3]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--L1L618 is slaveregister:inst_slaveregister|i5393~1270
--operation mode is normal

L1L618 = L1L753 & L1_COMPR_ctrl_local.ATWDa3thres[3] # !L1L753 & L1_COMPR_ctrl_local.ATWDb3thres[3] & !L1_i3759;


--L1L028 is slaveregister:inst_slaveregister|i5393~1275
--operation mode is normal

L1L028 = (L1_i3457 & L1_i3270 & VE1L53Q & !L1L488) & CASCADE(L1L618);


--Z1_dpr_wadr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[0]
--operation mode is normal

Z1_dpr_wadr[0]_lut_out = R8_q[0];
Z1_dpr_wadr[0] = DFFE(Z1_dpr_wadr[0]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[0]
--operation mode is normal

Z1_dpr_radr[0]_lut_out = L1_COMM_ctrl_local.rx_tail[0];
Z1_dpr_radr[0] = DFFE(Z1_dpr_radr[0]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Z1_dpr_wadr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[1]
--operation mode is normal

Z1_dpr_wadr[1]_lut_out = R8_q[1];
Z1_dpr_wadr[1] = DFFE(Z1_dpr_wadr[1]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[1]
--operation mode is normal

Z1_dpr_radr[1]_lut_out = L1_COMM_ctrl_local.rx_tail[1];
Z1_dpr_radr[1] = DFFE(Z1_dpr_radr[1]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Z1_dpr_wadr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[2]
--operation mode is normal

Z1_dpr_wadr[2]_lut_out = R8_q[2];
Z1_dpr_wadr[2] = DFFE(Z1_dpr_wadr[2]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[2]
--operation mode is normal

Z1_dpr_radr[2]_lut_out = L1_COMM_ctrl_local.rx_tail[2];
Z1_dpr_radr[2] = DFFE(Z1_dpr_radr[2]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Z1_dpr_wadr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[3]
--operation mode is normal

Z1_dpr_wadr[3]_lut_out = R8_q[3];
Z1_dpr_wadr[3] = DFFE(Z1_dpr_wadr[3]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[3]
--operation mode is normal

Z1_dpr_radr[3]_lut_out = L1_COMM_ctrl_local.rx_tail[3];
Z1_dpr_radr[3] = DFFE(Z1_dpr_radr[3]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Z1_dpr_wadr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[4]
--operation mode is normal

Z1_dpr_wadr[4]_lut_out = R8_q[4];
Z1_dpr_wadr[4] = DFFE(Z1_dpr_wadr[4]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[4]
--operation mode is normal

Z1_dpr_radr[4]_lut_out = L1_COMM_ctrl_local.rx_tail[4];
Z1_dpr_radr[4] = DFFE(Z1_dpr_radr[4]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Z1_dpr_wadr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[5]
--operation mode is normal

Z1_dpr_wadr[5]_lut_out = R8_q[5];
Z1_dpr_wadr[5] = DFFE(Z1_dpr_wadr[5]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[5]
--operation mode is normal

Z1_dpr_radr[5]_lut_out = L1_COMM_ctrl_local.rx_tail[5];
Z1_dpr_radr[5] = DFFE(Z1_dpr_radr[5]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--Z1_dpr_wadr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[6]
--operation mode is normal

Z1_dpr_wadr[6]_lut_out = R8_q[6];
Z1_dpr_wadr[6] = DFFE(Z1_dpr_wadr[6]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--Z1_dpr_radr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[6]
--operation mode is normal

Z1_dpr_radr[6]_lut_out = L1_COMM_ctrl_local.rx_tail[6];
Z1_dpr_radr[6] = DFFE(Z1_dpr_radr[6]_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , L1_COMM_ctrl_local.rx_dpr_raddr_stb);


--HB1_srg[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[3]
--operation mode is normal

HB1_srg[3]_lut_out = HB1L32 # HB1L24Q & SB1_dffs[3];
HB1_srg[3] = DFFE(HB1_srg[3]_lut_out, GLOBAL(UE1_outclock0), , , HB1L82);


--HB1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~720
--operation mode is normal

HB1L22 = HB1_srg[3] & (HB1L34Q # HB1_srg[4] & !HB1L14Q) # !HB1_srg[3] & HB1_srg[4] & !HB1L14Q;


--SB3_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

SB3_dffs[4]_lut_out = L1_COMM_ctrl_local.id[4] & (SB3_dffs[5] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[4] & SB3_dffs[5] & !XC1_ID_LOAD;
SB3_dffs[4] = DFFE(SB3_dffs[4]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--CC2_SRG[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6]
--operation mode is normal

CC2_SRG[6]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[5] # !SC1_crc32_en & CC2_SRG[6];
CC2_SRG[6] = DFFE(CC2_SRG[6]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_i9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i9
--operation mode is normal

CC2_i9 = CC2_SRG[6] $ CC2_SRG[31];


--CC2_SRG[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30]
--operation mode is normal

CC2_SRG[30]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[29] # !SC1_crc32_en & CC2_SRG[30];
CC2_SRG[30] = DFFE(CC2_SRG[30]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--SC1_srg[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[7]
--operation mode is normal

SC1_srg[7]_lut_out = SC1L02 # SC1L12 & SC1L25Q;
SC1_srg[7] = DFFE(SC1_srg[7]_lut_out, GLOBAL(UE1_outclock0), , , SC1L34);


--CC2_SRG[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22]
--operation mode is normal

CC2_SRG[22]_lut_out = XC1_STF # SC1_crc32_en & CC2_i15 # !SC1_crc32_en & CC2_SRG[22];
CC2_SRG[22] = DFFE(CC2_SRG[22]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_i16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i16
--operation mode is normal

CC2_i16 = CC2_SRG[22] $ CC2_SRG[31];


--CC2_SRG[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14]
--operation mode is normal

CC2_SRG[14]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[13] # !SC1_crc32_en & CC2_SRG[14];
CC2_SRG[14] = DFFE(CC2_SRG[14]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_i5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i5
--operation mode is normal

CC2_i5 = CC2_SRG[31] $ CC2_SRG[0];


--CC2_SRG[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10]
--operation mode is normal

CC2_SRG[10]_lut_out = XC1_STF # SC1_crc32_en & CC2_i11 # !SC1_crc32_en & CC2_SRG[10];
CC2_SRG[10] = DFFE(CC2_SRG[10]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_SRG[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2]
--operation mode is normal

CC2_SRG[2]_lut_out = XC1_STF # SC1_crc32_en & CC2_i6 # !SC1_crc32_en & CC2_SRG[2];
CC2_SRG[2] = DFFE(CC2_SRG[2]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--ED13L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

ED13L1 = XC1L97Q # XC1L27Q & CC2_SRG[10] # !XC1L27Q & CC2_SRG[2];


--CC2_SRG[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26]
--operation mode is normal

CC2_SRG[26]_lut_out = XC1_STF # SC1_crc32_en & CC2_i17 # !SC1_crc32_en & CC2_SRG[26];
CC2_SRG[26] = DFFE(CC2_SRG[26]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_SRG[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18]
--operation mode is normal

CC2_SRG[18]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[17] # !SC1_crc32_en & CC2_SRG[18];
CC2_SRG[18] = DFFE(CC2_SRG[18]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--ED13L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

ED13L2 = (XC1L27Q & CC2_SRG[26] # !XC1L27Q & CC2_SRG[18] # !XC1L97Q) & CASCADE(ED13L1);


--ED03L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

ED03L1 = XC1L97Q # XC1L27Q & EF1_portadataout[10] # !XC1L27Q & EF1_portadataout[2];


--ED03L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

ED03L2 = (XC1L27Q & EF1_portadataout[26] # !XC1L27Q & EF1_portadataout[18] # !XC1L97Q) & CASCADE(ED03L1);


--SB2_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

SB2_dffs[4]_lut_out = R34_sload_path[4] & (SB2_dffs[5] # W1L91Q) # !R34_sload_path[4] & SB2_dffs[5] & !W1L91Q;
SB2_dffs[4] = DFFE(SB2_dffs[4]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4]
--operation mode is normal

SB5_dffs[4]_lut_out = R34_sload_path[4] & (SB5_dffs[5] # EC1L9Q) # !R34_sload_path[4] & SB5_dffs[5] & !EC1L9Q;
SB5_dffs[4] = DFFE(SB5_dffs[4]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--ED23L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~69
--operation mode is normal

ED23L2 = (XC1L27Q & ED32L2 # !XC1L27Q & R41_pre_out[2] # !XC1L97Q) & CASCADE(ED23L1);


--NC1_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4]
NC1_q[4]_data_in = COM_AD_D[6];
NC1_q[4]_write_enable = LC1_valid_wreq;
NC1_q[4]_clock_0 = GLOBAL(UE1_outclock0);
NC1_q[4]_clock_1 = GLOBAL(UE1_outclock0);
NC1_q[4]_clear_0 = !EC1L41Q;
NC1_q[4]_clock_enable_1 = LC1_valid_rreq;
NC1_q[4]_write_address = WR_ADDR(R21_sload_path[0], R21_sload_path[1], R21_sload_path[2], R21_sload_path[3], R21_sload_path[4], R21_sload_path[5]);
NC1_q[4]_read_address = RD_ADDR(NC1L21, R11_sload_path[0], R11_sload_path[1], R11_sload_path[2], R11_sload_path[3], R11_sload_path[4]);
NC1_q[4] = MEMORY_SEGMENT(NC1_q[4]_data_in, NC1_q[4]_write_enable, NC1_q[4]_clock_0, NC1_q[4]_clock_1, NC1_q[4]_clear_0, , , NC1_q[4]_clock_enable_1, VCC, NC1_q[4]_write_address, NC1_q[4]_read_address);


--ED35L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

ED35L1 = XC1L97Q # NC1_q[4] & !XC1L27Q;


--ED35L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

ED35L2 = (SB3_dffs[4] & !XC1L27Q # !XC1L97Q) & CASCADE(ED35L1);


--ED25L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

ED25L1 = XC1L49Q # XC1L68Q & ED94L2 # !XC1L68Q & ED84L2;


--ED25L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

ED25L2 = (XC1L68Q & ED15L2 # !XC1L68Q & ED05L2 # !XC1L49Q) & CASCADE(ED25L1);


--SC1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~833
--operation mode is normal

SC1L91 = ED17L2 & (ED07L2 # XC1L79Q) # !ED17L2 & ED07L2 & !XC1L79Q;


--SB4_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

SB4_dffs[8]_lut_out = SC1L12 & (SB4_dffs[9] # GD1L9Q) # !SC1L12 & SB4_dffs[9] & !GD1L9Q;
SB4_dffs[8] = DFFE(SB4_dffs[8]_lut_out, GLOBAL(UE1_outclock0), GD1L7Q, , GD1L8Q);


--LB1_inst10[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[5]
--operation mode is normal

LB1_inst10[5]_lut_out = COM_AD_D[7];
LB1_inst10[5] = DFFE(LB1_inst10[5]_lut_out, GLOBAL(UE1_outclock0), , , );


--NE1_i224 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i224
--operation mode is normal

NE1_i224 = L1_LC_ctrl_local.lc_cable_length_up[3][5] $ (NE1L172 & (NE1_launch_old # !YD1L1Q));


--NE1L37 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~469
--operation mode is normal

NE1L37 = (!NE1_i224 & (L1_LC_ctrl_local.lc_cable_length_up[3][6] $ (NE1_i5 # !NE1L372))) & CASCADE(NE1L56);


--NE1_i221 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i221
--operation mode is normal

NE1_i221 = L1_LC_ctrl_local.lc_cable_length_up[3][2] $ (!NE1_launch_old & YD1L1Q # !NE1L562);


--NE1L56 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~458
--operation mode is normal

NE1L56 = !NE1_i221 & (L1_LC_ctrl_local.lc_cable_length_up[3][4] $ (NE1_i5 # !NE1L962));


--NE1L004 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~411
--operation mode is normal

NE1L004 = NE1L833 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE1_i151 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i151
--operation mode is normal

NE1_i151 = L1_LC_ctrl_local.lc_cable_length_up[1][5] $ (NE1L172 & (NE1_launch_old # !YD1L1Q));


--NE1L47 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~470
--operation mode is normal

NE1L47 = (!NE1_i151 & (L1_LC_ctrl_local.lc_cable_length_up[1][6] $ (NE1_i5 # !NE1L372))) & CASCADE(NE1L66);


--NE1_i148 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i148
--operation mode is normal

NE1_i148 = L1_LC_ctrl_local.lc_cable_length_up[1][2] $ (NE1L562 & (NE1_launch_old # !YD1L1Q));


--NE1L66 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~460
--operation mode is normal

NE1L66 = !NE1_i148 & (L1_LC_ctrl_local.lc_cable_length_up[1][4] $ (NE1_i5 # !NE1L962));


--NE1L204 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~413
--operation mode is normal

NE1L204 = NE1L463 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE1_pre_timer_up[3][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][4]
--operation mode is normal

NE1_pre_timer_up[3][4]_lut_out = NE1L633 & (NE2L985 # !QE2L51Q # !NE2L601);
NE1_pre_timer_up[3][4] = DFFE(NE1_pre_timer_up[3][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[1][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][4]
--operation mode is normal

NE1_pre_timer_up[1][4]_lut_out = NE1L263 & (!QE2L51Q # !NE2L985 # !NE2L601);
NE1_pre_timer_up[1][4] = DFFE(NE1_pre_timer_up[1][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_i110 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i110
--operation mode is normal

NE1_i110 = L1_LC_ctrl_local.lc_cable_length_up[0][0] $ (!NE1_launch_old & YD1L1Q # !NE1L162);


--NE1L76 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~461
--operation mode is normal

NE1L76 = !NE1_i110 & (L1_LC_ctrl_local.lc_cable_length_up[0][1] $ (NE1_i5 # !NE1L362));


--NE1_i112 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i112
--operation mode is normal

NE1_i112 = L1_LC_ctrl_local.lc_cable_length_up[0][2] $ (NE1L562 & (NE1_launch_old # !YD1L1Q));


--NE1L57 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~471
--operation mode is normal

NE1L57 = (!NE1_i112 & (L1_LC_ctrl_local.lc_cable_length_up[0][4] $ (NE1_i5 # !NE1L962))) & CASCADE(NE1L76);


--NE1L304 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~414
--operation mode is normal

NE1L304 = NE1L773 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE1_i187 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i187
--operation mode is normal

NE1_i187 = L1_LC_ctrl_local.lc_cable_length_up[2][5] $ (NE1L172 & (NE1_launch_old # !YD1L1Q));


--NE1L67 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~472
--operation mode is normal

NE1L67 = (!NE1_i187 & (L1_LC_ctrl_local.lc_cable_length_up[2][6] $ (NE1_i5 # !NE1L372))) & CASCADE(NE1L86);


--NE1_i184 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i184
--operation mode is normal

NE1_i184 = L1_LC_ctrl_local.lc_cable_length_up[2][2] $ (NE1L562 & (NE1_launch_old # !YD1L1Q));


--NE1L86 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i465~464
--operation mode is normal

NE1L86 = !NE1_i184 & (L1_LC_ctrl_local.lc_cable_length_up[2][4] $ (NE1_i5 # !NE1L962));


--NE1L104 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~412
--operation mode is normal

NE1L104 = NE1L153 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE1_pre_timer_up[0][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][4]
--operation mode is normal

NE1_pre_timer_up[0][4]_lut_out = NE1L573 & (NE2L601 # !QE2L51Q # !NE2L985);
NE1_pre_timer_up[0][4] = DFFE(NE1_pre_timer_up[0][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[2][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][4]
--operation mode is normal

NE1_pre_timer_up[2][4]_lut_out = NE1L943 & (NE2L601 # NE2L985 # !QE2L51Q);
NE1_pre_timer_up[2][4] = DFFE(NE1_pre_timer_up[2][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L633 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~354
--operation mode is normal

NE2L633 = NE2L601 & (L1_LC_ctrl_local.lc_cable_length_up[1][4] # !NE2L985) # !NE2L601 & NE2L985 & L1_LC_ctrl_local.lc_cable_length_up[0][4];


--NE2L733 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~355
--operation mode is normal

NE2L733 = NE2L633 & (NE2L985 # L1_LC_ctrl_local.lc_cable_length_up[3][4]) # !NE2L633 & L1_LC_ctrl_local.lc_cable_length_up[2][4] & !NE2L985;


--NE2L423 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~342
--operation mode is normal

NE2L423 = NE2L701 & (L1_LC_ctrl_local.lc_cable_length_down[1][4] # !NE2L095) # !NE2L701 & NE2L095 & L1_LC_ctrl_local.lc_cable_length_down[0][4];


--NE2L523 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~343
--operation mode is normal

NE2L523 = NE2L423 & (NE2L095 # L1_LC_ctrl_local.lc_cable_length_down[3][4]) # !NE2L423 & L1_LC_ctrl_local.lc_cable_length_down[2][4] & !NE2L095;


--NE1_i368 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i368
--operation mode is normal

NE1_i368 = L1_LC_ctrl_local.lc_cable_length_down[3][5] $ (NE1L172 & (NE1_launch_old # !YD1L1Q));


--NE1L19 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~469
--operation mode is normal

NE1L19 = (!NE1_i368 & (L1_LC_ctrl_local.lc_cable_length_down[3][6] $ (NE1_i5 # !NE1L372))) & CASCADE(NE1L38);


--NE1_i365 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i365
--operation mode is normal

NE1_i365 = L1_LC_ctrl_local.lc_cable_length_down[3][2] $ (!NE1_launch_old & YD1L1Q # !NE1L562);


--NE1L38 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~458
--operation mode is normal

NE1L38 = !NE1_i365 & (L1_LC_ctrl_local.lc_cable_length_down[3][4] $ (NE1_i5 # !NE1L962));


--NE1L693 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~407
--operation mode is normal

NE1L693 = NE1L682 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE1_i295 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i295
--operation mode is normal

NE1_i295 = L1_LC_ctrl_local.lc_cable_length_down[1][5] $ (NE1L172 & (NE1_launch_old # !YD1L1Q));


--NE1L29 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~470
--operation mode is normal

NE1L29 = (!NE1_i295 & (L1_LC_ctrl_local.lc_cable_length_down[1][6] $ (NE1_i5 # !NE1L372))) & CASCADE(NE1L48);


--NE1_i292 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i292
--operation mode is normal

NE1_i292 = L1_LC_ctrl_local.lc_cable_length_down[1][2] $ (NE1L562 & (NE1_launch_old # !YD1L1Q));


--NE1L48 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~460
--operation mode is normal

NE1L48 = !NE1_i292 & (L1_LC_ctrl_local.lc_cable_length_down[1][4] $ (NE1_i5 # !NE1L962));


--NE1L893 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~409
--operation mode is normal

NE1L893 = NE1L213 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE1_pre_timer_down[3][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][4]
--operation mode is normal

NE1_pre_timer_down[3][4]_lut_out = NE1L482 & (NE2L095 # !QE1L51Q # !NE2L701);
NE1_pre_timer_down[3][4] = DFFE(NE1_pre_timer_down[3][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[1][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][4]
--operation mode is normal

NE1_pre_timer_down[1][4]_lut_out = NE1L013 & (!QE1L51Q # !NE2L095 # !NE2L701);
NE1_pre_timer_down[1][4] = DFFE(NE1_pre_timer_down[1][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_i254 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i254
--operation mode is normal

NE1_i254 = L1_LC_ctrl_local.lc_cable_length_down[0][0] $ (!NE1_launch_old & YD1L1Q # !NE1L162);


--NE1L58 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~461
--operation mode is normal

NE1L58 = !NE1_i254 & (L1_LC_ctrl_local.lc_cable_length_down[0][1] $ (NE1_i5 # !NE1L362));


--NE1_i256 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i256
--operation mode is normal

NE1_i256 = L1_LC_ctrl_local.lc_cable_length_down[0][2] $ (NE1L562 & (NE1_launch_old # !YD1L1Q));


--NE1L39 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~471
--operation mode is normal

NE1L39 = (!NE1_i256 & (L1_LC_ctrl_local.lc_cable_length_down[0][4] $ (NE1_i5 # !NE1L962))) & CASCADE(NE1L58);


--NE1L993 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~410
--operation mode is normal

NE1L993 = NE1L523 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE1_i331 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i331
--operation mode is normal

NE1_i331 = L1_LC_ctrl_local.lc_cable_length_down[2][5] $ (NE1L172 & (NE1_launch_old # !YD1L1Q));


--NE1L49 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~472
--operation mode is normal

NE1L49 = (!NE1_i331 & (L1_LC_ctrl_local.lc_cable_length_down[2][6] $ (NE1_i5 # !NE1L372))) & CASCADE(NE1L68);


--NE1_i328 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i328
--operation mode is normal

NE1_i328 = L1_LC_ctrl_local.lc_cable_length_down[2][2] $ (NE1L562 & (NE1_launch_old # !YD1L1Q));


--NE1L68 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i466~464
--operation mode is normal

NE1L68 = !NE1_i328 & (L1_LC_ctrl_local.lc_cable_length_down[2][4] $ (NE1_i5 # !NE1L962));


--NE1L793 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~408
--operation mode is normal

NE1L793 = NE1L992 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE1_pre_timer_down[0][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][4]
--operation mode is normal

NE1_pre_timer_down[0][4]_lut_out = NE1L323 & (NE2L701 # !QE1L51Q # !NE2L095);
NE1_pre_timer_down[0][4] = DFFE(NE1_pre_timer_down[0][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[2][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][4]
--operation mode is normal

NE1_pre_timer_down[2][4]_lut_out = NE1L792 & (NE2L701 # NE2L095 # !QE1L51Q);
NE1_pre_timer_down[2][4] = DFFE(NE1_pre_timer_down[2][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L403 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~322
--operation mode is normal

NE2L403 = L1_LC_ctrl_local.lc_length[1] & (L1_LC_ctrl_local.lc_length[0] # L1_LC_ctrl_local.lc_cable_length_up[2][5]) # !L1_LC_ctrl_local.lc_length[1] & !L1_LC_ctrl_local.lc_length[0] & L1_LC_ctrl_local.lc_cable_length_up[0][5];


--NE2L503 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~323
--operation mode is normal

NE2L503 = NE2L403 & (L1_LC_ctrl_local.lc_cable_length_up[3][5] # !L1_LC_ctrl_local.lc_length[0]) # !NE2L403 & L1_LC_ctrl_local.lc_cable_length_up[1][5] & L1_LC_ctrl_local.lc_length[0];


--NE2L203 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~320
--operation mode is normal

NE2L203 = L1_LC_ctrl_local.lc_length[0] & (L1_LC_ctrl_local.lc_length[1] # L1_LC_ctrl_local.lc_cable_length_up[1][4]) # !L1_LC_ctrl_local.lc_length[0] & !L1_LC_ctrl_local.lc_length[1] & L1_LC_ctrl_local.lc_cable_length_up[0][4];


--NE2L303 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~321
--operation mode is normal

NE2L303 = NE2L203 & (L1_LC_ctrl_local.lc_cable_length_up[3][4] # !L1_LC_ctrl_local.lc_length[1]) # !NE2L203 & L1_LC_ctrl_local.lc_cable_length_up[2][4] & L1_LC_ctrl_local.lc_length[1];


--NE1L083 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~391
--operation mode is normal

NE1L083 = NE1L162 & (NE1_launch_old # !YD1L1Q);


--NE1L283 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~393
--operation mode is normal

NE1L283 = NE1L562 & (NE1_launch_old # !YD1L1Q);


--NE1L183 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~392
--operation mode is normal

NE1L183 = NE1L362 & (NE1_launch_old # !YD1L1Q);


--NE2L613 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~334
--operation mode is normal

NE2L613 = L1_LC_ctrl_local.lc_length[1] & (L1_LC_ctrl_local.lc_length[0] # L1_LC_ctrl_local.lc_cable_length_down[2][5]) # !L1_LC_ctrl_local.lc_length[1] & !L1_LC_ctrl_local.lc_length[0] & L1_LC_ctrl_local.lc_cable_length_down[0][5];


--NE2L713 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~335
--operation mode is normal

NE2L713 = NE2L613 & (L1_LC_ctrl_local.lc_cable_length_down[3][5] # !L1_LC_ctrl_local.lc_length[0]) # !NE2L613 & L1_LC_ctrl_local.lc_cable_length_down[1][5] & L1_LC_ctrl_local.lc_length[0];


--NE2L413 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~332
--operation mode is normal

NE2L413 = L1_LC_ctrl_local.lc_length[0] & (L1_LC_ctrl_local.lc_length[1] # L1_LC_ctrl_local.lc_cable_length_down[1][4]) # !L1_LC_ctrl_local.lc_length[0] & !L1_LC_ctrl_local.lc_length[1] & L1_LC_ctrl_local.lc_cable_length_down[0][4];


--NE2L513 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~333
--operation mode is normal

NE2L513 = NE2L413 & (L1_LC_ctrl_local.lc_cable_length_down[3][4] # !L1_LC_ctrl_local.lc_length[1]) # !NE2L413 & L1_LC_ctrl_local.lc_cable_length_down[2][4] & L1_LC_ctrl_local.lc_length[1];


--NE2_i224 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i224
--operation mode is normal

NE2_i224 = L1_LC_ctrl_local.lc_cable_length_up[3][5] $ (NE2L614 & (NE2_launch_old # !YD2L1Q));


--NE2L37 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~469
--operation mode is normal

NE2L37 = (!NE2_i224 & (L1_LC_ctrl_local.lc_cable_length_up[3][6] $ (NE2_i5 # !NE2L814))) & CASCADE(NE2L56);


--NE2_i221 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i221
--operation mode is normal

NE2_i221 = L1_LC_ctrl_local.lc_cable_length_up[3][2] $ (!NE2_launch_old & YD2L1Q # !NE2L014);


--NE2L56 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~458
--operation mode is normal

NE2L56 = !NE2_i221 & (L1_LC_ctrl_local.lc_cable_length_up[3][4] $ (NE2_i5 # !NE2L414));


--NE2L545 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~555
--operation mode is normal

NE2L545 = NE2L384 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE2_i151 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i151
--operation mode is normal

NE2_i151 = L1_LC_ctrl_local.lc_cable_length_up[1][5] $ (NE2L614 & (NE2_launch_old # !YD2L1Q));


--NE2L47 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~470
--operation mode is normal

NE2L47 = (!NE2_i151 & (L1_LC_ctrl_local.lc_cable_length_up[1][6] $ (NE2_i5 # !NE2L814))) & CASCADE(NE2L66);


--NE2_i148 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i148
--operation mode is normal

NE2_i148 = L1_LC_ctrl_local.lc_cable_length_up[1][2] $ (NE2L014 & (NE2_launch_old # !YD2L1Q));


--NE2L66 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~460
--operation mode is normal

NE2L66 = !NE2_i148 & (L1_LC_ctrl_local.lc_cable_length_up[1][4] $ (NE2_i5 # !NE2L414));


--NE2L745 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~557
--operation mode is normal

NE2L745 = NE2L905 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE2_pre_timer_up[3][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][4]
--operation mode is normal

NE2_pre_timer_up[3][4]_lut_out = NE2L184 & (NE2L985 # !QE2L51Q # !NE2L601);
NE2_pre_timer_up[3][4] = DFFE(NE2_pre_timer_up[3][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[1][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][4]
--operation mode is normal

NE2_pre_timer_up[1][4]_lut_out = NE2L705 & (!QE2L51Q # !NE2L985 # !NE2L601);
NE2_pre_timer_up[1][4] = DFFE(NE2_pre_timer_up[1][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_i110 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i110
--operation mode is normal

NE2_i110 = L1_LC_ctrl_local.lc_cable_length_up[0][0] $ (!NE2_launch_old & YD2L1Q # !NE2L604);


--NE2L76 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~461
--operation mode is normal

NE2L76 = !NE2_i110 & (L1_LC_ctrl_local.lc_cable_length_up[0][1] $ (NE2_i5 # !NE2L804));


--NE2_i112 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i112
--operation mode is normal

NE2_i112 = L1_LC_ctrl_local.lc_cable_length_up[0][2] $ (NE2L014 & (NE2_launch_old # !YD2L1Q));


--NE2L57 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~471
--operation mode is normal

NE2L57 = (!NE2_i112 & (L1_LC_ctrl_local.lc_cable_length_up[0][4] $ (NE2_i5 # !NE2L414))) & CASCADE(NE2L76);


--NE2L845 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~558
--operation mode is normal

NE2L845 = NE2L225 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE2_i187 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i187
--operation mode is normal

NE2_i187 = L1_LC_ctrl_local.lc_cable_length_up[2][5] $ (NE2L614 & (NE2_launch_old # !YD2L1Q));


--NE2L67 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~472
--operation mode is normal

NE2L67 = (!NE2_i187 & (L1_LC_ctrl_local.lc_cable_length_up[2][6] $ (NE2_i5 # !NE2L814))) & CASCADE(NE2L86);


--NE2_i184 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i184
--operation mode is normal

NE2_i184 = L1_LC_ctrl_local.lc_cable_length_up[2][2] $ (NE2L014 & (NE2_launch_old # !YD2L1Q));


--NE2L86 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i465~464
--operation mode is normal

NE2L86 = !NE2_i184 & (L1_LC_ctrl_local.lc_cable_length_up[2][4] $ (NE2_i5 # !NE2L414));


--NE2L645 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~556
--operation mode is normal

NE2L645 = NE2L694 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE2_pre_timer_up[0][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][4]
--operation mode is normal

NE2_pre_timer_up[0][4]_lut_out = NE2L025 & (NE2L601 # !QE2L51Q # !NE2L985);
NE2_pre_timer_up[0][4] = DFFE(NE2_pre_timer_up[0][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[2][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][4]
--operation mode is normal

NE2_pre_timer_up[2][4]_lut_out = NE2L494 & (NE2L601 # NE2L985 # !QE2L51Q);
NE2_pre_timer_up[2][4] = DFFE(NE2_pre_timer_up[2][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L925 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~539
--operation mode is normal

NE2L925 = NE2L414 & (NE2_launch_old # !YD2L1Q);


--NE2_i368 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i368
--operation mode is normal

NE2_i368 = L1_LC_ctrl_local.lc_cable_length_down[3][5] $ (NE2L614 & (NE2_launch_old # !YD2L1Q));


--NE2L19 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~469
--operation mode is normal

NE2L19 = (!NE2_i368 & (L1_LC_ctrl_local.lc_cable_length_down[3][6] $ (NE2_i5 # !NE2L814))) & CASCADE(NE2L38);


--NE2_i365 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i365
--operation mode is normal

NE2_i365 = L1_LC_ctrl_local.lc_cable_length_down[3][2] $ (!NE2_launch_old & YD2L1Q # !NE2L014);


--NE2L38 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~458
--operation mode is normal

NE2L38 = !NE2_i365 & (L1_LC_ctrl_local.lc_cable_length_down[3][4] $ (NE2_i5 # !NE2L414));


--NE2L145 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~551
--operation mode is normal

NE2L145 = NE2L134 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE2_i295 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i295
--operation mode is normal

NE2_i295 = L1_LC_ctrl_local.lc_cable_length_down[1][5] $ (NE2L614 & (NE2_launch_old # !YD2L1Q));


--NE2L29 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~470
--operation mode is normal

NE2L29 = (!NE2_i295 & (L1_LC_ctrl_local.lc_cable_length_down[1][6] $ (NE2_i5 # !NE2L814))) & CASCADE(NE2L48);


--NE2_i292 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i292
--operation mode is normal

NE2_i292 = L1_LC_ctrl_local.lc_cable_length_down[1][2] $ (NE2L014 & (NE2_launch_old # !YD2L1Q));


--NE2L48 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~460
--operation mode is normal

NE2L48 = !NE2_i292 & (L1_LC_ctrl_local.lc_cable_length_down[1][4] $ (NE2_i5 # !NE2L414));


--NE2L345 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~553
--operation mode is normal

NE2L345 = NE2L754 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE2_pre_timer_down[3][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][4]
--operation mode is normal

NE2_pre_timer_down[3][4]_lut_out = NE2L924 & (NE2L095 # !QE1L51Q # !NE2L701);
NE2_pre_timer_down[3][4] = DFFE(NE2_pre_timer_down[3][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[1][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][4]
--operation mode is normal

NE2_pre_timer_down[1][4]_lut_out = NE2L554 & (!QE1L51Q # !NE2L095 # !NE2L701);
NE2_pre_timer_down[1][4] = DFFE(NE2_pre_timer_down[1][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_i254 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i254
--operation mode is normal

NE2_i254 = L1_LC_ctrl_local.lc_cable_length_down[0][0] $ (!NE2_launch_old & YD2L1Q # !NE2L604);


--NE2L58 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~461
--operation mode is normal

NE2L58 = !NE2_i254 & (L1_LC_ctrl_local.lc_cable_length_down[0][1] $ (NE2_i5 # !NE2L804));


--NE2_i256 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i256
--operation mode is normal

NE2_i256 = L1_LC_ctrl_local.lc_cable_length_down[0][2] $ (NE2L014 & (NE2_launch_old # !YD2L1Q));


--NE2L39 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~471
--operation mode is normal

NE2L39 = (!NE2_i256 & (L1_LC_ctrl_local.lc_cable_length_down[0][4] $ (NE2_i5 # !NE2L414))) & CASCADE(NE2L58);


--NE2L445 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~554
--operation mode is normal

NE2L445 = NE2L074 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE2_i331 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i331
--operation mode is normal

NE2_i331 = L1_LC_ctrl_local.lc_cable_length_down[2][5] $ (NE2L614 & (NE2_launch_old # !YD2L1Q));


--NE2L49 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~472
--operation mode is normal

NE2L49 = (!NE2_i331 & (L1_LC_ctrl_local.lc_cable_length_down[2][6] $ (NE2_i5 # !NE2L814))) & CASCADE(NE2L68);


--NE2_i328 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i328
--operation mode is normal

NE2_i328 = L1_LC_ctrl_local.lc_cable_length_down[2][2] $ (NE2L014 & (NE2_launch_old # !YD2L1Q));


--NE2L68 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i466~464
--operation mode is normal

NE2L68 = !NE2_i328 & (L1_LC_ctrl_local.lc_cable_length_down[2][4] $ (NE2_i5 # !NE2L414));


--NE2L245 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~552
--operation mode is normal

NE2L245 = NE2L444 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE2_pre_timer_down[0][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][4]
--operation mode is normal

NE2_pre_timer_down[0][4]_lut_out = NE2L864 & (NE2L701 # !QE1L51Q # !NE2L095);
NE2_pre_timer_down[0][4] = DFFE(NE2_pre_timer_down[0][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[2][4] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][4]
--operation mode is normal

NE2_pre_timer_down[2][4]_lut_out = NE2L244 & (NE2L701 # NE2L095 # !QE1L51Q);
NE2_pre_timer_down[2][4] = DFFE(NE2_pre_timer_down[2][4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L525 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~535
--operation mode is normal

NE2L525 = NE2L604 & (NE2_launch_old # !YD2L1Q);


--NE2L725 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~537
--operation mode is normal

NE2L725 = NE2L014 & (NE2_launch_old # !YD2L1Q);


--NE2L625 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~536
--operation mode is normal

NE2L625 = NE2L804 & (NE2_launch_old # !YD2L1Q);


--B1L37 is calibration_sources:inst_calibration_sources|i56~480
--operation mode is normal

B1L37 = L1_CS_ctrl_local.CS_time[15] & R34_sload_path[15] & (L1_CS_ctrl_local.CS_time[13] $ !R34_sload_path[13]) # !L1_CS_ctrl_local.CS_time[15] & !R34_sload_path[15] & (L1_CS_ctrl_local.CS_time[13] $ !R34_sload_path[13]);


--B1L28 is calibration_sources:inst_calibration_sources|i56~497
--operation mode is normal

B1L28 = (L1_CS_ctrl_local.CS_time[23] & R34_sload_path[23] & (L1_CS_ctrl_local.CS_time[2] $ !R34_sload_path[2]) # !L1_CS_ctrl_local.CS_time[23] & !R34_sload_path[23] & (L1_CS_ctrl_local.CS_time[2] $ !R34_sload_path[2])) & CASCADE(B1L37);


--B1L47 is calibration_sources:inst_calibration_sources|i56~482
--operation mode is normal

B1L47 = L1_CS_ctrl_local.CS_time[31] & R34_sload_path[31] & (L1_CS_ctrl_local.CS_time[28] $ !R34_sload_path[28]) # !L1_CS_ctrl_local.CS_time[31] & !R34_sload_path[31] & (L1_CS_ctrl_local.CS_time[28] $ !R34_sload_path[28]);


--B1L38 is calibration_sources:inst_calibration_sources|i56~498
--operation mode is normal

B1L38 = (L1_CS_ctrl_local.CS_time[21] & R34_sload_path[21] & (L1_CS_ctrl_local.CS_time[6] $ !R34_sload_path[6]) # !L1_CS_ctrl_local.CS_time[21] & !R34_sload_path[21] & (L1_CS_ctrl_local.CS_time[6] $ !R34_sload_path[6])) & CASCADE(B1L47);


--B1L57 is calibration_sources:inst_calibration_sources|i56~484
--operation mode is normal

B1L57 = L1_CS_ctrl_local.CS_time[24] & R34_sload_path[24] & (L1_CS_ctrl_local.CS_time[1] $ !R34_sload_path[1]) # !L1_CS_ctrl_local.CS_time[24] & !R34_sload_path[24] & (L1_CS_ctrl_local.CS_time[1] $ !R34_sload_path[1]);


--B1L48 is calibration_sources:inst_calibration_sources|i56~499
--operation mode is normal

B1L48 = (L1_CS_ctrl_local.CS_time[25] & R34_sload_path[25] & (L1_CS_ctrl_local.CS_time[16] $ !R34_sload_path[16]) # !L1_CS_ctrl_local.CS_time[25] & !R34_sload_path[25] & (L1_CS_ctrl_local.CS_time[16] $ !R34_sload_path[16])) & CASCADE(B1L57);


--B1L67 is calibration_sources:inst_calibration_sources|i56~486
--operation mode is normal

B1L67 = L1_CS_ctrl_local.CS_time[8] & R34_sload_path[8] & (L1_CS_ctrl_local.CS_time[7] $ !R34_sload_path[7]) # !L1_CS_ctrl_local.CS_time[8] & !R34_sload_path[8] & (L1_CS_ctrl_local.CS_time[7] $ !R34_sload_path[7]);


--B1L58 is calibration_sources:inst_calibration_sources|i56~500
--operation mode is normal

B1L58 = (L1_CS_ctrl_local.CS_time[14] & R34_sload_path[14] & (L1_CS_ctrl_local.CS_time[12] $ !R34_sload_path[12]) # !L1_CS_ctrl_local.CS_time[14] & !R34_sload_path[14] & (L1_CS_ctrl_local.CS_time[12] $ !R34_sload_path[12])) & CASCADE(B1L67);


--B1L77 is calibration_sources:inst_calibration_sources|i56~488
--operation mode is normal

B1L77 = L1_CS_ctrl_local.CS_time[29] & R34_sload_path[29] & (L1_CS_ctrl_local.CS_time[0] $ !R34_sload_path[0]) # !L1_CS_ctrl_local.CS_time[29] & !R34_sload_path[29] & (L1_CS_ctrl_local.CS_time[0] $ !R34_sload_path[0]);


--B1L68 is calibration_sources:inst_calibration_sources|i56~501
--operation mode is normal

B1L68 = (L1_CS_ctrl_local.CS_time[4] & R34_sload_path[4] & (L1_CS_ctrl_local.CS_time[3] $ !R34_sload_path[3]) # !L1_CS_ctrl_local.CS_time[4] & !R34_sload_path[4] & (L1_CS_ctrl_local.CS_time[3] $ !R34_sload_path[3])) & CASCADE(B1L77);


--B1L87 is calibration_sources:inst_calibration_sources|i56~490
--operation mode is normal

B1L87 = L1_CS_ctrl_local.CS_time[19] & R34_sload_path[19] & (L1_CS_ctrl_local.CS_time[11] $ !R34_sload_path[11]) # !L1_CS_ctrl_local.CS_time[19] & !R34_sload_path[19] & (L1_CS_ctrl_local.CS_time[11] $ !R34_sload_path[11]);


--B1L78 is calibration_sources:inst_calibration_sources|i56~502
--operation mode is normal

B1L78 = (L1_CS_ctrl_local.CS_time[30] & R34_sload_path[30] & (L1_CS_ctrl_local.CS_time[17] $ !R34_sload_path[17]) # !L1_CS_ctrl_local.CS_time[30] & !R34_sload_path[30] & (L1_CS_ctrl_local.CS_time[17] $ !R34_sload_path[17])) & CASCADE(B1L87);


--B1L97 is calibration_sources:inst_calibration_sources|i56~492
--operation mode is normal

B1L97 = L1_CS_ctrl_local.CS_time[22] & R34_sload_path[22] & (L1_CS_ctrl_local.CS_time[5] $ !R34_sload_path[5]) # !L1_CS_ctrl_local.CS_time[22] & !R34_sload_path[22] & (L1_CS_ctrl_local.CS_time[5] $ !R34_sload_path[5]);


--B1L88 is calibration_sources:inst_calibration_sources|i56~503
--operation mode is normal

B1L88 = (L1_CS_ctrl_local.CS_time[26] & R34_sload_path[26] & (L1_CS_ctrl_local.CS_time[18] $ !R34_sload_path[18]) # !L1_CS_ctrl_local.CS_time[26] & !R34_sload_path[26] & (L1_CS_ctrl_local.CS_time[18] $ !R34_sload_path[18])) & CASCADE(B1L97);


--B1L08 is calibration_sources:inst_calibration_sources|i56~494
--operation mode is normal

B1L08 = L1_CS_ctrl_local.CS_time[10] & R34_sload_path[10] & (L1_CS_ctrl_local.CS_time[9] $ !R34_sload_path[9]) # !L1_CS_ctrl_local.CS_time[10] & !R34_sload_path[10] & (L1_CS_ctrl_local.CS_time[9] $ !R34_sload_path[9]);


--B1L98 is calibration_sources:inst_calibration_sources|i56~504
--operation mode is normal

B1L98 = (L1_CS_ctrl_local.CS_time[27] & R34_sload_path[27] & (L1_CS_ctrl_local.CS_time[20] $ !R34_sload_path[20]) # !L1_CS_ctrl_local.CS_time[27] & !R34_sload_path[27] & (L1_CS_ctrl_local.CS_time[20] $ !R34_sload_path[20])) & CASCADE(B1L08);


--FB1_adc_pipe[7][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][0]
--operation mode is normal

FB1_adc_pipe[7][0]_lut_out = LB1_inst10[9];
FB1_adc_pipe[7][0] = DFFE(FB1_adc_pipe[7][0]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[7][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][1]
--operation mode is normal

FB1_adc_pipe[7][1]_lut_out = FB1_adc_pipe[7][0];
FB1_adc_pipe[7][1] = DFFE(FB1_adc_pipe[7][1]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[7][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][2]
--operation mode is normal

FB1_adc_pipe[7][2]_lut_out = FB1_adc_pipe[7][1];
FB1_adc_pipe[7][2] = DFFE(FB1_adc_pipe[7][2]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[7][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[7][3]
--operation mode is normal

FB1_adc_pipe[7][3]_lut_out = FB1_adc_pipe[7][2];
FB1_adc_pipe[7][3] = DFFE(FB1_adc_pipe[7][3]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[6][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][0]
--operation mode is normal

FB1_adc_pipe[6][0]_lut_out = LB1_inst10[8];
FB1_adc_pipe[6][0] = DFFE(FB1_adc_pipe[6][0]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[6][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][1]
--operation mode is normal

FB1_adc_pipe[6][1]_lut_out = FB1_adc_pipe[6][0];
FB1_adc_pipe[6][1] = DFFE(FB1_adc_pipe[6][1]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[6][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][2]
--operation mode is normal

FB1_adc_pipe[6][2]_lut_out = FB1_adc_pipe[6][1];
FB1_adc_pipe[6][2] = DFFE(FB1_adc_pipe[6][2]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[6][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[6][3]
--operation mode is normal

FB1_adc_pipe[6][3]_lut_out = FB1_adc_pipe[6][2];
FB1_adc_pipe[6][3] = DFFE(FB1_adc_pipe[6][3]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][0]
--operation mode is normal

FB1_adc_pipe[0][0]_lut_out = LB1_inst10[2];
FB1_adc_pipe[0][0] = DFFE(FB1_adc_pipe[0][0]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][1]
--operation mode is normal

FB1_adc_pipe[0][1]_lut_out = FB1_adc_pipe[0][0];
FB1_adc_pipe[0][1] = DFFE(FB1_adc_pipe[0][1]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][2]
--operation mode is normal

FB1_adc_pipe[0][2]_lut_out = FB1_adc_pipe[0][1];
FB1_adc_pipe[0][2] = DFFE(FB1_adc_pipe[0][2]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[0][3]
--operation mode is normal

FB1_adc_pipe[0][3]_lut_out = FB1_adc_pipe[0][2];
FB1_adc_pipe[0][3] = DFFE(FB1_adc_pipe[0][3]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[1][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][0]
--operation mode is normal

FB1_adc_pipe[1][0]_lut_out = LB1_inst10[3];
FB1_adc_pipe[1][0] = DFFE(FB1_adc_pipe[1][0]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[1][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][1]
--operation mode is normal

FB1_adc_pipe[1][1]_lut_out = FB1_adc_pipe[1][0];
FB1_adc_pipe[1][1] = DFFE(FB1_adc_pipe[1][1]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[1][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][2]
--operation mode is normal

FB1_adc_pipe[1][2]_lut_out = FB1_adc_pipe[1][1];
FB1_adc_pipe[1][2] = DFFE(FB1_adc_pipe[1][2]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[1][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[1][3]
--operation mode is normal

FB1_adc_pipe[1][3]_lut_out = FB1_adc_pipe[1][2];
FB1_adc_pipe[1][3] = DFFE(FB1_adc_pipe[1][3]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[2][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][0]
--operation mode is normal

FB1_adc_pipe[2][0]_lut_out = LB1_inst10[4];
FB1_adc_pipe[2][0] = DFFE(FB1_adc_pipe[2][0]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[2][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][1]
--operation mode is normal

FB1_adc_pipe[2][1]_lut_out = FB1_adc_pipe[2][0];
FB1_adc_pipe[2][1] = DFFE(FB1_adc_pipe[2][1]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[2][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][2]
--operation mode is normal

FB1_adc_pipe[2][2]_lut_out = FB1_adc_pipe[2][1];
FB1_adc_pipe[2][2] = DFFE(FB1_adc_pipe[2][2]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[2][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[2][3]
--operation mode is normal

FB1_adc_pipe[2][3]_lut_out = FB1_adc_pipe[2][2];
FB1_adc_pipe[2][3] = DFFE(FB1_adc_pipe[2][3]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[3][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][0]
--operation mode is normal

FB1_adc_pipe[3][0]_lut_out = LB1_inst10[5];
FB1_adc_pipe[3][0] = DFFE(FB1_adc_pipe[3][0]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[3][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][1]
--operation mode is normal

FB1_adc_pipe[3][1]_lut_out = FB1_adc_pipe[3][0];
FB1_adc_pipe[3][1] = DFFE(FB1_adc_pipe[3][1]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[3][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][2]
--operation mode is normal

FB1_adc_pipe[3][2]_lut_out = FB1_adc_pipe[3][1];
FB1_adc_pipe[3][2] = DFFE(FB1_adc_pipe[3][2]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[3][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[3][3]
--operation mode is normal

FB1_adc_pipe[3][3]_lut_out = FB1_adc_pipe[3][2];
FB1_adc_pipe[3][3] = DFFE(FB1_adc_pipe[3][3]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[4][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][0]
--operation mode is normal

FB1_adc_pipe[4][0]_lut_out = LB1_inst10[6];
FB1_adc_pipe[4][0] = DFFE(FB1_adc_pipe[4][0]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[4][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][1]
--operation mode is normal

FB1_adc_pipe[4][1]_lut_out = FB1_adc_pipe[4][0];
FB1_adc_pipe[4][1] = DFFE(FB1_adc_pipe[4][1]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[4][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][2]
--operation mode is normal

FB1_adc_pipe[4][2]_lut_out = FB1_adc_pipe[4][1];
FB1_adc_pipe[4][2] = DFFE(FB1_adc_pipe[4][2]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[4][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[4][3]
--operation mode is normal

FB1_adc_pipe[4][3]_lut_out = FB1_adc_pipe[4][2];
FB1_adc_pipe[4][3] = DFFE(FB1_adc_pipe[4][3]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[5][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][0]
--operation mode is normal

FB1_adc_pipe[5][0]_lut_out = LB1_inst10[7];
FB1_adc_pipe[5][0] = DFFE(FB1_adc_pipe[5][0]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[5][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][1]
--operation mode is normal

FB1_adc_pipe[5][1]_lut_out = FB1_adc_pipe[5][0];
FB1_adc_pipe[5][1] = DFFE(FB1_adc_pipe[5][1]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[5][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][2]
--operation mode is normal

FB1_adc_pipe[5][2]_lut_out = FB1_adc_pipe[5][1];
FB1_adc_pipe[5][2] = DFFE(FB1_adc_pipe[5][2]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--FB1_adc_pipe[5][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_over_4_clks:inst12|adc_pipe[5][3]
--operation mode is normal

FB1_adc_pipe[5][3]_lut_out = FB1_adc_pipe[5][2];
FB1_adc_pipe[5][3] = DFFE(FB1_adc_pipe[5][3]_lut_out, GLOBAL(UE1_outclock0), MB1L5Q, , );


--GE2L012 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1094~53
--operation mode is normal

GE2L012 = GE2L1411Q # GE2L6411Q;


--GE2L112 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1094~54
--operation mode is normal

GE2L112 = GE2L5411Q # GE2L3411Q # GE2L4411Q # !GE2L0411Q;


--GE2L903 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1478~23
--operation mode is normal

GE2L903 = GE2L4801Q & (GE2L8311Q # GE2L5801Q & GE2L7311Q) # !GE2L4801Q & GE2L5801Q & GE2L7311Q;


--GE2L9101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7858
--operation mode is normal

GE2L9101 = GE2_data_t0[3] # GE2_data_t0[1] # GE2_data_t0[0] # GE2_data_t0[9];


--GE2L0201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7859
--operation mode is normal

GE2L0201 = GE2_data_t0[7] # GE2_data_t0[5] # GE2_data_t0[4] # GE2_data_t0[2];


--GE2L1201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7860
--operation mode is normal

GE2L1201 = GE2_data_t0[8] # GE2_data_t0[6];


--GE2L312 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1097~31
--operation mode is normal

GE2L312 = GE2L5411Q & !GE2L8211Q;


--GE2_old_equals_new_data is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|old_equals_new_data
--operation mode is normal

GE2_old_equals_new_data_lut_out = GE2_cmp_data_t0_t1 & GE2L5211Q & !GE2_do_last_count & !GE2L5311Q;
GE2_old_equals_new_data = DFFE(GE2_old_equals_new_data_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L212 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1096~38
--operation mode is normal

GE2L212 = GE2L6411Q # GE2L1411Q & (!GE2L9211Q # !GE2_old_equals_new_data);


--GE2L582 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1471~1043
--operation mode is normal

GE2L582 = GE2L422 & GE2L529 # !GE2L422 & (GE2_l[4] $ GE2_l[5]);


--GE2L032 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1273~4
--operation mode is normal

GE2L032 = GE2_l[5] $ (GE2L822 & !GE2L322 # !GE2L822 & !GE2L677);


--GE2L682 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1471~1044
--operation mode is normal

GE2L682 = GE2L482 & (GE2_i1219 & GE2L582 # !GE2_i1219 & !GE2L032);


--GE2L782 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1471~1045
--operation mode is normal

GE2L782 = GE2L682 # GE2L382 & (GE2_l[4] $ GE2_l[5]);


--GE2L882 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1472~1139
--operation mode is normal

GE2L882 = GE2L2801Q # GE2L3801Q # GE2L4801Q & !GE2_i1216;


--GE2L982 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1472~1140
--operation mode is normal

GE2L982 = GE2L882 # GE2L5801Q & (GE2L613 # !GE2L842);


--GE2_m[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[4]
--operation mode is normal

GE2_m[4]_lut_out = GE2_st_mach_init & (GE2L392 # !GE2L1801Q);
GE2_m[4] = DFFE(GE2_m[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_init_k is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|init_k
--operation mode is normal

GE2_init_k_lut_out = GE2_st_mach_init & (GE2L791 & GE2_init_k # !GE2L0411Q);
GE2_init_k = DFFE(GE2_init_k_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L561 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1059~489
--operation mode is normal

GE2L561 = GE2L2411Q & !GE2_init_k;


--GE2_k[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|k[0]
--operation mode is normal

GE2_k[0]_lut_out = GE2_st_mach_init & (GE2L281 # GE2L381 # !GE2L0411Q);
GE2_k[0] = DFFE(GE2_k[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L087 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1083
--operation mode is normal

GE2L087 = GE2_k[0] & GE2_k[1] & GE2_k[2] & GE2_k[3];


--GE2L451 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i924~213
--operation mode is normal

GE2L451 = !GE2_flagged_rl_compr[0] & (GE2_k[5] $ (GE2L087 & GE2_k[4]));


--GE2L551 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i924~214
--operation mode is normal

GE2L551 = GE2_flagged_rl_compr[0] & GE2_j[3] & GE2_j[4] & GE2_j[2];


--GE2L661 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1059~490
--operation mode is normal

GE2L661 = GE2L561 & (GE2L451 # GE2L551) # !GE2L561 & GE2L4411Q & (GE2L451 # GE2L551);


--GE2L761 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1060~986
--operation mode is normal

GE2L761 = !GE2_flagged_rl_compr[0] & (GE2L4411Q # GE2L2411Q & !GE2_init_k);


--GE2L861 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1060~987
--operation mode is normal

GE2L861 = GE2_k[4] & (GE2L761 & !GE2L087 # !GE2L099) # !GE2_k[4] & GE2L761 & GE2L087;


--GE2L871 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1063~518
--operation mode is normal

GE2L871 = GE2_init_k & GE2L2411Q;


--GE2L351 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i822~148
--operation mode is normal

GE2L351 = GE2_j[2] & (GE2_j[3] # !GE2L3001) # !GE2_j[2] & !GE2_j[3] & !GE2L3001;


--GE2L961 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1060~988
--operation mode is normal

GE2L961 = GE2L871 # !GE2L951 & (GE2L351 $ GE2_j[4]);


--GE2L971 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1063~519
--operation mode is normal

GE2L971 = GE2L871 # GE2_k[1] & !GE2L099 # !GE2L0411Q;


--GE2L651 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i928~124
--operation mode is normal

GE2L651 = GE2_flagged_rl_compr[0] & (GE2_j[1] $ (!GE2L3001 & !GE2_j[3]));


--GE2L751 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i928~125
--operation mode is normal

GE2L751 = !GE2_flagged_rl_compr[0] & (GE2_k[0] $ GE2_k[1]);


--GE2L081 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1063~520
--operation mode is normal

GE2L081 = GE2L971 # !GE2L951 & (GE2L651 # GE2L751);


--GE2L877 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1073
--operation mode is normal

GE2L877 = GE2_k[0] & GE2_k[1];


--GE2L671 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1062~938
--operation mode is normal

GE2L671 = GE2_k[2] & (GE2L761 & !GE2L877 # !GE2L099) # !GE2_k[2] & GE2L761 & GE2L877;


--GE2L771 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1062~939
--operation mode is normal

GE2L771 = GE2_j[2] $ (GE2L3001 # GE2_j[3] # !GE2_j[1]);


--GE2L071 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1061~911
--operation mode is normal

GE2L071 = GE2_k[3] & (GE2L6411Q # !GE2L599) # !GE2L0411Q;


--GE2L977 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~1081
--operation mode is normal

GE2L977 = GE2_k[3] $ (GE2_k[0] & GE2_k[1] & GE2_k[2]);


--GE2L171 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1061~912
--operation mode is normal

GE2L171 = GE2L977 & (GE2L2411Q # GE2L4411Q) # !GE2L977 & GE2L2411Q & GE2_init_k;


--GE2L271 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1061~913
--operation mode is normal

GE2L271 = GE2L471 # GE2L071 # GE2L171 & !GE2_flagged_rl_compr[0];


--GE1L012 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1094~53
--operation mode is normal

GE1L012 = GE1L9311Q # GE1L4411Q;


--GE1L112 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1094~54
--operation mode is normal

GE1L112 = GE1L3411Q # GE1L1411Q # GE1L2411Q # !GE1L8311Q;


--GE1L013 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1478~23
--operation mode is normal

GE1L013 = GE1L2801Q & (GE1L6311Q # GE1L3801Q & GE1L5311Q) # !GE1L2801Q & GE1L3801Q & GE1L5311Q;


--GE1L7101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7846
--operation mode is normal

GE1L7101 = GE1_data_t0[3] # GE1_data_t0[1] # GE1_data_t0[0] # GE1_data_t0[9];


--GE1L8101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7847
--operation mode is normal

GE1L8101 = GE1_data_t0[7] # GE1_data_t0[5] # GE1_data_t0[4] # GE1_data_t0[2];


--GE1L9101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7848
--operation mode is normal

GE1L9101 = GE1_data_t0[8] # GE1_data_t0[6];


--GE1L312 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1097~31
--operation mode is normal

GE1L312 = GE1L3411Q & !GE1L6211Q;


--GE1_old_equals_new_data is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|old_equals_new_data
--operation mode is normal

GE1_old_equals_new_data_lut_out = GE1_cmp_data_t0_t1 & GE1L3211Q & !GE1_do_last_count & !GE1L3311Q;
GE1_old_equals_new_data = DFFE(GE1_old_equals_new_data_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L212 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1096~38
--operation mode is normal

GE1L212 = GE1L4411Q # GE1L9311Q & (!GE1L7211Q # !GE1_old_equals_new_data);


--GE1L682 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1471~1043
--operation mode is normal

GE1L682 = GE1L422 & GE1L329 # !GE1L422 & (GE1_l[4] $ GE1_l[5]);


--GE1L032 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1273~4
--operation mode is normal

GE1L032 = GE1_l[5] $ (GE1L822 & !GE1L322 # !GE1L822 & !GE1L477);


--GE1L782 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1471~1044
--operation mode is normal

GE1L782 = GE1L582 & (GE1_i1219 & GE1L682 # !GE1_i1219 & !GE1L032);


--GE1L882 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1471~1045
--operation mode is normal

GE1L882 = GE1L782 # GE1L482 & (GE1_l[4] $ GE1_l[5]);


--GE1L982 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1472~1146
--operation mode is normal

GE1L982 = GE1L0801Q # GE1L1801Q # GE1L2801Q & !GE1_i1216;


--GE1L092 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1472~1147
--operation mode is normal

GE1L092 = GE1L982 # GE1L3801Q & (GE1L713 # !GE1L942);


--GE1_m[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[4]
--operation mode is normal

GE1_m[4]_lut_out = GE1_st_mach_init & (GE1L492 # !GE1L9701Q);
GE1_m[4] = DFFE(GE1_m[4]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_init_k is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|init_k
--operation mode is normal

GE1_init_k_lut_out = GE1_st_mach_init & (GE1L791 & GE1_init_k # !GE1L8311Q);
GE1_init_k = DFFE(GE1_init_k_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L561 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1059~534
--operation mode is normal

GE1L561 = GE1L0411Q & !GE1_init_k;


--GE1_k[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|k[0]
--operation mode is normal

GE1_k[0]_lut_out = GE1_st_mach_init & (GE1L281 # GE1L381 # !GE1L8311Q);
GE1_k[0] = DFFE(GE1_k[0]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L877 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1091
--operation mode is normal

GE1L877 = GE1_k[0] & GE1_k[1] & GE1_k[2] & GE1_k[3];


--GE1L451 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i924~213
--operation mode is normal

GE1L451 = !GE1_flagged_rl_compr[0] & (GE1_k[5] $ (GE1L877 & GE1_k[4]));


--GE1L551 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i924~214
--operation mode is normal

GE1L551 = GE1_flagged_rl_compr[0] & GE1_j[3] & GE1_j[4] & GE1_j[2];


--GE1L661 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1059~535
--operation mode is normal

GE1L661 = GE1L561 & (GE1L451 # GE1L551) # !GE1L561 & GE1L2411Q & (GE1L451 # GE1L551);


--GE1L761 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1060~1001
--operation mode is normal

GE1L761 = !GE1_flagged_rl_compr[0] & (GE1L2411Q # GE1L0411Q & !GE1_init_k);


--GE1L861 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1060~1002
--operation mode is normal

GE1L861 = GE1_k[4] & (GE1L761 & !GE1L877 # !GE1L789) # !GE1_k[4] & GE1L761 & GE1L877;


--GE1L871 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1063~528
--operation mode is normal

GE1L871 = GE1_init_k & GE1L0411Q;


--GE1L351 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i822~148
--operation mode is normal

GE1L351 = GE1_j[2] & (GE1_j[3] # !GE1L0001) # !GE1_j[2] & !GE1_j[3] & !GE1L0001;


--GE1L961 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1060~1003
--operation mode is normal

GE1L961 = GE1L871 # !GE1L951 & (GE1L351 $ GE1_j[4]);


--GE1L971 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1063~529
--operation mode is normal

GE1L971 = GE1L871 # GE1_k[1] & !GE1L789 # !GE1L8311Q;


--GE1L651 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i928~124
--operation mode is normal

GE1L651 = GE1_flagged_rl_compr[0] & (GE1_j[1] $ (!GE1L0001 & !GE1_j[3]));


--GE1L751 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i928~125
--operation mode is normal

GE1L751 = !GE1_flagged_rl_compr[0] & (GE1_k[0] $ GE1_k[1]);


--GE1L081 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1063~530
--operation mode is normal

GE1L081 = GE1L971 # !GE1L951 & (GE1L651 # GE1L751);


--GE1L677 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1081
--operation mode is normal

GE1L677 = GE1_k[0] & GE1_k[1];


--GE1L671 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1062~948
--operation mode is normal

GE1L671 = GE1_k[2] & (GE1L761 & !GE1L677 # !GE1L789) # !GE1_k[2] & GE1L761 & GE1L677;


--GE1L771 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1062~949
--operation mode is normal

GE1L771 = GE1_j[2] $ (GE1L0001 # GE1_j[3] # !GE1_j[1]);


--GE1L071 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1061~921
--operation mode is normal

GE1L071 = GE1_k[3] & (GE1L4411Q # !GE1L299) # !GE1L8311Q;


--GE1L777 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~1089
--operation mode is normal

GE1L777 = GE1_k[3] $ (GE1_k[0] & GE1_k[1] & GE1_k[2]);


--GE1L171 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1061~922
--operation mode is normal

GE1L171 = GE1L777 & (GE1L0411Q # GE1L2411Q) # !GE1L777 & GE1L0411Q & GE1_init_k;


--GE1L271 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1061~923
--operation mode is normal

GE1L271 = GE1L471 # GE1L071 # GE1L171 & !GE1_flagged_rl_compr[0];


--GE1L467 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~961
--operation mode is normal

GE1L467 = GE1_atwd_ch_count[0] & GE1_atwd_ch_count[1] & GE1_atwd_ch_done & !GE1_atwd_ch_done_dly;


--GE1L367 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~958
--operation mode is normal

GE1L367 = GE1_atwd_ch_count[0] & GE1_atwd_ch_done & !GE1_atwd_ch_done_dly;


--GE2L667 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~953
--operation mode is normal

GE2L667 = GE2_atwd_ch_count[0] & GE2_atwd_ch_count[1] & GE2_atwd_ch_done & !GE2_atwd_ch_done_dly;


--GE2L567 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~950
--operation mode is normal

GE2L567 = GE2_atwd_ch_count[0] & GE2_atwd_ch_done & !GE2_atwd_ch_done_dly;


--FE1_charge_stamp_generator_state is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|charge_stamp_generator_state
--operation mode is normal

FE1_charge_stamp_generator_state_lut_out = BE1L1Q;
FE1_charge_stamp_generator_state = DFFE(FE1_charge_stamp_generator_state_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--FE1_fadc_postpeak0[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[9]
--operation mode is normal

FE1_fadc_postpeak0[9]_lut_out = FE1_charge_stamp_generator_state & (FE1L67 & RD1L01Q # !FE1L67 & FE1_fadc_postpeak0[9]);
FE1_fadc_postpeak0[9] = DFFE(FE1_fadc_postpeak0[9]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L87);


--FE1_fadc_postpeak0[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[8]
--operation mode is normal

FE1_fadc_postpeak0[8]_lut_out = FE1_charge_stamp_generator_state & (FE1L67 & RD1L9Q # !FE1L67 & FE1_fadc_postpeak0[8]);
FE1_fadc_postpeak0[8] = DFFE(FE1_fadc_postpeak0[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L87);


--FE1_fadc_peak0[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[9]
--operation mode is normal

FE1_fadc_peak0[9]_lut_out = FE1_charge_stamp_generator_state & RD1L01Q;
FE1_fadc_peak0[9] = DFFE(FE1_fadc_peak0[9]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1L601 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~142
--operation mode is normal

FE1L601 = !R62_sload_path[5] & !R62_sload_path[6] & !R62_sload_path[7];


--FE1L97 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~118
--operation mode is normal

FE1L97 = !R62_sload_path[2] & !R62_sload_path[3];


--FE1L08 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~119
--operation mode is normal

FE1L08 = FE1L97 & R62_sload_path[0] & R62_sload_path[4] & !R62_sload_path[1];


--FE1L18 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~120
--operation mode is normal

FE1L18 = FE1_charge_stamp_generator_state & FE1L601 & FE1L08 # !FE1_charge_stamp_generator_state & BE1L1Q;


--FE1_fadc_peak0[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[8]
--operation mode is normal

FE1_fadc_peak0[8]_lut_out = FE1_charge_stamp_generator_state & RD1L9Q;
FE1_fadc_peak0[8] = DFFE(FE1_fadc_peak0[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_peak0[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[7]
--operation mode is normal

FE1_fadc_peak0[7]_lut_out = FE1_charge_stamp_generator_state & RD1L8Q;
FE1_fadc_peak0[7] = DFFE(FE1_fadc_peak0[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_postpeak0[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[1]
--operation mode is normal

FE1_fadc_postpeak0[1]_lut_out = FE1_charge_stamp_generator_state & (FE1L67 & RD1L2Q # !FE1L67 & FE1_fadc_postpeak0[1]);
FE1_fadc_postpeak0[1] = DFFE(FE1_fadc_postpeak0[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L87);


--FE1_fadc_postpeak0[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[0]
--operation mode is normal

FE1_fadc_postpeak0[0]_lut_out = FE1_charge_stamp_generator_state & (FE1L67 & RD1L1Q # !FE1L67 & FE1_fadc_postpeak0[0]);
FE1_fadc_postpeak0[0] = DFFE(FE1_fadc_postpeak0[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L87);


--FE1_fadc_prepeak0[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[7]
--operation mode is normal

FE1_fadc_prepeak0[7]_lut_out = FE1_fadc_prev[7] & FE1_charge_stamp_generator_state;
FE1_fadc_prepeak0[7] = DFFE(FE1_fadc_prepeak0[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_prepeak0[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[6]
--operation mode is normal

FE1_fadc_prepeak0[6]_lut_out = FE1_fadc_prev[6] & FE1_charge_stamp_generator_state;
FE1_fadc_prepeak0[6] = DFFE(FE1_fadc_prepeak0[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--GE1_data_supr0[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[7]
--operation mode is normal

GE1_data_supr0[7]_lut_out = GE1L121 # GE1L7211Q & (GE1L221 # GE1L421);
GE1_data_supr0[7] = DFFE(GE1_data_supr0[7]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L83 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]~99
--operation mode is normal

GE1L83 = !GE1L6211Q & !GE1L5211Q;


--GE1L93 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]~100
--operation mode is normal

GE1L93 = !K1L4Q & (GE1L7211Q # !GE1L3211Q # !GE1L83);


--GE1_data_supr0[6] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[6]
--operation mode is normal

GE1_data_supr0[6]_lut_out = GE1L521 # GE1L7211Q & (GE1L621 # GE1L821);
GE1_data_supr0[6] = DFFE(GE1_data_supr0[6]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_data_supr0[8] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[8]
--operation mode is normal

GE1_data_supr0[8]_lut_out = GE1L711 # GE1L7211Q & (GE1L811 # GE1L021);
GE1_data_supr0[8] = DFFE(GE1_data_supr0[8]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_data_supr0[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[3]
--operation mode is normal

GE1_data_supr0[3]_lut_out = GE1L731 # GE1L7211Q & (GE1L831 # GE1L041);
GE1_data_supr0[3] = DFFE(GE1_data_supr0[3]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_data_supr0[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[2]
--operation mode is normal

GE1_data_supr0[2]_lut_out = GE1L141 # GE1L7211Q & (GE1L241 # GE1L441);
GE1_data_supr0[2] = DFFE(GE1_data_supr0[2]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_data_supr0[0] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[0]
--operation mode is normal

GE1_data_supr0[0]_lut_out = GE1L941 # GE1L7211Q & (GE1L051 # GE1L251);
GE1_data_supr0[0] = DFFE(GE1_data_supr0[0]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_data_supr0[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[1]
--operation mode is normal

GE1_data_supr0[1]_lut_out = GE1L541 # GE1L7211Q & (GE1L641 # GE1L841);
GE1_data_supr0[1] = DFFE(GE1_data_supr0[1]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1L0201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7849
--operation mode is normal

GE1L0201 = !GE1_same_value_count[9] # !GE1_same_value_count[0] # !GE1_same_value_count[1] # !GE1_same_value_count[3];


--GE1L1201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7850
--operation mode is normal

GE1L1201 = !GE1_same_value_count[2] # !GE1_same_value_count[4] # !GE1_same_value_count[5] # !GE1_same_value_count[7];


--GE1L2201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7851
--operation mode is normal

GE1L2201 = !GE1_same_value_count[6] # !GE1_same_value_count[8];


--GE1_data_supr0[5] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[5]
--operation mode is normal

GE1_data_supr0[5]_lut_out = GE1L921 # GE1L7211Q & (GE1L031 # GE1L231);
GE1_data_supr0[5] = DFFE(GE1_data_supr0[5]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_data_supr0[4] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[4]
--operation mode is normal

GE1_data_supr0[4]_lut_out = GE1L331 # GE1L7211Q & (GE1L431 # GE1L631);
GE1_data_supr0[4] = DFFE(GE1_data_supr0[4]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE1_data_supr0[9] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|data_supr0[9]
--operation mode is normal

GE1_data_supr0[9]_lut_out = GE1L311 # GE1L7211Q & (GE1L411 # GE1L611);
GE1_data_supr0[9] = DFFE(GE1_data_supr0[9]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--FE2_charge_stamp_generator_state is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|charge_stamp_generator_state
--operation mode is normal

FE2_charge_stamp_generator_state_lut_out = BE2L1Q;
FE2_charge_stamp_generator_state = DFFE(FE2_charge_stamp_generator_state_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--FE2_fadc_postpeak0[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[9]
--operation mode is normal

FE2_fadc_postpeak0[9]_lut_out = FE2_charge_stamp_generator_state & (FE2L67 & RD1L01Q # !FE2L67 & FE2_fadc_postpeak0[9]);
FE2_fadc_postpeak0[9] = DFFE(FE2_fadc_postpeak0[9]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L87);


--FE2_fadc_postpeak0[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[8]
--operation mode is normal

FE2_fadc_postpeak0[8]_lut_out = FE2_charge_stamp_generator_state & (FE2L67 & RD1L9Q # !FE2L67 & FE2_fadc_postpeak0[8]);
FE2_fadc_postpeak0[8] = DFFE(FE2_fadc_postpeak0[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L87);


--FE2_fadc_peak0[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[9]
--operation mode is normal

FE2_fadc_peak0[9]_lut_out = FE2_charge_stamp_generator_state & RD1L01Q;
FE2_fadc_peak0[9] = DFFE(FE2_fadc_peak0[9]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2L601 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~142
--operation mode is normal

FE2L601 = !R23_sload_path[5] & !R23_sload_path[6] & !R23_sload_path[7];


--FE2L97 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~118
--operation mode is normal

FE2L97 = !R23_sload_path[2] & !R23_sload_path[3];


--FE2L08 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~119
--operation mode is normal

FE2L08 = FE2L97 & R23_sload_path[0] & R23_sload_path[4] & !R23_sload_path[1];


--FE2L18 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~120
--operation mode is normal

FE2L18 = FE2_charge_stamp_generator_state & FE2L601 & FE2L08 # !FE2_charge_stamp_generator_state & BE2L1Q;


--FE2_fadc_peak0[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[8]
--operation mode is normal

FE2_fadc_peak0[8]_lut_out = FE2_charge_stamp_generator_state & RD1L9Q;
FE2_fadc_peak0[8] = DFFE(FE2_fadc_peak0[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_peak0[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[7]
--operation mode is normal

FE2_fadc_peak0[7]_lut_out = FE2_charge_stamp_generator_state & RD1L8Q;
FE2_fadc_peak0[7] = DFFE(FE2_fadc_peak0[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_postpeak0[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[1]
--operation mode is normal

FE2_fadc_postpeak0[1]_lut_out = FE2_charge_stamp_generator_state & (FE2L67 & RD1L2Q # !FE2L67 & FE2_fadc_postpeak0[1]);
FE2_fadc_postpeak0[1] = DFFE(FE2_fadc_postpeak0[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L87);


--FE2_fadc_postpeak0[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[0]
--operation mode is normal

FE2_fadc_postpeak0[0]_lut_out = FE2_charge_stamp_generator_state & (FE2L67 & RD1L1Q # !FE2L67 & FE2_fadc_postpeak0[0]);
FE2_fadc_postpeak0[0] = DFFE(FE2_fadc_postpeak0[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L87);


--FE2_fadc_prepeak0[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[7]
--operation mode is normal

FE2_fadc_prepeak0[7]_lut_out = FE2_fadc_prev[7] & FE2_charge_stamp_generator_state;
FE2_fadc_prepeak0[7] = DFFE(FE2_fadc_prepeak0[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_prepeak0[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[6]
--operation mode is normal

FE2_fadc_prepeak0[6]_lut_out = FE2_fadc_prev[6] & FE2_charge_stamp_generator_state;
FE2_fadc_prepeak0[6] = DFFE(FE2_fadc_prepeak0[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--GE2_data_supr0[7] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[7]
--operation mode is normal

GE2_data_supr0[7]_lut_out = GE2L121 # GE2L9211Q & (GE2L221 # GE2L421);
GE2_data_supr0[7] = DFFE(GE2_data_supr0[7]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L83 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]~99
--operation mode is normal

GE2L83 = !GE2L8211Q & !GE2L7211Q;


--GE2L93 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_t0[0]~100
--operation mode is normal

GE2L93 = !K1L4Q & (GE2L9211Q # !GE2L5211Q # !GE2L83);


--GE2_data_supr0[6] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[6]
--operation mode is normal

GE2_data_supr0[6]_lut_out = GE2L521 # GE2L9211Q & (GE2L621 # GE2L821);
GE2_data_supr0[6] = DFFE(GE2_data_supr0[6]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_data_supr0[8] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[8]
--operation mode is normal

GE2_data_supr0[8]_lut_out = GE2L711 # GE2L9211Q & (GE2L811 # GE2L021);
GE2_data_supr0[8] = DFFE(GE2_data_supr0[8]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_data_supr0[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[3]
--operation mode is normal

GE2_data_supr0[3]_lut_out = GE2L731 # GE2L9211Q & (GE2L831 # GE2L041);
GE2_data_supr0[3] = DFFE(GE2_data_supr0[3]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_data_supr0[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[2]
--operation mode is normal

GE2_data_supr0[2]_lut_out = GE2L141 # GE2L9211Q & (GE2L241 # GE2L441);
GE2_data_supr0[2] = DFFE(GE2_data_supr0[2]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_data_supr0[0] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[0]
--operation mode is normal

GE2_data_supr0[0]_lut_out = GE2L941 # GE2L9211Q & (GE2L051 # GE2L251);
GE2_data_supr0[0] = DFFE(GE2_data_supr0[0]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_data_supr0[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[1]
--operation mode is normal

GE2_data_supr0[1]_lut_out = GE2L541 # GE2L9211Q & (GE2L641 # GE2L841);
GE2_data_supr0[1] = DFFE(GE2_data_supr0[1]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2L2201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7861
--operation mode is normal

GE2L2201 = !GE2_same_value_count[9] # !GE2_same_value_count[0] # !GE2_same_value_count[1] # !GE2_same_value_count[3];


--GE2L3201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7862
--operation mode is normal

GE2L3201 = !GE2_same_value_count[2] # !GE2_same_value_count[4] # !GE2_same_value_count[5] # !GE2_same_value_count[7];


--GE2L4201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7863
--operation mode is normal

GE2L4201 = !GE2_same_value_count[6] # !GE2_same_value_count[8];


--GE2_data_supr0[5] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[5]
--operation mode is normal

GE2_data_supr0[5]_lut_out = GE2L921 # GE2L9211Q & (GE2L031 # GE2L231);
GE2_data_supr0[5] = DFFE(GE2_data_supr0[5]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_data_supr0[4] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[4]
--operation mode is normal

GE2_data_supr0[4]_lut_out = GE2L331 # GE2L9211Q & (GE2L431 # GE2L631);
GE2_data_supr0[4] = DFFE(GE2_data_supr0[4]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--GE2_data_supr0[9] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|data_supr0[9]
--operation mode is normal

GE2_data_supr0[9]_lut_out = GE2L311 # GE2L9211Q & (GE2L411 # GE2L611);
GE2_data_supr0[9] = DFFE(GE2_data_supr0[9]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , );


--FE1_fadc_peak0[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[1]
--operation mode is normal

FE1_fadc_peak0[1]_lut_out = FE1_charge_stamp_generator_state & RD1L2Q;
FE1_fadc_peak0[1] = DFFE(FE1_fadc_peak0[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_peak0[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[0]
--operation mode is normal

FE1_fadc_peak0[0]_lut_out = FE1_charge_stamp_generator_state & RD1L1Q;
FE1_fadc_peak0[0] = DFFE(FE1_fadc_peak0[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_prepeak0[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[8]
--operation mode is normal

FE1_fadc_prepeak0[8]_lut_out = FE1_fadc_prev[8] & FE1_charge_stamp_generator_state;
FE1_fadc_prepeak0[8] = DFFE(FE1_fadc_prepeak0[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--XD1_header_1.chargestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[1]
--operation mode is normal

XD1_header_1.chargestamp[1]_lut_out = FE1_fadc_postpeak[1];
XD1_header_1.chargestamp[1] = DFFE(XD1_header_1.chargestamp[1]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[1]
--operation mode is normal

XD1_header_0.chargestamp[1]_lut_out = FE1_fadc_postpeak[1];
XD1_header_0.chargestamp[1] = DFFE(XD1_header_0.chargestamp[1]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--FE2_fadc_peak0[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[1]
--operation mode is normal

FE2_fadc_peak0[1]_lut_out = FE2_charge_stamp_generator_state & RD1L2Q;
FE2_fadc_peak0[1] = DFFE(FE2_fadc_peak0[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_peak0[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[0]
--operation mode is normal

FE2_fadc_peak0[0]_lut_out = FE2_charge_stamp_generator_state & RD1L1Q;
FE2_fadc_peak0[0] = DFFE(FE2_fadc_peak0[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_prepeak0[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[8]
--operation mode is normal

FE2_fadc_prepeak0[8]_lut_out = FE2_fadc_prev[8] & FE2_charge_stamp_generator_state;
FE2_fadc_prepeak0[8] = DFFE(FE2_fadc_prepeak0[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--XD2_header_1.chargestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[1]
--operation mode is normal

XD2_header_1.chargestamp[1]_lut_out = FE2_fadc_postpeak[1];
XD2_header_1.chargestamp[1] = DFFE(XD2_header_1.chargestamp[1]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[1]
--operation mode is normal

XD2_header_0.chargestamp[1]_lut_out = FE2_fadc_postpeak[1];
XD2_header_0.chargestamp[1] = DFFE(XD2_header_0.chargestamp[1]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--FE1_fadc_peak0[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[2]
--operation mode is normal

FE1_fadc_peak0[2]_lut_out = FE1_charge_stamp_generator_state & RD1L3Q;
FE1_fadc_peak0[2] = DFFE(FE1_fadc_peak0[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_prepeak0[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[1]
--operation mode is normal

FE1_fadc_prepeak0[1]_lut_out = FE1_fadc_prev[1] & FE1_charge_stamp_generator_state;
FE1_fadc_prepeak0[1] = DFFE(FE1_fadc_prepeak0[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_prepeak0[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[0]
--operation mode is normal

FE1_fadc_prepeak0[0]_lut_out = FE1_fadc_prev[0] & FE1_charge_stamp_generator_state;
FE1_fadc_prepeak0[0] = DFFE(FE1_fadc_prepeak0[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_postpeak0[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[3]
--operation mode is normal

FE1_fadc_postpeak0[3]_lut_out = FE1_charge_stamp_generator_state & (FE1L67 & RD1L4Q # !FE1L67 & FE1_fadc_postpeak0[3]);
FE1_fadc_postpeak0[3] = DFFE(FE1_fadc_postpeak0[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L87);


--FE1_fadc_postpeak0[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[2]
--operation mode is normal

FE1_fadc_postpeak0[2]_lut_out = FE1_charge_stamp_generator_state & (FE1L67 & RD1L3Q # !FE1L67 & FE1_fadc_postpeak0[2]);
FE1_fadc_postpeak0[2] = DFFE(FE1_fadc_postpeak0[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L87);


--FE1_fadc_prepeak0[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[9]
--operation mode is normal

FE1_fadc_prepeak0[9]_lut_out = FE1_fadc_prev[9] & FE1_charge_stamp_generator_state;
FE1_fadc_prepeak0[9] = DFFE(FE1_fadc_prepeak0[9]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE2_fadc_peak0[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[2]
--operation mode is normal

FE2_fadc_peak0[2]_lut_out = FE2_charge_stamp_generator_state & RD1L3Q;
FE2_fadc_peak0[2] = DFFE(FE2_fadc_peak0[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_prepeak0[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[1]
--operation mode is normal

FE2_fadc_prepeak0[1]_lut_out = FE2_fadc_prev[1] & FE2_charge_stamp_generator_state;
FE2_fadc_prepeak0[1] = DFFE(FE2_fadc_prepeak0[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_prepeak0[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[0]
--operation mode is normal

FE2_fadc_prepeak0[0]_lut_out = FE2_fadc_prev[0] & FE2_charge_stamp_generator_state;
FE2_fadc_prepeak0[0] = DFFE(FE2_fadc_prepeak0[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_postpeak0[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[3]
--operation mode is normal

FE2_fadc_postpeak0[3]_lut_out = FE2_charge_stamp_generator_state & (FE2L67 & RD1L4Q # !FE2L67 & FE2_fadc_postpeak0[3]);
FE2_fadc_postpeak0[3] = DFFE(FE2_fadc_postpeak0[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L87);


--FE2_fadc_postpeak0[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[2]
--operation mode is normal

FE2_fadc_postpeak0[2]_lut_out = FE2_charge_stamp_generator_state & (FE2L67 & RD1L3Q # !FE2L67 & FE2_fadc_postpeak0[2]);
FE2_fadc_postpeak0[2] = DFFE(FE2_fadc_postpeak0[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L87);


--FE2_fadc_prepeak0[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[9]
--operation mode is normal

FE2_fadc_prepeak0[9]_lut_out = FE2_fadc_prev[9] & FE2_charge_stamp_generator_state;
FE2_fadc_prepeak0[9] = DFFE(FE2_fadc_prepeak0[9]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--XD1_header_1.chargestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[3]
--operation mode is normal

XD1_header_1.chargestamp[3]_lut_out = FE1_fadc_postpeak[3];
XD1_header_1.chargestamp[3] = DFFE(XD1_header_1.chargestamp[3]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[3]
--operation mode is normal

XD1_header_0.chargestamp[3]_lut_out = FE1_fadc_postpeak[3];
XD1_header_0.chargestamp[3] = DFFE(XD1_header_0.chargestamp[3]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--FE1_fadc_prepeak0[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[2]
--operation mode is normal

FE1_fadc_prepeak0[2]_lut_out = FE1_fadc_prev[2] & FE1_charge_stamp_generator_state;
FE1_fadc_prepeak0[2] = DFFE(FE1_fadc_prepeak0[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1L28 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~122
--operation mode is normal

FE1L28 = BE1L1Q & !FE1_charge_stamp_generator_state;


--FE1L38 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~123
--operation mode is normal

FE1L38 = FE1_charge_stamp_generator_state & !R62_sload_path[5] & !R62_sload_path[6] & !R62_sload_path[7];


--FE1L48 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i367~39
--operation mode is normal

FE1L48 = FE1L28 # FE1L501 & FE1L38 & !R62_sload_path[4];


--FE1_fadc_peak0[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[3]
--operation mode is normal

FE1_fadc_peak0[3]_lut_out = FE1_charge_stamp_generator_state & RD1L4Q;
FE1_fadc_peak0[3] = DFFE(FE1_fadc_peak0[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE2_fadc_peak0[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[3]
--operation mode is normal

FE2_fadc_peak0[3]_lut_out = FE2_charge_stamp_generator_state & RD1L4Q;
FE2_fadc_peak0[3] = DFFE(FE2_fadc_peak0[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_prepeak0[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[2]
--operation mode is normal

FE2_fadc_prepeak0[2]_lut_out = FE2_fadc_prev[2] & FE2_charge_stamp_generator_state;
FE2_fadc_prepeak0[2] = DFFE(FE2_fadc_prepeak0[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_postpeak0[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[4]
--operation mode is normal

FE2_fadc_postpeak0[4]_lut_out = FE2_charge_stamp_generator_state & (FE2L67 & RD1L5Q # !FE2L67 & FE2_fadc_postpeak0[4]);
FE2_fadc_postpeak0[4] = DFFE(FE2_fadc_postpeak0[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L87);


--FE2L28 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~122
--operation mode is normal

FE2L28 = BE2L1Q & !FE2_charge_stamp_generator_state;


--FE2L38 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i362~123
--operation mode is normal

FE2L38 = FE2_charge_stamp_generator_state & !R23_sload_path[5] & !R23_sload_path[6] & !R23_sload_path[7];


--FE2L48 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i367~39
--operation mode is normal

FE2L48 = FE2L28 # FE2L501 & FE2L38 & !R23_sload_path[4];


--FE1_fadc_peak0[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[4]
--operation mode is normal

FE1_fadc_peak0[4]_lut_out = FE1_charge_stamp_generator_state & RD1L5Q;
FE1_fadc_peak0[4] = DFFE(FE1_fadc_peak0[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_prepeak0[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[3]
--operation mode is normal

FE1_fadc_prepeak0[3]_lut_out = FE1_fadc_prev[3] & FE1_charge_stamp_generator_state;
FE1_fadc_prepeak0[3] = DFFE(FE1_fadc_prepeak0[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_postpeak0[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[5]
--operation mode is normal

FE1_fadc_postpeak0[5]_lut_out = FE1_charge_stamp_generator_state & (FE1L67 & RD1L6Q # !FE1L67 & FE1_fadc_postpeak0[5]);
FE1_fadc_postpeak0[5] = DFFE(FE1_fadc_postpeak0[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L87);


--FE1_fadc_postpeak0[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[4]
--operation mode is normal

FE1_fadc_postpeak0[4]_lut_out = FE1_charge_stamp_generator_state & (FE1L67 & RD1L5Q # !FE1L67 & FE1_fadc_postpeak0[4]);
FE1_fadc_postpeak0[4] = DFFE(FE1_fadc_postpeak0[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L87);


--FE2_fadc_peak0[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[4]
--operation mode is normal

FE2_fadc_peak0[4]_lut_out = FE2_charge_stamp_generator_state & RD1L5Q;
FE2_fadc_peak0[4] = DFFE(FE2_fadc_peak0[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_prepeak0[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[3]
--operation mode is normal

FE2_fadc_prepeak0[3]_lut_out = FE2_fadc_prev[3] & FE2_charge_stamp_generator_state;
FE2_fadc_prepeak0[3] = DFFE(FE2_fadc_prepeak0[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_postpeak0[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[5]
--operation mode is normal

FE2_fadc_postpeak0[5]_lut_out = FE2_charge_stamp_generator_state & (FE2L67 & RD1L6Q # !FE2L67 & FE2_fadc_postpeak0[5]);
FE2_fadc_postpeak0[5] = DFFE(FE2_fadc_postpeak0[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L87);


--FE1_fadc_peak0[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[5]
--operation mode is normal

FE1_fadc_peak0[5]_lut_out = FE1_charge_stamp_generator_state & RD1L6Q;
FE1_fadc_peak0[5] = DFFE(FE1_fadc_peak0[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_prepeak0[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[4]
--operation mode is normal

FE1_fadc_prepeak0[4]_lut_out = FE1_fadc_prev[4] & FE1_charge_stamp_generator_state;
FE1_fadc_prepeak0[4] = DFFE(FE1_fadc_prepeak0[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_postpeak0[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[6]
--operation mode is normal

FE1_fadc_postpeak0[6]_lut_out = FE1_charge_stamp_generator_state & (FE1L67 & RD1L7Q # !FE1L67 & FE1_fadc_postpeak0[6]);
FE1_fadc_postpeak0[6] = DFFE(FE1_fadc_postpeak0[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L87);


--FE2_fadc_peak0[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[5]
--operation mode is normal

FE2_fadc_peak0[5]_lut_out = FE2_charge_stamp_generator_state & RD1L6Q;
FE2_fadc_peak0[5] = DFFE(FE2_fadc_peak0[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_prepeak0[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[4]
--operation mode is normal

FE2_fadc_prepeak0[4]_lut_out = FE2_fadc_prev[4] & FE2_charge_stamp_generator_state;
FE2_fadc_prepeak0[4] = DFFE(FE2_fadc_prepeak0[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_postpeak0[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[6]
--operation mode is normal

FE2_fadc_postpeak0[6]_lut_out = FE2_charge_stamp_generator_state & (FE2L67 & RD1L7Q # !FE2L67 & FE2_fadc_postpeak0[6]);
FE2_fadc_postpeak0[6] = DFFE(FE2_fadc_postpeak0[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L87);


--FE1_fadc_peak0[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[6]
--operation mode is normal

FE1_fadc_peak0[6]_lut_out = FE1_charge_stamp_generator_state & RD1L7Q;
FE1_fadc_peak0[6] = DFFE(FE1_fadc_peak0[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--FE1_fadc_prepeak0[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[5]
--operation mode is normal

FE1_fadc_prepeak0[5]_lut_out = FE1_fadc_prev[5] & FE1_charge_stamp_generator_state;
FE1_fadc_prepeak0[5] = DFFE(FE1_fadc_prepeak0[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L48);


--XD1_header_1.chargestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[6]
--operation mode is normal

XD1_header_1.chargestamp[6]_lut_out = FE1_fadc_postpeak[6];
XD1_header_1.chargestamp[6] = DFFE(XD1_header_1.chargestamp[6]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[6]
--operation mode is normal

XD1_header_0.chargestamp[6]_lut_out = FE1_fadc_postpeak[6];
XD1_header_0.chargestamp[6] = DFFE(XD1_header_0.chargestamp[6]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--FE2_fadc_peak0[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_peak0[6]
--operation mode is normal

FE2_fadc_peak0[6]_lut_out = FE2_charge_stamp_generator_state & RD1L7Q;
FE2_fadc_peak0[6] = DFFE(FE2_fadc_peak0[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--FE2_fadc_prepeak0[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prepeak0[5]
--operation mode is normal

FE2_fadc_prepeak0[5]_lut_out = FE2_fadc_prev[5] & FE2_charge_stamp_generator_state;
FE2_fadc_prepeak0[5] = DFFE(FE2_fadc_prepeak0[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L48);


--XD2_header_1.chargestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[6]
--operation mode is normal

XD2_header_1.chargestamp[6]_lut_out = FE2_fadc_postpeak[6];
XD2_header_1.chargestamp[6] = DFFE(XD2_header_1.chargestamp[6]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[6]
--operation mode is normal

XD2_header_0.chargestamp[6]_lut_out = FE2_fadc_postpeak[6];
XD2_header_0.chargestamp[6] = DFFE(XD2_header_0.chargestamp[6]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--XD1_header_1.chargestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[31]
--operation mode is normal

XD1_header_1.chargestamp[31]_lut_out = FE1_peak_range;
XD1_header_1.chargestamp[31] = DFFE(XD1_header_1.chargestamp[31]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[31]
--operation mode is normal

XD1_header_0.chargestamp[31]_lut_out = FE1_peak_range;
XD1_header_0.chargestamp[31] = DFFE(XD1_header_0.chargestamp[31]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--GE1L116 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2162~1042
--operation mode is normal

GE1L116 = GE1L857 & GE1_ring_data[9] & !GE1L957 # !GE1L857 & GE1_ring_data[7];


--GE1L216 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2162~1043
--operation mode is normal

GE1L216 = GE1L946 & (GE1L769 & GE1_h_compr_data[7] # !GE1L769 & GE1_ring_data[15]);


--GE1L316 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2162~1044
--operation mode is normal

GE1L316 = GE1L067 & GE1_ring_data[13] & !GE1L167 # !GE1L067 & GE1_ring_data[11];


--GE1L416 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2162~1046
--operation mode is normal

GE1L416 = (GE1L116 # GE1L846 & (GE1L216 # GE1L316)) & CASCADE(GE1L356);


--XD2_header_1.chargestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.chargestamp[7]
--operation mode is normal

XD2_header_1.chargestamp[7]_lut_out = FE2_fadc_postpeak[7];
XD2_header_1.chargestamp[7] = DFFE(XD2_header_1.chargestamp[7]_lut_out, GLOBAL(UE1_outclock1), , , XD2L511);


--XD2_header_0.chargestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.chargestamp[7]
--operation mode is normal

XD2_header_0.chargestamp[7]_lut_out = FE2_fadc_postpeak[7];
XD2_header_0.chargestamp[7] = DFFE(XD2_header_0.chargestamp[7]_lut_out, GLOBAL(UE1_outclock1), , , XD2L2);


--GE2L416 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2162~1042
--operation mode is normal

GE2L416 = GE2L067 & GE2_ring_data[9] & !GE2L167 # !GE2L067 & GE2_ring_data[7];


--GE2L516 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2162~1043
--operation mode is normal

GE2L516 = GE2L256 & (GE2L969 & GE2_h_compr_data[7] # !GE2L969 & GE2_ring_data[15]);


--GE2L616 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2162~1044
--operation mode is normal

GE2L616 = GE2L267 & GE2_ring_data[13] & !GE2L367 # !GE2L267 & GE2_ring_data[11];


--GE2L716 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2162~1046
--operation mode is normal

GE2L716 = (GE2L416 # GE2L156 & (GE2L516 # GE2L616)) & CASCADE(GE2L656);


--HB1_srg[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[2]
--operation mode is normal

HB1_srg[2]_lut_out = HB1L42 # HB1L24Q & SB1_dffs[2];
HB1_srg[2] = DFFE(HB1_srg[2]_lut_out, GLOBAL(UE1_outclock0), , , HB1L82);


--HB1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~721
--operation mode is normal

HB1L32 = HB1_srg[2] & (HB1L34Q # HB1_srg[3] & !HB1L14Q) # !HB1_srg[2] & HB1_srg[3] & !HB1L14Q;


--SB3_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

SB3_dffs[5]_lut_out = L1_COMM_ctrl_local.id[5] & (SB3_dffs[6] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[5] & SB3_dffs[6] & !XC1_ID_LOAD;
SB3_dffs[5] = DFFE(SB3_dffs[5]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--CC2_SRG[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5]
--operation mode is normal

CC2_SRG[5]_lut_out = XC1_STF # SC1_crc32_en & CC2_i8 # !SC1_crc32_en & CC2_SRG[5];
CC2_SRG[5] = DFFE(CC2_SRG[5]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_SRG[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29]
--operation mode is normal

CC2_SRG[29]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[28] # !SC1_crc32_en & CC2_SRG[29];
CC2_SRG[29] = DFFE(CC2_SRG[29]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--SC1_srg[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[6]
--operation mode is normal

SC1_srg[6]_lut_out = SC1L22 # SC1L91 & SC1L25Q;
SC1_srg[6] = DFFE(SC1_srg[6]_lut_out, GLOBAL(UE1_outclock0), , , SC1L34);


--SC1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~834
--operation mode is normal

SC1L02 = SC1_srg[6] & (SC1L35Q # SC1_srg[7] & !SC1L15Q) # !SC1_srg[6] & SC1_srg[7] & !SC1L15Q;


--SC1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~835
--operation mode is normal

SC1L12 = ED08L2 & (ED97L2 # XC1L79Q) # !ED08L2 & ED97L2 & !XC1L79Q;


--SC1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0]~7
--operation mode is normal

SC1L34 = !XC1_STF & !T1_CLR_BUF;


--CC2_SRG[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21]
--operation mode is normal

CC2_SRG[21]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[20] # !SC1_crc32_en & CC2_SRG[21];
CC2_SRG[21] = DFFE(CC2_SRG[21]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_i15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i15
--operation mode is normal

CC2_i15 = CC2_SRG[21] $ CC2_SRG[31];


--CC2_SRG[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13]
--operation mode is normal

CC2_SRG[13]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[12] # !SC1_crc32_en & CC2_SRG[13];
CC2_SRG[13] = DFFE(CC2_SRG[13]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_i11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i11
--operation mode is normal

CC2_i11 = CC2_SRG[31] $ CC2_SRG[9];


--CC2_i6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i6
--operation mode is normal

CC2_i6 = CC2_SRG[31] $ CC2_SRG[1];


--CC2_i17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i17
--operation mode is normal

CC2_i17 = CC2_SRG[31] $ CC2_SRG[25];


--SB2_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

SB2_dffs[5]_lut_out = R34_sload_path[5] & (SB2_dffs[6] # W1L91Q) # !R34_sload_path[5] & SB2_dffs[6] & !W1L91Q;
SB2_dffs[5] = DFFE(SB2_dffs[5]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5]
--operation mode is normal

SB5_dffs[5]_lut_out = R34_sload_path[5] & (SB5_dffs[6] # EC1L9Q) # !R34_sload_path[5] & SB5_dffs[6] & !EC1L9Q;
SB5_dffs[5] = DFFE(SB5_dffs[5]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--CC2_SRG[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11]
--operation mode is normal

CC2_SRG[11]_lut_out = XC1_STF # SC1_crc32_en & CC2_i12 # !SC1_crc32_en & CC2_SRG[11];
CC2_SRG[11] = DFFE(CC2_SRG[11]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_SRG[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3]
--operation mode is normal

CC2_SRG[3]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[2] # !SC1_crc32_en & CC2_SRG[3];
CC2_SRG[3] = DFFE(CC2_SRG[3]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--ED04L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

ED04L1 = XC1L97Q # XC1L27Q & CC2_SRG[11] # !XC1L27Q & CC2_SRG[3];


--CC2_SRG[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27]
--operation mode is normal

CC2_SRG[27]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[26] # !SC1_crc32_en & CC2_SRG[27];
CC2_SRG[27] = DFFE(CC2_SRG[27]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_SRG[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19]
--operation mode is normal

CC2_SRG[19]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[18] # !SC1_crc32_en & CC2_SRG[19];
CC2_SRG[19] = DFFE(CC2_SRG[19]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--ED04L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

ED04L2 = (XC1L27Q & CC2_SRG[27] # !XC1L27Q & CC2_SRG[19] # !XC1L97Q) & CASCADE(ED04L1);


--ED93L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

ED93L1 = XC1L97Q # XC1L27Q & EF1_portadataout[11] # !XC1L27Q & EF1_portadataout[3];


--ED93L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

ED93L2 = (XC1L27Q & EF1_portadataout[27] # !XC1L27Q & EF1_portadataout[19] # !XC1L97Q) & CASCADE(ED93L1);


--ED24L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3
--operation mode is normal

ED24L1 = XC1L27Q # XC1L97Q;


--ED24L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

ED24L2 = (XC1L27Q & SB2_dffs[3] # !XC1L27Q & SB5_dffs[3] # !XC1L97Q) & CASCADE(ED24L1);


--ED14L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

ED14L1 = XC1L97Q # T1_SND_ID & !XC1L27Q;


--ED14L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~99
--operation mode is normal

ED14L2 = (XC1L27Q & !T1L63 # !XC1L27Q & R41_pre_out[3] # !XC1L97Q) & CASCADE(ED14L1);


--NC1_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5]
NC1_q[5]_data_in = COM_AD_D[7];
NC1_q[5]_write_enable = LC1_valid_wreq;
NC1_q[5]_clock_0 = GLOBAL(UE1_outclock0);
NC1_q[5]_clock_1 = GLOBAL(UE1_outclock0);
NC1_q[5]_clear_0 = !EC1L41Q;
NC1_q[5]_clock_enable_1 = LC1_valid_rreq;
NC1_q[5]_write_address = WR_ADDR(R21_sload_path[0], R21_sload_path[1], R21_sload_path[2], R21_sload_path[3], R21_sload_path[4], R21_sload_path[5]);
NC1_q[5]_read_address = RD_ADDR(NC1L21, R11_sload_path[0], R11_sload_path[1], R11_sload_path[2], R11_sload_path[3], R11_sload_path[4]);
NC1_q[5] = MEMORY_SEGMENT(NC1_q[5]_data_in, NC1_q[5]_write_enable, NC1_q[5]_clock_0, NC1_q[5]_clock_1, NC1_q[5]_clear_0, , , NC1_q[5]_clock_enable_1, VCC, NC1_q[5]_write_address, NC1_q[5]_read_address);


--ED26L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

ED26L1 = XC1L97Q # NC1_q[5] & !XC1L27Q;


--ED26L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

ED26L2 = (SB3_dffs[5] & !XC1L27Q # !XC1L97Q) & CASCADE(ED26L1);


--ED16L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

ED16L1 = XC1L49Q # XC1L68Q & ED85L2 # !XC1L68Q & ED75L2;


--ED16L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

ED16L2 = (XC1L68Q & ED06L2 # !XC1L68Q & ED95L2 # !XC1L49Q) & CASCADE(ED16L1);


--SB4_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

SB4_dffs[9]_lut_out = !GD1L9Q # !XC1L63Q;
SB4_dffs[9] = DFFE(SB4_dffs[9]_lut_out, GLOBAL(UE1_outclock0), GD1L7Q, , GD1L8Q);


--LB1_inst10[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[4]
--operation mode is normal

LB1_inst10[4]_lut_out = COM_AD_D[6];
LB1_inst10[4] = DFFE(LB1_inst10[4]_lut_out, GLOBAL(UE1_outclock0), , , );


--NE1L804 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~419
--operation mode is normal

NE1L804 = NE1L633 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE1L014 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~421
--operation mode is normal

NE1L014 = NE1L263 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE1_pre_timer_up[3][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][3]
--operation mode is normal

NE1_pre_timer_up[3][3]_lut_out = NE1L433 & (NE2L985 # !QE2L51Q # !NE2L601);
NE1_pre_timer_up[3][3] = DFFE(NE1_pre_timer_up[3][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[1][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][3]
--operation mode is normal

NE1_pre_timer_up[1][3]_lut_out = NE1L063 & (!QE2L51Q # !NE2L985 # !NE2L601);
NE1_pre_timer_up[1][3] = DFFE(NE1_pre_timer_up[1][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L114 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~422
--operation mode is normal

NE1L114 = NE1L573 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE1L904 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~420
--operation mode is normal

NE1L904 = NE1L943 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE1_pre_timer_up[0][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][3]
--operation mode is normal

NE1_pre_timer_up[0][3]_lut_out = NE1L373 & (NE2L601 # !QE2L51Q # !NE2L985);
NE1_pre_timer_up[0][3] = DFFE(NE1_pre_timer_up[0][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[2][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][3]
--operation mode is normal

NE1_pre_timer_up[2][3]_lut_out = NE1L743 & (NE2L601 # NE2L985 # !QE2L51Q);
NE1_pre_timer_up[2][3] = DFFE(NE1_pre_timer_up[2][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L833 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~356
--operation mode is normal

NE2L833 = NE2L985 & !NE2L601 & L1_LC_ctrl_local.lc_cable_length_up[0][3] # !NE2L985 & (NE2L601 # L1_LC_ctrl_local.lc_cable_length_up[2][3]);


--NE2L933 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~357
--operation mode is normal

NE2L933 = NE2L833 & (L1_LC_ctrl_local.lc_cable_length_up[3][3] # !NE2L601) # !NE2L833 & L1_LC_ctrl_local.lc_cable_length_up[1][3] & NE2L601;


--NE2L623 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~344
--operation mode is normal

NE2L623 = NE2L095 & !NE2L701 & L1_LC_ctrl_local.lc_cable_length_down[0][3] # !NE2L095 & (NE2L701 # L1_LC_ctrl_local.lc_cable_length_down[2][3]);


--NE2L723 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~345
--operation mode is normal

NE2L723 = NE2L623 & (L1_LC_ctrl_local.lc_cable_length_down[3][3] # !NE2L701) # !NE2L623 & L1_LC_ctrl_local.lc_cable_length_down[1][3] & NE2L701;


--NE1L404 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~415
--operation mode is normal

NE1L404 = NE1L482 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE1L604 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~417
--operation mode is normal

NE1L604 = NE1L013 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE1_pre_timer_down[3][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][3]
--operation mode is normal

NE1_pre_timer_down[3][3]_lut_out = NE1L282 & (NE2L095 # !QE1L51Q # !NE2L701);
NE1_pre_timer_down[3][3] = DFFE(NE1_pre_timer_down[3][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[1][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][3]
--operation mode is normal

NE1_pre_timer_down[1][3]_lut_out = NE1L803 & (!QE1L51Q # !NE2L095 # !NE2L701);
NE1_pre_timer_down[1][3] = DFFE(NE1_pre_timer_down[1][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L704 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~418
--operation mode is normal

NE1L704 = NE1L323 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE1L504 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~416
--operation mode is normal

NE1L504 = NE1L792 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE1_pre_timer_down[0][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][3]
--operation mode is normal

NE1_pre_timer_down[0][3]_lut_out = NE1L123 & (NE2L701 # !QE1L51Q # !NE2L095);
NE1_pre_timer_down[0][3] = DFFE(NE1_pre_timer_down[0][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[2][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][3]
--operation mode is normal

NE1_pre_timer_down[2][3]_lut_out = NE1L592 & (NE2L701 # NE2L095 # !QE1L51Q);
NE1_pre_timer_down[2][3] = DFFE(NE1_pre_timer_down[2][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L355 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~563
--operation mode is normal

NE2L355 = NE2L184 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE2L555 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~565
--operation mode is normal

NE2L555 = NE2L705 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE2_pre_timer_up[3][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][3]
--operation mode is normal

NE2_pre_timer_up[3][3]_lut_out = NE2L974 & (NE2L985 # !QE2L51Q # !NE2L601);
NE2_pre_timer_up[3][3] = DFFE(NE2_pre_timer_up[3][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[1][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][3]
--operation mode is normal

NE2_pre_timer_up[1][3]_lut_out = NE2L505 & (!QE2L51Q # !NE2L985 # !NE2L601);
NE2_pre_timer_up[1][3] = DFFE(NE2_pre_timer_up[1][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L655 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~566
--operation mode is normal

NE2L655 = NE2L025 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE2L455 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~564
--operation mode is normal

NE2L455 = NE2L494 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE2_pre_timer_up[0][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][3]
--operation mode is normal

NE2_pre_timer_up[0][3]_lut_out = NE2L815 & (NE2L601 # !QE2L51Q # !NE2L985);
NE2_pre_timer_up[0][3] = DFFE(NE2_pre_timer_up[0][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[2][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][3]
--operation mode is normal

NE2_pre_timer_up[2][3]_lut_out = NE2L294 & (NE2L601 # NE2L985 # !QE2L51Q);
NE2_pre_timer_up[2][3] = DFFE(NE2_pre_timer_up[2][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L945 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~559
--operation mode is normal

NE2L945 = NE2L924 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE2L155 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~561
--operation mode is normal

NE2L155 = NE2L554 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE2_pre_timer_down[3][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][3]
--operation mode is normal

NE2_pre_timer_down[3][3]_lut_out = NE2L724 & (NE2L095 # !QE1L51Q # !NE2L701);
NE2_pre_timer_down[3][3] = DFFE(NE2_pre_timer_down[3][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[1][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][3]
--operation mode is normal

NE2_pre_timer_down[1][3]_lut_out = NE2L354 & (!QE1L51Q # !NE2L095 # !NE2L701);
NE2_pre_timer_down[1][3] = DFFE(NE2_pre_timer_down[1][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L255 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~562
--operation mode is normal

NE2L255 = NE2L864 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE2L055 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~560
--operation mode is normal

NE2L055 = NE2L244 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE2_pre_timer_down[0][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][3]
--operation mode is normal

NE2_pre_timer_down[0][3]_lut_out = NE2L664 & (NE2L701 # !QE1L51Q # !NE2L095);
NE2_pre_timer_down[0][3] = DFFE(NE2_pre_timer_down[0][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[2][3] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][3]
--operation mode is normal

NE2_pre_timer_down[2][3]_lut_out = NE2L044 & (NE2L701 # NE2L095 # !QE1L51Q);
NE2_pre_timer_down[2][3] = DFFE(NE2_pre_timer_down[2][3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--LB1_inst10[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[2]
--operation mode is normal

LB1_inst10[2]_lut_out = COM_AD_D[4];
LB1_inst10[2] = DFFE(LB1_inst10[2]_lut_out, GLOBAL(UE1_outclock0), , , );


--LB1_inst10[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[3]
--operation mode is normal

LB1_inst10[3]_lut_out = COM_AD_D[5];
LB1_inst10[3] = DFFE(LB1_inst10[3]_lut_out, GLOBAL(UE1_outclock0), , , );


--GE2_cmp_data_t0_t1 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|cmp_data_t0_t1
--operation mode is normal

GE2_cmp_data_t0_t1_lut_out = !GE2L9201 & !GE2_i538 & (GE2_data_supr0[8] $ !GE2_data_t0[8]);
GE2_cmp_data_t0_t1 = DFFE(GE2_cmp_data_t0_t1_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2_do_last_count is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|do_last_count
--operation mode is normal

GE2_do_last_count_lut_out = GE2L0301 # GE2_do_last_count & (!GE2L1301 # !GE2L4301);
GE2_do_last_count = DFFE(GE2_do_last_count_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE2L412 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1097~35
--operation mode is normal

GE2L412 = GE2L1411Q & (GE2L9211Q # GE2L5411Q & !GE2L8211Q) # !GE2L1411Q & GE2L5411Q & !GE2L8211Q;


--GE2L092 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1472~1141
--operation mode is normal

GE2L092 = GE2L329 & (GE2L422 # !GE2_l[4]) # !GE2L329 & !GE2L422 & !GE2_l[4];


--GE2L132 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1274~4
--operation mode is normal

GE2L132 = GE2_l[4] $ (GE2L822 & GE2_l[3] & GE2L077 # !GE2L822 & !GE2_l[3]);


--GE2L192 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1472~1142
--operation mode is normal

GE2L192 = GE2L482 & (GE2_i1219 & GE2L092 # !GE2_i1219 & !GE2L132);


--GE2L292 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1472~1143
--operation mode is normal

GE2L292 = GE2L842 & GE2L5801Q & !GE2L613 & !GE2_l[4];


--GE2L392 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1472~1144
--operation mode is normal

GE2L392 = GE2L192 # GE2L292 # GE2L982 & GE2_m[4];


--GE2_m[3] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[3]
--operation mode is normal

GE2_m[3]_lut_out = GE2_st_mach_init & (GE2L692 # GE2L982 & GE2_m[3]);
GE2_m[3] = DFFE(GE2_m[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L791 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1081~31
--operation mode is normal

GE2L791 = GE2L1411Q # GE2L6411Q # GE2L4411Q # !GE2L902;


--GE2L181 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1064~450
--operation mode is normal

GE2L181 = GE2L2411Q & (GE2_init_k # !GE2_k[0]) # !GE2L2411Q & GE2L4411Q & !GE2_k[0];


--GE2L281 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1064~451
--operation mode is normal

GE2L281 = GE2L181 & (GE2_k[0] & !GE2L099 # !GE2_flagged_rl_compr[0]) # !GE2L181 & GE2_k[0] & !GE2L099;


--GE2L381 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1064~452
--operation mode is normal

GE2L381 = GE2_flagged_rl_compr[0] & GE2_j[0] & (GE2L561 # GE2L4411Q);


--GE1_cmp_data_t0_t1 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|cmp_data_t0_t1
--operation mode is normal

GE1_cmp_data_t0_t1_lut_out = !GE1L7201 & !GE1_i538 & (GE1_data_supr0[8] $ !GE1_data_t0[8]);
GE1_cmp_data_t0_t1 = DFFE(GE1_cmp_data_t0_t1_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1_do_last_count is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|do_last_count
--operation mode is normal

GE1_do_last_count_lut_out = GE1L8201 # GE1_do_last_count & (!GE1L9201 # !GE1L2301);
GE1_do_last_count = DFFE(GE1_do_last_count_lut_out, GLOBAL(UE1_outclock0), , , !K1L4Q);


--GE1L412 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1097~35
--operation mode is normal

GE1L412 = GE1L9311Q & (GE1L7211Q # GE1L3411Q & !GE1L6211Q) # !GE1L9311Q & GE1L3411Q & !GE1L6211Q;


--GE1L192 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1472~1148
--operation mode is normal

GE1L192 = GE1L129 & (GE1L422 # !GE1_l[4]) # !GE1L129 & !GE1L422 & !GE1_l[4];


--GE1L132 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1274~4
--operation mode is normal

GE1L132 = GE1_l[4] $ (GE1L822 & GE1_l[3] & GE1L867 # !GE1L822 & !GE1_l[3]);


--GE1L292 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1472~1149
--operation mode is normal

GE1L292 = GE1L582 & (GE1_i1219 & GE1L192 # !GE1_i1219 & !GE1L132);


--GE1L392 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1472~1150
--operation mode is normal

GE1L392 = GE1L942 & GE1L3801Q & !GE1L713 & !GE1_l[4];


--GE1L492 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1472~1151
--operation mode is normal

GE1L492 = GE1L292 # GE1L392 # GE1L092 & GE1_m[4];


--GE1_m[3] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[3]
--operation mode is normal

GE1_m[3]_lut_out = GE1_st_mach_init & (GE1L792 # GE1L092 & GE1_m[3]);
GE1_m[3] = DFFE(GE1_m[3]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L791 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1081~31
--operation mode is normal

GE1L791 = GE1L9311Q # GE1L4411Q # GE1L2411Q # !GE1L902;


--GE1L181 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1064~450
--operation mode is normal

GE1L181 = GE1L0411Q & (GE1_init_k # !GE1_k[0]) # !GE1L0411Q & GE1L2411Q & !GE1_k[0];


--GE1L281 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1064~451
--operation mode is normal

GE1L281 = GE1L181 & (GE1_k[0] & !GE1L789 # !GE1_flagged_rl_compr[0]) # !GE1L181 & GE1_k[0] & !GE1L789;


--GE1L381 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1064~452
--operation mode is normal

GE1L381 = GE1_flagged_rl_compr[0] & GE1_j[0] & (GE1L561 # GE1L2411Q);


--FE1_post_peak_flag is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|post_peak_flag
--operation mode is normal

FE1_post_peak_flag_lut_out = FE1_charge_stamp_generator_state & (FE1L58 # FE1L501 & !FE1L68);
FE1_post_peak_flag = DFFE(FE1_post_peak_flag_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L87);


--FE1L68 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~36
--operation mode is normal

FE1L68 = R62_sload_path[4] # R62_sload_path[5] # R62_sload_path[6] # R62_sload_path[7];


--FE1L67 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i239~111
--operation mode is normal

FE1L67 = FE1_post_peak_flag & (FE1L68 & FE1L901 # !FE1L68 & !FE1L501);


--FE1L701 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~143
--operation mode is normal

FE1L701 = R62_sload_path[4] & (R62_sload_path[0] # R62_sload_path[1] # !FE1L97);


--FE1L87 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i335~228
--operation mode is normal

FE1L87 = FE1_charge_stamp_generator_state & FE1L601 & !FE1L701 # !FE1_charge_stamp_generator_state & BE1L1Q;


--FE1_fadc_prev[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[7]
--operation mode is normal

FE1_fadc_prev[7]_lut_out = RD1L8Q;
FE1_fadc_prev[7] = DFFE(FE1_fadc_prev[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L77);


--FE1_fadc_prev[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[6]
--operation mode is normal

FE1_fadc_prev[6]_lut_out = RD1L7Q;
FE1_fadc_prev[6] = DFFE(FE1_fadc_prev[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L77);


--GE1L121 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i728~568
--operation mode is normal

GE1L121 = GE1_data_supr0[7] & GE1L3211Q & !GE1L7211Q;


--GE1L696 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2484~12
--operation mode is normal

GE1L696 = NC7_q[7] & (NC6_q[7] # R82_sload_path[1]) # !NC7_q[7] & NC6_q[7] & !R82_sload_path[1];


--GE1L211 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i726~577
--operation mode is normal

GE1L211 = GE1_atwd_bfr_en & !GE1_atwd_ch_count[2] & !GE1_fadc_bfr_en;


--GE1L011 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i679~103
--operation mode is normal

GE1L011 = R72_counter_cell[4] # R72_counter_cell[5] # R72_counter_cell[6] # R72_counter_cell[7];


--GE1L801 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i679~65
--operation mode is normal

GE1L801 = GE1_atwd_ch_count[1] & (GE1_atwd_ch_count[0] # !GE1L638) # !GE1_atwd_ch_count[1] & !GE1_atwd_ch_count[0] & !GE1L718;


--GE1L901 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i679~66
--operation mode is normal

GE1L901 = GE1L801 & (!GE1L478 # !GE1_atwd_ch_count[0]) # !GE1L801 & !GE1L558 & GE1_atwd_ch_count[0];


--GE1L221 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i728~569
--operation mode is normal

GE1L221 = GE1L696 & GE1L211 & (!GE1L901 # !GE1L011);


--GE1_i681 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i681
--operation mode is normal

GE1_i681 = GE1_fadc_bfr_en & !GE1_atwd_bfr_en;


--GE1L586 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2316~12
--operation mode is normal

GE1L586 = NC8_q[7] & (NC9_q[7] # R92_counter_cell[1]) # !NC8_q[7] & NC9_q[7] & !R92_counter_cell[1];


--R92L91 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[8]~191
--operation mode is normal

R92L91 = R92_counter_cell[4] & R92_counter_cell[5];


--R92L02 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_5|alt_synch_counter:wysi_counter|counter_cell[8]~192
--operation mode is normal

R92L02 = R92L91 & R92_counter_cell[6] & R92_counter_cell[7] & R92_counter_cell[8];


--GE1L321 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i728~570
--operation mode is normal

GE1L321 = GE1_i681 & GE1L586 & (GE1L897 # R92L02);


--GE1L421 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i728~571
--operation mode is normal

GE1L421 = GE1L321 & (GE1_fadc_bfr_en # !GE1_atwd_bfr_en) # !GE1L321 & GE1_data_supr0[7] & (GE1_fadc_bfr_en $ !GE1_atwd_bfr_en);


--GE1L69 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i448~88
--operation mode is normal

GE1L69 = GE1L4411Q # GE1L6211Q;


--GE1L89 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i450~1
--operation mode is normal

GE1L89 = !GE1L69 & R03_counter_cell[7] & (GE1_cmp_data_t0_t1 # !GE1L7211Q);


--GE1L601 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i470~22
--operation mode is normal

GE1L601 = !GE1_cmp_data_t0_t1 & GE1_atwd_bfr_en # !GE1L8211Q;


--GE1L521 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i729~568
--operation mode is normal

GE1L521 = GE1_data_supr0[6] & GE1L3211Q & !GE1L7211Q;


--GE1L796 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2485~12
--operation mode is normal

GE1L796 = NC7_q[6] & (NC6_q[6] # R82_sload_path[1]) # !NC7_q[6] & NC6_q[6] & !R82_sload_path[1];


--GE1L621 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i729~569
--operation mode is normal

GE1L621 = GE1L796 & GE1L211 & (!GE1L901 # !GE1L011);


--GE1L686 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2317~12
--operation mode is normal

GE1L686 = NC8_q[6] & (NC9_q[6] # R92_counter_cell[1]) # !NC8_q[6] & NC9_q[6] & !R92_counter_cell[1];


--GE1L721 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i729~570
--operation mode is normal

GE1L721 = GE1_i681 & GE1L686 & (GE1L897 # R92L02);


--GE1L821 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i729~571
--operation mode is normal

GE1L821 = GE1L721 & (GE1_fadc_bfr_en # !GE1_atwd_bfr_en) # !GE1L721 & GE1_data_supr0[6] & (GE1_fadc_bfr_en $ !GE1_atwd_bfr_en);


--GE1L99 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i451~1
--operation mode is normal

GE1L99 = !GE1L69 & R03_counter_cell[6] & (GE1_cmp_data_t0_t1 # !GE1L7211Q);


--GE1L711 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i727~568
--operation mode is normal

GE1L711 = GE1_data_supr0[8] & GE1L3211Q & !GE1L7211Q;


--GE1L596 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2483~12
--operation mode is normal

GE1L596 = NC7_q[8] & (NC6_q[8] # R82_sload_path[1]) # !NC7_q[8] & NC6_q[8] & !R82_sload_path[1];


--GE1L811 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i727~569
--operation mode is normal

GE1L811 = GE1L596 & GE1L211 & (!GE1L901 # !GE1L011);


--GE1L486 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2315~12
--operation mode is normal

GE1L486 = NC8_q[8] & (NC9_q[8] # R92_counter_cell[1]) # !NC8_q[8] & NC9_q[8] & !R92_counter_cell[1];


--GE1L911 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i727~570
--operation mode is normal

GE1L911 = GE1_i681 & GE1L486 & (GE1L897 # R92L02);


--GE1L021 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i727~571
--operation mode is normal

GE1L021 = GE1L911 & (GE1_fadc_bfr_en # !GE1_atwd_bfr_en) # !GE1L911 & GE1_data_supr0[8] & (GE1_fadc_bfr_en $ !GE1_atwd_bfr_en);


--GE1L79 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i449~1
--operation mode is normal

GE1L79 = !GE1L69 & R03_counter_cell[8] & (GE1_cmp_data_t0_t1 # !GE1L7211Q);


--GE1L731 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i732~568
--operation mode is normal

GE1L731 = GE1_data_supr0[3] & GE1L3211Q & !GE1L7211Q;


--GE1L007 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2488~12
--operation mode is normal

GE1L007 = NC7_q[3] & (NC6_q[3] # R82_sload_path[1]) # !NC7_q[3] & NC6_q[3] & !R82_sload_path[1];


--GE1L831 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i732~569
--operation mode is normal

GE1L831 = GE1L007 & GE1L211 & (!GE1L901 # !GE1L011);


--GE1L986 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2320~12
--operation mode is normal

GE1L986 = NC8_q[3] & (NC9_q[3] # R92_counter_cell[1]) # !NC8_q[3] & NC9_q[3] & !R92_counter_cell[1];


--GE1L931 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i732~570
--operation mode is normal

GE1L931 = GE1_i681 & GE1L986 & (GE1L897 # R92L02);


--GE1L041 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i732~571
--operation mode is normal

GE1L041 = GE1L931 & (GE1_fadc_bfr_en # !GE1_atwd_bfr_en) # !GE1L931 & GE1_data_supr0[3] & (GE1_fadc_bfr_en $ !GE1_atwd_bfr_en);


--GE1L201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i454~1
--operation mode is normal

GE1L201 = !GE1L69 & R03_counter_cell[3] & (GE1_cmp_data_t0_t1 # !GE1L7211Q);


--GE1L141 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i733~568
--operation mode is normal

GE1L141 = GE1_data_supr0[2] & GE1L3211Q & !GE1L7211Q;


--GE1L107 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2489~12
--operation mode is normal

GE1L107 = NC7_q[2] & (NC6_q[2] # R82_sload_path[1]) # !NC7_q[2] & NC6_q[2] & !R82_sload_path[1];


--GE1L241 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i733~569
--operation mode is normal

GE1L241 = GE1L107 & GE1L211 & (!GE1L901 # !GE1L011);


--GE1L096 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2321~12
--operation mode is normal

GE1L096 = NC8_q[2] & (NC9_q[2] # R92_counter_cell[1]) # !NC8_q[2] & NC9_q[2] & !R92_counter_cell[1];


--GE1L341 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i733~570
--operation mode is normal

GE1L341 = GE1_i681 & GE1L096 & (GE1L897 # R92L02);


--GE1L441 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i733~571
--operation mode is normal

GE1L441 = GE1L341 & (GE1_fadc_bfr_en # !GE1_atwd_bfr_en) # !GE1L341 & GE1_data_supr0[2] & (GE1_fadc_bfr_en $ !GE1_atwd_bfr_en);


--GE1L301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i455~1
--operation mode is normal

GE1L301 = !GE1L69 & R03_counter_cell[2] & (GE1_cmp_data_t0_t1 # !GE1L7211Q);


--GE1L941 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i735~568
--operation mode is normal

GE1L941 = GE1_data_supr0[0] & GE1L3211Q & !GE1L7211Q;


--GE1L307 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2491~12
--operation mode is normal

GE1L307 = NC7_q[0] & (NC6_q[0] # R82_sload_path[1]) # !NC7_q[0] & NC6_q[0] & !R82_sload_path[1];


--GE1L051 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i735~569
--operation mode is normal

GE1L051 = GE1L307 & GE1L211 & (!GE1L901 # !GE1L011);


--GE1L296 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2323~12
--operation mode is normal

GE1L296 = NC8_q[0] & (NC9_q[0] # R92_counter_cell[1]) # !NC8_q[0] & NC9_q[0] & !R92_counter_cell[1];


--GE1L151 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i735~570
--operation mode is normal

GE1L151 = GE1_i681 & GE1L296 & (GE1L897 # R92L02);


--GE1L251 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i735~571
--operation mode is normal

GE1L251 = GE1L151 & (GE1_fadc_bfr_en # !GE1_atwd_bfr_en) # !GE1L151 & GE1_data_supr0[0] & (GE1_fadc_bfr_en $ !GE1_atwd_bfr_en);


--GE1L501 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i457~1
--operation mode is normal

GE1L501 = !GE1L69 & R03_counter_cell[0] & (GE1_cmp_data_t0_t1 # !GE1L7211Q);


--GE1L541 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i734~568
--operation mode is normal

GE1L541 = GE1_data_supr0[1] & GE1L3211Q & !GE1L7211Q;


--GE1L207 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2490~12
--operation mode is normal

GE1L207 = NC7_q[1] & (NC6_q[1] # R82_sload_path[1]) # !NC7_q[1] & NC6_q[1] & !R82_sload_path[1];


--GE1L641 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i734~569
--operation mode is normal

GE1L641 = GE1L207 & GE1L211 & (!GE1L901 # !GE1L011);


--GE1L196 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2322~12
--operation mode is normal

GE1L196 = NC8_q[1] & (NC9_q[1] # R92_counter_cell[1]) # !NC8_q[1] & NC9_q[1] & !R92_counter_cell[1];


--GE1L741 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i734~570
--operation mode is normal

GE1L741 = GE1_i681 & GE1L196 & (GE1L897 # R92L02);


--GE1L841 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i734~571
--operation mode is normal

GE1L841 = GE1L741 & (GE1_fadc_bfr_en # !GE1_atwd_bfr_en) # !GE1L741 & GE1_data_supr0[1] & (GE1_fadc_bfr_en $ !GE1_atwd_bfr_en);


--GE1L401 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i456~1
--operation mode is normal

GE1L401 = !GE1L69 & R03_counter_cell[1] & (GE1_cmp_data_t0_t1 # !GE1L7211Q);


--GE1L921 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i730~568
--operation mode is normal

GE1L921 = GE1_data_supr0[5] & GE1L3211Q & !GE1L7211Q;


--GE1L896 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2486~12
--operation mode is normal

GE1L896 = NC7_q[5] & (NC6_q[5] # R82_sload_path[1]) # !NC7_q[5] & NC6_q[5] & !R82_sload_path[1];


--GE1L031 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i730~569
--operation mode is normal

GE1L031 = GE1L896 & GE1L211 & (!GE1L901 # !GE1L011);


--GE1L786 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2318~12
--operation mode is normal

GE1L786 = NC8_q[5] & (NC9_q[5] # R92_counter_cell[1]) # !NC8_q[5] & NC9_q[5] & !R92_counter_cell[1];


--GE1L131 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i730~570
--operation mode is normal

GE1L131 = GE1_i681 & GE1L786 & (GE1L897 # R92L02);


--GE1L231 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i730~571
--operation mode is normal

GE1L231 = GE1L131 & (GE1_fadc_bfr_en # !GE1_atwd_bfr_en) # !GE1L131 & GE1_data_supr0[5] & (GE1_fadc_bfr_en $ !GE1_atwd_bfr_en);


--GE1L001 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i452~1
--operation mode is normal

GE1L001 = !GE1L69 & R03_counter_cell[5] & (GE1_cmp_data_t0_t1 # !GE1L7211Q);


--GE1L331 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i731~568
--operation mode is normal

GE1L331 = GE1_data_supr0[4] & GE1L3211Q & !GE1L7211Q;


--GE1L996 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2487~12
--operation mode is normal

GE1L996 = NC7_q[4] & (NC6_q[4] # R82_sload_path[1]) # !NC7_q[4] & NC6_q[4] & !R82_sload_path[1];


--GE1L431 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i731~569
--operation mode is normal

GE1L431 = GE1L996 & GE1L211 & (!GE1L901 # !GE1L011);


--GE1L886 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2319~12
--operation mode is normal

GE1L886 = NC8_q[4] & (NC9_q[4] # R92_counter_cell[1]) # !NC8_q[4] & NC9_q[4] & !R92_counter_cell[1];


--GE1L531 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i731~570
--operation mode is normal

GE1L531 = GE1_i681 & GE1L886 & (GE1L897 # R92L02);


--GE1L631 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i731~571
--operation mode is normal

GE1L631 = GE1L531 & (GE1_fadc_bfr_en # !GE1_atwd_bfr_en) # !GE1L531 & GE1_data_supr0[4] & (GE1_fadc_bfr_en $ !GE1_atwd_bfr_en);


--GE1L101 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i453~1
--operation mode is normal

GE1L101 = !GE1L69 & R03_counter_cell[4] & (GE1_cmp_data_t0_t1 # !GE1L7211Q);


--GE1L311 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i726~578
--operation mode is normal

GE1L311 = GE1_data_supr0[9] & GE1L3211Q & !GE1L7211Q;


--GE1L496 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2482~12
--operation mode is normal

GE1L496 = NC7_q[9] & (NC6_q[9] # R82_sload_path[1]) # !NC7_q[9] & NC6_q[9] & !R82_sload_path[1];


--GE1L411 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i726~579
--operation mode is normal

GE1L411 = GE1L496 & GE1L211 & (!GE1L901 # !GE1L011);


--GE1L386 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i2314~12
--operation mode is normal

GE1L386 = NC8_q[9] & (NC9_q[9] # R92_counter_cell[1]) # !NC8_q[9] & NC9_q[9] & !R92_counter_cell[1];


--GE1L511 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i726~580
--operation mode is normal

GE1L511 = GE1_i681 & GE1L386 & (GE1L897 # R92L02);


--GE1L611 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i726~581
--operation mode is normal

GE1L611 = GE1L511 & (GE1_fadc_bfr_en # !GE1_atwd_bfr_en) # !GE1L511 & GE1_data_supr0[9] & (GE1_fadc_bfr_en $ !GE1_atwd_bfr_en);


--GE1L59 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i448~1
--operation mode is normal

GE1L59 = !GE1L69 & R03_counter_cell[9] & (GE1_cmp_data_t0_t1 # !GE1L7211Q);


--GE1L453 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1117
--operation mode is normal

GE1L453 = GE1_flagged_rl_compr_dly[1] & GE1_j_dly[0] & GE1_j_dly[2] & GE1L679;


--GE1L553 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1118
--operation mode is normal

GE1L553 = GE1_flagged_rl_compr_dly[2] & GE1_j_dly[2] & GE1L679 & !GE1_j_dly[0];


--GE1L653 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1119
--operation mode is normal

GE1L653 = GE1L879 & (GE1_j_dly[0] & GE1_ring_data[16] # !GE1_j_dly[0] & GE1_flagged_rl_compr_dly[0]) # !GE1L879 & GE1_ring_data[16];


--GE1L753 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1122
--operation mode is normal

GE1L753 = (GE1L453 # GE1L553 # GE1L153 & GE1L653) & CASCADE(GE1L744);


--GE1L083 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1792~1105
--operation mode is normal

GE1L083 = GE1L647 & GE1_flagged_rl_compr_dly[3] & !GE1L747 # !GE1L647 & GE1_flagged_rl_compr_dly[4];


--GE1L183 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1792~1106
--operation mode is normal

GE1L183 = GE1L847 & GE1_flagged_rl_compr_dly[1] & !GE1L947 # !GE1L847 & GE1_flagged_rl_compr_dly[2];


--GE1L283 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1792~1111
--operation mode is normal

GE1L283 = (GE1L083 # GE1L005 & (GE1L383 # GE1L183)) & CASCADE(GE1L904);


--FE2_post_peak_flag is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|post_peak_flag
--operation mode is normal

FE2_post_peak_flag_lut_out = FE2_charge_stamp_generator_state & (FE2L58 # FE2L501 & !FE2L68);
FE2_post_peak_flag = DFFE(FE2_post_peak_flag_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L87);


--FE2L68 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~36
--operation mode is normal

FE2L68 = R23_sload_path[4] # R23_sload_path[5] # R23_sload_path[6] # R23_sload_path[7];


--FE2L67 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i239~111
--operation mode is normal

FE2L67 = FE2_post_peak_flag & (FE2L68 & FE2L901 # !FE2L68 & !FE2L501);


--FE2L701 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~143
--operation mode is normal

FE2L701 = R23_sload_path[4] & (R23_sload_path[0] # R23_sload_path[1] # !FE2L97);


--FE2L87 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i335~228
--operation mode is normal

FE2L87 = FE2_charge_stamp_generator_state & FE2L601 & !FE2L701 # !FE2_charge_stamp_generator_state & BE2L1Q;


--FE2_fadc_prev[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[7]
--operation mode is normal

FE2_fadc_prev[7]_lut_out = RD1L8Q;
FE2_fadc_prev[7] = DFFE(FE2_fadc_prev[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L77);


--FE2_fadc_prev[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[6]
--operation mode is normal

FE2_fadc_prev[6]_lut_out = RD1L7Q;
FE2_fadc_prev[6] = DFFE(FE2_fadc_prev[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L77);


--GE2L121 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i728~568
--operation mode is normal

GE2L121 = GE2_data_supr0[7] & GE2L5211Q & !GE2L9211Q;


--GE2L996 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2484~12
--operation mode is normal

GE2L996 = NC51_q[7] & (NC41_q[7] # R43_sload_path[1]) # !NC51_q[7] & NC41_q[7] & !R43_sload_path[1];


--GE2L211 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i726~577
--operation mode is normal

GE2L211 = GE2_atwd_bfr_en & !GE2_atwd_ch_count[2] & !GE2_fadc_bfr_en;


--GE2L011 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i679~103
--operation mode is normal

GE2L011 = R33_counter_cell[4] # R33_counter_cell[5] # R33_counter_cell[6] # R33_counter_cell[7];


--GE2L801 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i679~65
--operation mode is normal

GE2L801 = GE2_atwd_ch_count[1] & (GE2_atwd_ch_count[0] # !GE2L838) # !GE2_atwd_ch_count[1] & !GE2_atwd_ch_count[0] & !GE2L918;


--GE2L901 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i679~66
--operation mode is normal

GE2L901 = GE2L801 & (!GE2L678 # !GE2_atwd_ch_count[0]) # !GE2L801 & !GE2L758 & GE2_atwd_ch_count[0];


--GE2L221 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i728~569
--operation mode is normal

GE2L221 = GE2L996 & GE2L211 & (!GE2L901 # !GE2L011);


--GE2_i681 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i681
--operation mode is normal

GE2_i681 = GE2_fadc_bfr_en & !GE2_atwd_bfr_en;


--GE2L886 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2316~12
--operation mode is normal

GE2L886 = NC61_q[7] & (NC71_q[7] # R53_counter_cell[1]) # !NC61_q[7] & NC71_q[7] & !R53_counter_cell[1];


--R53L91 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]~191
--operation mode is normal

R53L91 = R53_counter_cell[4] & R53_counter_cell[5];


--R53L02 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|lpm_counter:fadc_address_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]~192
--operation mode is normal

R53L02 = R53L91 & R53_counter_cell[6] & R53_counter_cell[7] & R53_counter_cell[8];


--GE2L321 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i728~570
--operation mode is normal

GE2L321 = GE2_i681 & GE2L886 & (GE2L008 # R53L02);


--GE2L421 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i728~571
--operation mode is normal

GE2L421 = GE2L321 & (GE2_fadc_bfr_en # !GE2_atwd_bfr_en) # !GE2L321 & GE2_data_supr0[7] & (GE2_fadc_bfr_en $ !GE2_atwd_bfr_en);


--GE2L69 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i448~88
--operation mode is normal

GE2L69 = GE2L6411Q # GE2L8211Q;


--GE2L89 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i450~1
--operation mode is normal

GE2L89 = !GE2L69 & R63_counter_cell[7] & (GE2_cmp_data_t0_t1 # !GE2L9211Q);


--GE2L601 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i470~22
--operation mode is normal

GE2L601 = !GE2_cmp_data_t0_t1 & GE2_atwd_bfr_en # !GE2L0311Q;


--GE2L521 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i729~568
--operation mode is normal

GE2L521 = GE2_data_supr0[6] & GE2L5211Q & !GE2L9211Q;


--GE2L007 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2485~12
--operation mode is normal

GE2L007 = NC51_q[6] & (NC41_q[6] # R43_sload_path[1]) # !NC51_q[6] & NC41_q[6] & !R43_sload_path[1];


--GE2L621 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i729~569
--operation mode is normal

GE2L621 = GE2L007 & GE2L211 & (!GE2L901 # !GE2L011);


--GE2L986 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2317~12
--operation mode is normal

GE2L986 = NC61_q[6] & (NC71_q[6] # R53_counter_cell[1]) # !NC61_q[6] & NC71_q[6] & !R53_counter_cell[1];


--GE2L721 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i729~570
--operation mode is normal

GE2L721 = GE2_i681 & GE2L986 & (GE2L008 # R53L02);


--GE2L821 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i729~571
--operation mode is normal

GE2L821 = GE2L721 & (GE2_fadc_bfr_en # !GE2_atwd_bfr_en) # !GE2L721 & GE2_data_supr0[6] & (GE2_fadc_bfr_en $ !GE2_atwd_bfr_en);


--GE2L99 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i451~1
--operation mode is normal

GE2L99 = !GE2L69 & R63_counter_cell[6] & (GE2_cmp_data_t0_t1 # !GE2L9211Q);


--GE2L711 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i727~568
--operation mode is normal

GE2L711 = GE2_data_supr0[8] & GE2L5211Q & !GE2L9211Q;


--GE2L896 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2483~12
--operation mode is normal

GE2L896 = NC51_q[8] & (NC41_q[8] # R43_sload_path[1]) # !NC51_q[8] & NC41_q[8] & !R43_sload_path[1];


--GE2L811 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i727~569
--operation mode is normal

GE2L811 = GE2L896 & GE2L211 & (!GE2L901 # !GE2L011);


--GE2L786 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2315~12
--operation mode is normal

GE2L786 = NC61_q[8] & (NC71_q[8] # R53_counter_cell[1]) # !NC61_q[8] & NC71_q[8] & !R53_counter_cell[1];


--GE2L911 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i727~570
--operation mode is normal

GE2L911 = GE2_i681 & GE2L786 & (GE2L008 # R53L02);


--GE2L021 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i727~571
--operation mode is normal

GE2L021 = GE2L911 & (GE2_fadc_bfr_en # !GE2_atwd_bfr_en) # !GE2L911 & GE2_data_supr0[8] & (GE2_fadc_bfr_en $ !GE2_atwd_bfr_en);


--GE2L79 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i449~1
--operation mode is normal

GE2L79 = !GE2L69 & R63_counter_cell[8] & (GE2_cmp_data_t0_t1 # !GE2L9211Q);


--GE2L731 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i732~568
--operation mode is normal

GE2L731 = GE2_data_supr0[3] & GE2L5211Q & !GE2L9211Q;


--GE2L307 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2488~12
--operation mode is normal

GE2L307 = NC51_q[3] & (NC41_q[3] # R43_sload_path[1]) # !NC51_q[3] & NC41_q[3] & !R43_sload_path[1];


--GE2L831 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i732~569
--operation mode is normal

GE2L831 = GE2L307 & GE2L211 & (!GE2L901 # !GE2L011);


--GE2L296 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2320~12
--operation mode is normal

GE2L296 = NC61_q[3] & (NC71_q[3] # R53_counter_cell[1]) # !NC61_q[3] & NC71_q[3] & !R53_counter_cell[1];


--GE2L931 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i732~570
--operation mode is normal

GE2L931 = GE2_i681 & GE2L296 & (GE2L008 # R53L02);


--GE2L041 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i732~571
--operation mode is normal

GE2L041 = GE2L931 & (GE2_fadc_bfr_en # !GE2_atwd_bfr_en) # !GE2L931 & GE2_data_supr0[3] & (GE2_fadc_bfr_en $ !GE2_atwd_bfr_en);


--GE2L201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i454~1
--operation mode is normal

GE2L201 = !GE2L69 & R63_counter_cell[3] & (GE2_cmp_data_t0_t1 # !GE2L9211Q);


--GE2L141 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i733~568
--operation mode is normal

GE2L141 = GE2_data_supr0[2] & GE2L5211Q & !GE2L9211Q;


--GE2L407 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2489~12
--operation mode is normal

GE2L407 = NC51_q[2] & (NC41_q[2] # R43_sload_path[1]) # !NC51_q[2] & NC41_q[2] & !R43_sload_path[1];


--GE2L241 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i733~569
--operation mode is normal

GE2L241 = GE2L407 & GE2L211 & (!GE2L901 # !GE2L011);


--GE2L396 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2321~12
--operation mode is normal

GE2L396 = NC61_q[2] & (NC71_q[2] # R53_counter_cell[1]) # !NC61_q[2] & NC71_q[2] & !R53_counter_cell[1];


--GE2L341 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i733~570
--operation mode is normal

GE2L341 = GE2_i681 & GE2L396 & (GE2L008 # R53L02);


--GE2L441 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i733~571
--operation mode is normal

GE2L441 = GE2L341 & (GE2_fadc_bfr_en # !GE2_atwd_bfr_en) # !GE2L341 & GE2_data_supr0[2] & (GE2_fadc_bfr_en $ !GE2_atwd_bfr_en);


--GE2L301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i455~1
--operation mode is normal

GE2L301 = !GE2L69 & R63_counter_cell[2] & (GE2_cmp_data_t0_t1 # !GE2L9211Q);


--GE2L941 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i735~568
--operation mode is normal

GE2L941 = GE2_data_supr0[0] & GE2L5211Q & !GE2L9211Q;


--GE2L607 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2491~12
--operation mode is normal

GE2L607 = NC51_q[0] & (NC41_q[0] # R43_sload_path[1]) # !NC51_q[0] & NC41_q[0] & !R43_sload_path[1];


--GE2L051 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i735~569
--operation mode is normal

GE2L051 = GE2L607 & GE2L211 & (!GE2L901 # !GE2L011);


--GE2L596 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2323~12
--operation mode is normal

GE2L596 = NC61_q[0] & (NC71_q[0] # R53_counter_cell[1]) # !NC61_q[0] & NC71_q[0] & !R53_counter_cell[1];


--GE2L151 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i735~570
--operation mode is normal

GE2L151 = GE2_i681 & GE2L596 & (GE2L008 # R53L02);


--GE2L251 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i735~571
--operation mode is normal

GE2L251 = GE2L151 & (GE2_fadc_bfr_en # !GE2_atwd_bfr_en) # !GE2L151 & GE2_data_supr0[0] & (GE2_fadc_bfr_en $ !GE2_atwd_bfr_en);


--GE2L501 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i457~1
--operation mode is normal

GE2L501 = !GE2L69 & R63_counter_cell[0] & (GE2_cmp_data_t0_t1 # !GE2L9211Q);


--GE2L541 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i734~568
--operation mode is normal

GE2L541 = GE2_data_supr0[1] & GE2L5211Q & !GE2L9211Q;


--GE2L507 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2490~12
--operation mode is normal

GE2L507 = NC51_q[1] & (NC41_q[1] # R43_sload_path[1]) # !NC51_q[1] & NC41_q[1] & !R43_sload_path[1];


--GE2L641 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i734~569
--operation mode is normal

GE2L641 = GE2L507 & GE2L211 & (!GE2L901 # !GE2L011);


--GE2L496 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2322~12
--operation mode is normal

GE2L496 = NC61_q[1] & (NC71_q[1] # R53_counter_cell[1]) # !NC61_q[1] & NC71_q[1] & !R53_counter_cell[1];


--GE2L741 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i734~570
--operation mode is normal

GE2L741 = GE2_i681 & GE2L496 & (GE2L008 # R53L02);


--GE2L841 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i734~571
--operation mode is normal

GE2L841 = GE2L741 & (GE2_fadc_bfr_en # !GE2_atwd_bfr_en) # !GE2L741 & GE2_data_supr0[1] & (GE2_fadc_bfr_en $ !GE2_atwd_bfr_en);


--GE2L401 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i456~1
--operation mode is normal

GE2L401 = !GE2L69 & R63_counter_cell[1] & (GE2_cmp_data_t0_t1 # !GE2L9211Q);


--GE2L921 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i730~568
--operation mode is normal

GE2L921 = GE2_data_supr0[5] & GE2L5211Q & !GE2L9211Q;


--GE2L107 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2486~12
--operation mode is normal

GE2L107 = NC51_q[5] & (NC41_q[5] # R43_sload_path[1]) # !NC51_q[5] & NC41_q[5] & !R43_sload_path[1];


--GE2L031 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i730~569
--operation mode is normal

GE2L031 = GE2L107 & GE2L211 & (!GE2L901 # !GE2L011);


--GE2L096 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2318~12
--operation mode is normal

GE2L096 = NC61_q[5] & (NC71_q[5] # R53_counter_cell[1]) # !NC61_q[5] & NC71_q[5] & !R53_counter_cell[1];


--GE2L131 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i730~570
--operation mode is normal

GE2L131 = GE2_i681 & GE2L096 & (GE2L008 # R53L02);


--GE2L231 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i730~571
--operation mode is normal

GE2L231 = GE2L131 & (GE2_fadc_bfr_en # !GE2_atwd_bfr_en) # !GE2L131 & GE2_data_supr0[5] & (GE2_fadc_bfr_en $ !GE2_atwd_bfr_en);


--GE2L001 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i452~1
--operation mode is normal

GE2L001 = !GE2L69 & R63_counter_cell[5] & (GE2_cmp_data_t0_t1 # !GE2L9211Q);


--GE2L331 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i731~568
--operation mode is normal

GE2L331 = GE2_data_supr0[4] & GE2L5211Q & !GE2L9211Q;


--GE2L207 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2487~12
--operation mode is normal

GE2L207 = NC51_q[4] & (NC41_q[4] # R43_sload_path[1]) # !NC51_q[4] & NC41_q[4] & !R43_sload_path[1];


--GE2L431 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i731~569
--operation mode is normal

GE2L431 = GE2L207 & GE2L211 & (!GE2L901 # !GE2L011);


--GE2L196 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2319~12
--operation mode is normal

GE2L196 = NC61_q[4] & (NC71_q[4] # R53_counter_cell[1]) # !NC61_q[4] & NC71_q[4] & !R53_counter_cell[1];


--GE2L531 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i731~570
--operation mode is normal

GE2L531 = GE2_i681 & GE2L196 & (GE2L008 # R53L02);


--GE2L631 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i731~571
--operation mode is normal

GE2L631 = GE2L531 & (GE2_fadc_bfr_en # !GE2_atwd_bfr_en) # !GE2L531 & GE2_data_supr0[4] & (GE2_fadc_bfr_en $ !GE2_atwd_bfr_en);


--GE2L101 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i453~1
--operation mode is normal

GE2L101 = !GE2L69 & R63_counter_cell[4] & (GE2_cmp_data_t0_t1 # !GE2L9211Q);


--GE2L311 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i726~578
--operation mode is normal

GE2L311 = GE2_data_supr0[9] & GE2L5211Q & !GE2L9211Q;


--GE2L796 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2482~12
--operation mode is normal

GE2L796 = NC51_q[9] & (NC41_q[9] # R43_sload_path[1]) # !NC51_q[9] & NC41_q[9] & !R43_sload_path[1];


--GE2L411 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i726~579
--operation mode is normal

GE2L411 = GE2L796 & GE2L211 & (!GE2L901 # !GE2L011);


--GE2L686 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i2314~12
--operation mode is normal

GE2L686 = NC61_q[9] & (NC71_q[9] # R53_counter_cell[1]) # !NC61_q[9] & NC71_q[9] & !R53_counter_cell[1];


--GE2L511 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i726~580
--operation mode is normal

GE2L511 = GE2_i681 & GE2L686 & (GE2L008 # R53L02);


--GE2L611 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i726~581
--operation mode is normal

GE2L611 = GE2L511 & (GE2_fadc_bfr_en # !GE2_atwd_bfr_en) # !GE2L511 & GE2_data_supr0[9] & (GE2_fadc_bfr_en $ !GE2_atwd_bfr_en);


--GE2L59 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i448~1
--operation mode is normal

GE2L59 = !GE2L69 & R63_counter_cell[9] & (GE2_cmp_data_t0_t1 # !GE2L9211Q);


--GE2L553 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1135
--operation mode is normal

GE2L553 = GE2_flagged_rl_compr_dly[1] & GE2_j_dly[0] & GE2_j_dly[2] & GE2L779;


--GE2L653 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1136
--operation mode is normal

GE2L653 = GE2_flagged_rl_compr_dly[2] & GE2_j_dly[2] & GE2L779 & !GE2_j_dly[0];


--GE2L753 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1137
--operation mode is normal

GE2L753 = GE2L089 & (GE2_j_dly[0] & GE2_ring_data[16] # !GE2_j_dly[0] & GE2_flagged_rl_compr_dly[0]) # !GE2L089 & GE2_ring_data[16];


--GE2L853 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1140
--operation mode is normal

GE2L853 = (GE2L553 # GE2L653 # GE2L053 & GE2L753) & CASCADE(GE2L054);


--GE2L183 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1792~1105
--operation mode is normal

GE2L183 = GE2_flagged_rl_compr_dly[3] & GE2_j_dly[0] & GE2L579 & !GE2_j_dly[2];


--GE2L283 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1792~1106
--operation mode is normal

GE2L283 = GE2L183 # GE2_flagged_rl_compr_dly[4] & GE2L679 & GE2L579;


--GE2L383 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1792~1107
--operation mode is normal

GE2L383 = GE2_flagged_rl_compr_dly[1] & GE2_j_dly[0] & GE2L779 & !GE2_j_dly[2];


--GE2L483 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1792~1108
--operation mode is normal

GE2L483 = GE2L383 # GE2_flagged_rl_compr_dly[2] & GE2L679 & GE2L779;


--GE2L583 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1792~1113
--operation mode is normal

GE2L583 = (GE2L283 # GE2L405 & (GE2L683 # GE2L483)) & CASCADE(GE2L214);


--FE1_fadc_prev[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[8]
--operation mode is normal

FE1_fadc_prev[8]_lut_out = RD1L9Q;
FE1_fadc_prev[8] = DFFE(FE1_fadc_prev[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L77);


--FE1_fadc_postpeak[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[1]
--operation mode is normal

FE1_fadc_postpeak[1]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_postpeak0[2] # !FE1_fadc_peak0[9] & FE1_fadc_postpeak0[1]);
FE1_fadc_postpeak[1] = DFFE(FE1_fadc_postpeak[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--GE1L123 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1698~1084
--operation mode is normal

GE1L123 = GE1_flagged_rl_compr_dly[2] & GE1_j_dly[0] & GE1_j_dly[2] & GE1L679;


--GE1L223 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1698~1089
--operation mode is normal

GE1L223 = (GE1L323 # GE1L123 # GE1_flagged_rl_compr_dly[1] & GE1L543) & CASCADE(GE1L844);


--GE1L274 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1831~1140
--operation mode is normal

GE1L274 = GE1L447 & GE1_flagged_rl_compr_dly[2] & !GE1L547 # !GE1L447 & GE1_flagged_rl_compr_dly[3];


--GE1L374 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1831~1141
--operation mode is normal

GE1L374 = GE1L647 & GE1_flagged_rl_compr_dly[0] & !GE1L747 # !GE1L647 & GE1_flagged_rl_compr_dly[1];


--GE1L474 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1831~1146
--operation mode is normal

GE1L474 = (GE1L274 # GE1L893 & (GE1L574 # GE1L374)) & CASCADE(GE1L874);


--GE1L134 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1817~982
--operation mode is normal

GE1L134 = (GE1_j_dly[0] & GE1_j_dly[2] & GE1_flagged_rl_compr_dly[10] & GE1L479) & CASCADE(GE1L883);


--GE1L234 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1817~983
--operation mode is normal

GE1L234 = (GE1L879 & (GE1_j_dly[0] & GE1_flagged_rl_compr_dly[6] # !GE1_j_dly[0] & GE1_flagged_rl_compr_dly[7])) & CASCADE(GE1L853);


--GE1L644 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~951
--operation mode is normal

GE1L644 = !GE1L879 & (!GE1L679 # !GE1_j_dly[2] # !GE1_j_dly[0]);


--GE1L863 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1761~105
--operation mode is normal

GE1L863 = GE1_j_dly[4] # GE1_j_dly[0] & GE1L884 # !GE1_j_dly[3];


--GE1L314 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1012
--operation mode is normal

GE1L314 = GE1_ring_data[7] & (GE1L644 # !GE1L863);


--GE1L414 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1013
--operation mode is normal

GE1L414 = GE1_j_dly[0] & GE1L879 & (!GE1L679 # !GE1_j_dly[2]);


--GE1L514 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1014
--operation mode is normal

GE1L514 = GE1_flagged_rl_compr_dly[9] & (GE1L543 # GE1_flagged_rl_compr_dly[8] & GE1L414) # !GE1_flagged_rl_compr_dly[9] & GE1_flagged_rl_compr_dly[8] & GE1L414;


--GE1L614 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1015
--operation mode is normal

GE1L614 = GE1_j_dly[0] & GE1_j_dly[2] & GE1_flagged_rl_compr_dly[10] & GE1L679;


--GE1L714 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1815~1017
--operation mode is normal

GE1L714 = (GE1L314 # GE1L863 & (GE1L514 # GE1L614)) & CASCADE(GE1L014);


--GE1L273 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1773~1031
--operation mode is normal

GE1L273 = GE1_flagged_rl_compr_dly[2] & GE1_j_dly[0] & GE1L679 & !GE1_j_dly[2];


--GE1L943 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1714~1086
--operation mode is normal

GE1L943 = GE1_j_dly[2] & !GE1L763 & !GE1_j_dly[0] & !GE1_j_dly[1];


--GE1L373 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1773~1036
--operation mode is normal

GE1L373 = (GE1L473 # GE1L273 # GE1_flagged_rl_compr_dly[1] & GE1L943) & CASCADE(GE1L983);


--FE2_fadc_prev[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[8]
--operation mode is normal

FE2_fadc_prev[8]_lut_out = RD1L9Q;
FE2_fadc_prev[8] = DFFE(FE2_fadc_prev[8]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L77);


--FE2_fadc_postpeak[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[1]
--operation mode is normal

FE2_fadc_postpeak[1]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_postpeak0[2] # !FE2_fadc_peak0[9] & FE2_fadc_postpeak0[1]);
FE2_fadc_postpeak[1] = DFFE(FE2_fadc_postpeak[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--GE2L023 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1698~1084
--operation mode is normal

GE2L023 = GE2_flagged_rl_compr_dly[2] & GE2_j_dly[0] & GE2_j_dly[2] & GE2L779;


--GE2L123 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1698~1089
--operation mode is normal

GE2L123 = (GE2L223 # GE2L023 # GE2_flagged_rl_compr_dly[1] & GE2L443) & CASCADE(GE2L154);


--GE2L574 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~1140
--operation mode is normal

GE2L574 = GE2L747 & GE2_flagged_rl_compr_dly[2] & !GE2L847 # !GE2L747 & GE2_flagged_rl_compr_dly[3];


--GE2L674 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~1141
--operation mode is normal

GE2L674 = GE2_flagged_rl_compr_dly[0] & GE2_j_dly[0] & GE2L579 & !GE2_j_dly[2];


--GE2L774 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~1142
--operation mode is normal

GE2L774 = GE2L674 # GE2_flagged_rl_compr_dly[1] & GE2L679 & GE2L579;


--GE2L874 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~1147
--operation mode is normal

GE2L874 = (GE2L574 # GE2L104 & (GE2L974 # GE2L774)) & CASCADE(GE2L284);


--GE2L434 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1817~982
--operation mode is normal

GE2L434 = (GE2_j_dly[0] & GE2_j_dly[2] & GE2_flagged_rl_compr_dly[10] & GE2L579) & CASCADE(GE2L193);


--GE2L534 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1817~983
--operation mode is normal

GE2L534 = (GE2L089 & (GE2_j_dly[0] & GE2_flagged_rl_compr_dly[6] # !GE2_j_dly[0] & GE2_flagged_rl_compr_dly[7])) & CASCADE(GE2L953);


--GE2L944 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~951
--operation mode is normal

GE2L944 = !GE2L089 & (!GE2L779 # !GE2_j_dly[2] # !GE2_j_dly[0]);


--GE2L963 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1761~105
--operation mode is normal

GE2L963 = GE2_j_dly[4] # GE2_j_dly[0] & GE2L294 # !GE2_j_dly[3];


--GE2L614 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1012
--operation mode is normal

GE2L614 = GE2_ring_data[7] & (GE2L944 # !GE2L963);


--GE2L714 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1013
--operation mode is normal

GE2L714 = GE2_j_dly[0] & GE2L089 & (!GE2L779 # !GE2_j_dly[2]);


--GE2L814 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1014
--operation mode is normal

GE2L814 = GE2_flagged_rl_compr_dly[9] & (GE2L443 # GE2_flagged_rl_compr_dly[8] & GE2L714) # !GE2_flagged_rl_compr_dly[9] & GE2_flagged_rl_compr_dly[8] & GE2L714;


--GE2L914 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1015
--operation mode is normal

GE2L914 = GE2_j_dly[0] & GE2_j_dly[2] & GE2_flagged_rl_compr_dly[10] & GE2L779;


--GE2L024 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1815~1017
--operation mode is normal

GE2L024 = (GE2L614 # GE2L963 & (GE2L814 # GE2L914)) & CASCADE(GE2L314);


--GE2L373 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1773~1031
--operation mode is normal

GE2L373 = GE2_flagged_rl_compr_dly[2] & GE2_j_dly[0] & GE2L779 & !GE2_j_dly[2];


--GE2L843 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1714~1086
--operation mode is normal

GE2L843 = GE2_j_dly[2] & !GE2L863 & !GE2_j_dly[0] & !GE2_j_dly[1];


--GE2L473 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1773~1036
--operation mode is normal

GE2L473 = (GE2L573 # GE2L373 # GE2_flagged_rl_compr_dly[1] & GE2L843) & CASCADE(GE2L293);


--FE1_fadc_prev[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[1]
--operation mode is normal

FE1_fadc_prev[1]_lut_out = RD1L2Q;
FE1_fadc_prev[1] = DFFE(FE1_fadc_prev[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L77);


--FE1_fadc_prev[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[0]
--operation mode is normal

FE1_fadc_prev[0]_lut_out = RD1L1Q;
FE1_fadc_prev[0] = DFFE(FE1_fadc_prev[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L77);


--FE1_fadc_prev[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[9]
--operation mode is normal

FE1_fadc_prev[9]_lut_out = RD1L01Q;
FE1_fadc_prev[9] = DFFE(FE1_fadc_prev[9]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L77);


--FE2_fadc_prev[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[1]
--operation mode is normal

FE2_fadc_prev[1]_lut_out = RD1L2Q;
FE2_fadc_prev[1] = DFFE(FE2_fadc_prev[1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L77);


--FE2_fadc_prev[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[0]
--operation mode is normal

FE2_fadc_prev[0]_lut_out = RD1L1Q;
FE2_fadc_prev[0] = DFFE(FE2_fadc_prev[0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L77);


--FE2_fadc_prev[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[9]
--operation mode is normal

FE2_fadc_prev[9]_lut_out = RD1L01Q;
FE2_fadc_prev[9] = DFFE(FE2_fadc_prev[9]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L77);


--FE1_fadc_postpeak[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[3]
--operation mode is normal

FE1_fadc_postpeak[3]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_postpeak0[4] # !FE1_fadc_peak0[9] & FE1_fadc_postpeak0[3]);
FE1_fadc_postpeak[3] = DFFE(FE1_fadc_postpeak[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE1_fadc_prev[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[2]
--operation mode is normal

FE1_fadc_prev[2]_lut_out = RD1L3Q;
FE1_fadc_prev[2] = DFFE(FE1_fadc_prev[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L77);


--FE2_fadc_prev[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[2]
--operation mode is normal

FE2_fadc_prev[2]_lut_out = RD1L3Q;
FE2_fadc_prev[2] = DFFE(FE2_fadc_prev[2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L77);


--FE1_fadc_prev[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[3]
--operation mode is normal

FE1_fadc_prev[3]_lut_out = RD1L4Q;
FE1_fadc_prev[3] = DFFE(FE1_fadc_prev[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L77);


--FE2_fadc_prev[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[3]
--operation mode is normal

FE2_fadc_prev[3]_lut_out = RD1L4Q;
FE2_fadc_prev[3] = DFFE(FE2_fadc_prev[3]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L77);


--FE1_fadc_prev[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[4]
--operation mode is normal

FE1_fadc_prev[4]_lut_out = RD1L5Q;
FE1_fadc_prev[4] = DFFE(FE1_fadc_prev[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L77);


--FE2_fadc_prev[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[4]
--operation mode is normal

FE2_fadc_prev[4]_lut_out = RD1L5Q;
FE2_fadc_prev[4] = DFFE(FE2_fadc_prev[4]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L77);


--FE1_fadc_prev[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[5]
--operation mode is normal

FE1_fadc_prev[5]_lut_out = RD1L6Q;
FE1_fadc_prev[5] = DFFE(FE1_fadc_prev[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L77);


--FE1_fadc_postpeak[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[6]
--operation mode is normal

FE1_fadc_postpeak[6]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_postpeak0[7] # !FE1_fadc_peak0[9] & FE1_fadc_postpeak0[6]);
FE1_fadc_postpeak[6] = DFFE(FE1_fadc_postpeak[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--FE2_fadc_prev[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_prev[5]
--operation mode is normal

FE2_fadc_prev[5]_lut_out = RD1L6Q;
FE2_fadc_prev[5] = DFFE(FE2_fadc_prev[5]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L77);


--FE2_fadc_postpeak[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[6]
--operation mode is normal

FE2_fadc_postpeak[6]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_postpeak0[7] # !FE2_fadc_peak0[9] & FE2_fadc_postpeak0[6]);
FE2_fadc_postpeak[6] = DFFE(FE2_fadc_postpeak[6]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--FE1_peak_range is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|peak_range
--operation mode is normal

FE1_peak_range_lut_out = FE1_fadc_peak0[9] & FE1_charge_stamp_generator_state;
FE1_peak_range = DFFE(FE1_peak_range_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--HE1_header_compr[87] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[87]
--operation mode is normal

HE1_header_compr[87]_lut_out = XD1_header_1.trigger_word[5] & (XD1_header_0.trigger_word[5] # XD1_rd_ptr[0]) # !XD1_header_1.trigger_word[5] & XD1_header_0.trigger_word[5] & !XD1_rd_ptr[0];
HE1_header_compr[87] = DFFE(HE1_header_compr[87]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[95] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[95]
--operation mode is normal

HE1_header_compr[95]_lut_out = VCC;
HE1_header_compr[95] = DFFE(HE1_header_compr[95]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L251 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i264~590
--operation mode is normal

HE1L251 = HE1L022 & HE1_header_compr[95] & !HE1L122 # !HE1L022 & HE1_header_compr[87];


--HE1_header_compr[7] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[7]
--operation mode is normal

HE1_header_compr[7]_lut_out = XD1_header_1.chargestamp[7] & (XD1_header_0.chargestamp[7] # XD1_rd_ptr[0]) # !XD1_header_1.chargestamp[7] & XD1_header_0.chargestamp[7] & !XD1_rd_ptr[0];
HE1_header_compr[7] = DFFE(HE1_header_compr[7]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L351 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i264~591
--operation mode is normal

HE1L351 = HE1_header_compr[7] & HE1L414 & (HE1_ram_address_header[2] # !HE1L153);


--HE1_header_compr[103] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[103]
--operation mode is normal

HE1_header_compr[103]_lut_out = XD1_header_1.timestamp[39] & (XD1_header_0.timestamp[39] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[39] & XD1_header_0.timestamp[39] & !XD1_rd_ptr[0];
HE1_header_compr[103] = DFFE(HE1_header_compr[103]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1_header_compr[111] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|header_compr[111]
--operation mode is normal

HE1_header_compr[111]_lut_out = XD1_header_1.timestamp[47] & (XD1_header_0.timestamp[47] # XD1_rd_ptr[0]) # !XD1_header_1.timestamp[47] & XD1_header_0.timestamp[47] & !XD1_rd_ptr[0];
HE1_header_compr[111] = DFFE(HE1_header_compr[111]_lut_out, !GLOBAL(UE1_outclock0), !K1L4Q, , HE1L03);


--HE1L451 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i264~592
--operation mode is normal

HE1L451 = HE1L222 & HE1_header_compr[111] & !HE1L322 # !HE1L222 & HE1_header_compr[103];


--HE1L551 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i264~594
--operation mode is normal

HE1L551 = (HE1L251 # HE1L061 & (HE1L351 # HE1L451)) & CASCADE(HE1L461);


--FE2_fadc_postpeak[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[7]
--operation mode is normal

FE2_fadc_postpeak[7]_lut_out = FE2_charge_stamp_generator_state & (FE2_fadc_peak0[9] & FE2_fadc_postpeak0[8] # !FE2_fadc_peak0[9] & FE2_fadc_postpeak0[7]);
FE2_fadc_postpeak[7] = DFFE(FE2_fadc_postpeak[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L18);


--HB1_srg[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[1]
--operation mode is normal

HB1_srg[1]_lut_out = HB1L52 # HB1L24Q & SB1_dffs[1];
HB1_srg[1] = DFFE(HB1_srg[1]_lut_out, GLOBAL(UE1_outclock0), , , HB1L82);


--HB1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~722
--operation mode is normal

HB1L42 = HB1_srg[1] & (HB1L34Q # HB1_srg[2] & !HB1L14Q) # !HB1_srg[1] & HB1_srg[2] & !HB1L14Q;


--SB3_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

SB3_dffs[6]_lut_out = L1_COMM_ctrl_local.id[6] & (SB3_dffs[7] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[6] & SB3_dffs[7] & !XC1_ID_LOAD;
SB3_dffs[6] = DFFE(SB3_dffs[6]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--CC2_SRG[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4]
--operation mode is normal

CC2_SRG[4]_lut_out = XC1_STF # SC1_crc32_en & CC2_i7 # !SC1_crc32_en & CC2_SRG[4];
CC2_SRG[4] = DFFE(CC2_SRG[4]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_i8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i8
--operation mode is normal

CC2_i8 = CC2_SRG[4] $ CC2_SRG[31];


--CC2_SRG[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28]
--operation mode is normal

CC2_SRG[28]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[27] # !SC1_crc32_en & CC2_SRG[28];
CC2_SRG[28] = DFFE(CC2_SRG[28]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--SC1_srg[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[5]
--operation mode is normal

SC1_srg[5]_lut_out = SC1L32 # SC1L11 # SC1_srg[4] & SC1L35Q;
SC1_srg[5] = DFFE(SC1_srg[5]_lut_out, GLOBAL(UE1_outclock0), , , SC1L34);


--SC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~837
--operation mode is normal

SC1L22 = SC1_srg[5] & (SC1L35Q # SC1_srg[6] & !SC1L15Q) # !SC1_srg[5] & SC1_srg[6] & !SC1L15Q;


--CC2_SRG[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20]
--operation mode is normal

CC2_SRG[20]_lut_out = XC1_STF # SC1_crc32_en & CC2_SRG[19] # !SC1_crc32_en & CC2_SRG[20];
CC2_SRG[20] = DFFE(CC2_SRG[20]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--CC2_SRG[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12]
--operation mode is normal

CC2_SRG[12]_lut_out = XC1_STF # SC1_crc32_en & CC2_i13 # !SC1_crc32_en & CC2_SRG[12];
CC2_SRG[12] = DFFE(CC2_SRG[12]_lut_out, GLOBAL(UE1_outclock0), , , !T1_CLR_BUF);


--SB2_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

SB2_dffs[6]_lut_out = R34_sload_path[6] & (SB2_dffs[7] # W1L91Q) # !R34_sload_path[6] & SB2_dffs[7] & !W1L91Q;
SB2_dffs[6] = DFFE(SB2_dffs[6]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6]
--operation mode is normal

SB5_dffs[6]_lut_out = R34_sload_path[6] & (SB5_dffs[7] # EC1L9Q) # !R34_sload_path[6] & SB5_dffs[7] & !EC1L9Q;
SB5_dffs[6] = DFFE(SB5_dffs[6]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--CC2_i12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i12
--operation mode is normal

CC2_i12 = CC2_SRG[10] $ CC2_SRG[31];


--ED94L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

ED94L1 = XC1L97Q # XC1L27Q & CC2_SRG[12] # !XC1L27Q & CC2_SRG[4];


--ED94L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

ED94L2 = (XC1L27Q & CC2_SRG[28] # !XC1L27Q & CC2_SRG[20] # !XC1L97Q) & CASCADE(ED94L1);


--ED84L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

ED84L1 = XC1L97Q # XC1L27Q & EF1_portadataout[12] # !XC1L27Q & EF1_portadataout[4];


--ED84L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

ED84L2 = (XC1L27Q & EF1_portadataout[28] # !XC1L27Q & EF1_portadataout[20] # !XC1L97Q) & CASCADE(ED84L1);


--ED15L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3
--operation mode is normal

ED15L1 = XC1L27Q # XC1L97Q;


--ED15L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

ED15L2 = (XC1L27Q & SB2_dffs[4] # !XC1L27Q & SB5_dffs[4] # !XC1L97Q) & CASCADE(ED15L1);


--ED05L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

ED05L1 = XC1L97Q # T1_SND_TC_DAT & !XC1L27Q;


--ED05L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|result_node~18
--operation mode is normal

ED05L2 = (R41_pre_out[4] & !XC1L27Q # !XC1L97Q) & CASCADE(ED05L1);


--NC1_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6]
NC1_q[6]_data_in = COM_AD_D[8];
NC1_q[6]_write_enable = LC1_valid_wreq;
NC1_q[6]_clock_0 = GLOBAL(UE1_outclock0);
NC1_q[6]_clock_1 = GLOBAL(UE1_outclock0);
NC1_q[6]_clear_0 = !EC1L41Q;
NC1_q[6]_clock_enable_1 = LC1_valid_rreq;
NC1_q[6]_write_address = WR_ADDR(R21_sload_path[0], R21_sload_path[1], R21_sload_path[2], R21_sload_path[3], R21_sload_path[4], R21_sload_path[5]);
NC1_q[6]_read_address = RD_ADDR(NC1L21, R11_sload_path[0], R11_sload_path[1], R11_sload_path[2], R11_sload_path[3], R11_sload_path[4]);
NC1_q[6] = MEMORY_SEGMENT(NC1_q[6]_data_in, NC1_q[6]_write_enable, NC1_q[6]_clock_0, NC1_q[6]_clock_1, NC1_q[6]_clear_0, , , NC1_q[6]_clock_enable_1, VCC, NC1_q[6]_write_address, NC1_q[6]_read_address);


--ED17L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

ED17L1 = XC1L97Q # NC1_q[6] & !XC1L27Q;


--ED17L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

ED17L2 = (SB3_dffs[6] & !XC1L27Q # !XC1L97Q) & CASCADE(ED17L1);


--ED07L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

ED07L1 = XC1L49Q # XC1L68Q & ED76L2 # !XC1L68Q & ED66L2;


--ED07L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

ED07L2 = (XC1L68Q & ED96L2 # !XC1L68Q & ED86L2 # !XC1L49Q) & CASCADE(ED07L1);


--NE1L614 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~427
--operation mode is normal

NE1L614 = NE1L433 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE1L814 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~429
--operation mode is normal

NE1L814 = NE1L063 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE1_pre_timer_up[3][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][2]
--operation mode is normal

NE1_pre_timer_up[3][2]_lut_out = NE1L233 & (NE2L985 # !QE2L51Q # !NE2L601);
NE1_pre_timer_up[3][2] = DFFE(NE1_pre_timer_up[3][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[1][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][2]
--operation mode is normal

NE1_pre_timer_up[1][2]_lut_out = NE1L853 & (!QE2L51Q # !NE2L985 # !NE2L601);
NE1_pre_timer_up[1][2] = DFFE(NE1_pre_timer_up[1][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L914 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~430
--operation mode is normal

NE1L914 = NE1L373 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE1L714 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~428
--operation mode is normal

NE1L714 = NE1L743 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE1_pre_timer_up[0][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][2]
--operation mode is normal

NE1_pre_timer_up[0][2]_lut_out = NE1L173 & (NE2L601 # !QE2L51Q # !NE2L985);
NE1_pre_timer_up[0][2] = DFFE(NE1_pre_timer_up[0][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[2][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][2]
--operation mode is normal

NE1_pre_timer_up[2][2]_lut_out = NE1L543 & (NE2L601 # NE2L985 # !QE2L51Q);
NE1_pre_timer_up[2][2] = DFFE(NE1_pre_timer_up[2][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L043 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~358
--operation mode is normal

NE2L043 = NE2L601 & (L1_LC_ctrl_local.lc_cable_length_up[1][2] # !NE2L985) # !NE2L601 & NE2L985 & L1_LC_ctrl_local.lc_cable_length_up[0][2];


--NE2L143 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~359
--operation mode is normal

NE2L143 = NE2L043 & (NE2L985 # !L1_LC_ctrl_local.lc_cable_length_up[3][2]) # !NE2L043 & L1_LC_ctrl_local.lc_cable_length_up[2][2] & !NE2L985;


--NE2L823 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~346
--operation mode is normal

NE2L823 = NE2L701 & (L1_LC_ctrl_local.lc_cable_length_down[1][2] # !NE2L095) # !NE2L701 & NE2L095 & L1_LC_ctrl_local.lc_cable_length_down[0][2];


--NE2L923 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~347
--operation mode is normal

NE2L923 = NE2L823 & (NE2L095 # !L1_LC_ctrl_local.lc_cable_length_down[3][2]) # !NE2L823 & L1_LC_ctrl_local.lc_cable_length_down[2][2] & !NE2L095;


--NE1L214 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~423
--operation mode is normal

NE1L214 = NE1L282 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE1L414 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~425
--operation mode is normal

NE1L414 = NE1L803 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE1_pre_timer_down[3][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][2]
--operation mode is normal

NE1_pre_timer_down[3][2]_lut_out = NE1L082 & (NE2L095 # !QE1L51Q # !NE2L701);
NE1_pre_timer_down[3][2] = DFFE(NE1_pre_timer_down[3][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[1][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][2]
--operation mode is normal

NE1_pre_timer_down[1][2]_lut_out = NE1L603 & (!QE1L51Q # !NE2L095 # !NE2L701);
NE1_pre_timer_down[1][2] = DFFE(NE1_pre_timer_down[1][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L514 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~426
--operation mode is normal

NE1L514 = NE1L123 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE1L314 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~424
--operation mode is normal

NE1L314 = NE1L592 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE1_pre_timer_down[0][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][2]
--operation mode is normal

NE1_pre_timer_down[0][2]_lut_out = NE1L913 & (NE2L701 # !QE1L51Q # !NE2L095);
NE1_pre_timer_down[0][2] = DFFE(NE1_pre_timer_down[0][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[2][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][2]
--operation mode is normal

NE1_pre_timer_down[2][2]_lut_out = NE1L392 & (NE2L701 # NE2L095 # !QE1L51Q);
NE1_pre_timer_down[2][2] = DFFE(NE1_pre_timer_down[2][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L165 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~571
--operation mode is normal

NE2L165 = NE2L974 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE2L365 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~573
--operation mode is normal

NE2L365 = NE2L505 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE2_pre_timer_up[3][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][2]
--operation mode is normal

NE2_pre_timer_up[3][2]_lut_out = NE2L774 & (NE2L985 # !QE2L51Q # !NE2L601);
NE2_pre_timer_up[3][2] = DFFE(NE2_pre_timer_up[3][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[1][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][2]
--operation mode is normal

NE2_pre_timer_up[1][2]_lut_out = NE2L305 & (!QE2L51Q # !NE2L985 # !NE2L601);
NE2_pre_timer_up[1][2] = DFFE(NE2_pre_timer_up[1][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L465 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~574
--operation mode is normal

NE2L465 = NE2L815 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE2L265 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~572
--operation mode is normal

NE2L265 = NE2L294 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE2_pre_timer_up[0][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][2]
--operation mode is normal

NE2_pre_timer_up[0][2]_lut_out = NE2L615 & (NE2L601 # !QE2L51Q # !NE2L985);
NE2_pre_timer_up[0][2] = DFFE(NE2_pre_timer_up[0][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[2][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][2]
--operation mode is normal

NE2_pre_timer_up[2][2]_lut_out = NE2L094 & (NE2L601 # NE2L985 # !QE2L51Q);
NE2_pre_timer_up[2][2] = DFFE(NE2_pre_timer_up[2][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L755 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~567
--operation mode is normal

NE2L755 = NE2L724 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE2L955 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~569
--operation mode is normal

NE2L955 = NE2L354 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE2_pre_timer_down[3][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][2]
--operation mode is normal

NE2_pre_timer_down[3][2]_lut_out = NE2L524 & (NE2L095 # !QE1L51Q # !NE2L701);
NE2_pre_timer_down[3][2] = DFFE(NE2_pre_timer_down[3][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[1][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][2]
--operation mode is normal

NE2_pre_timer_down[1][2]_lut_out = NE2L154 & (!QE1L51Q # !NE2L095 # !NE2L701);
NE2_pre_timer_down[1][2] = DFFE(NE2_pre_timer_down[1][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L065 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~570
--operation mode is normal

NE2L065 = NE2L664 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE2L855 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~568
--operation mode is normal

NE2L855 = NE2L044 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE2_pre_timer_down[0][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][2]
--operation mode is normal

NE2_pre_timer_down[0][2]_lut_out = NE2L464 & (NE2L701 # !QE1L51Q # !NE2L095);
NE2_pre_timer_down[0][2] = DFFE(NE2_pre_timer_down[0][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[2][2] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][2]
--operation mode is normal

NE2_pre_timer_down[2][2]_lut_out = NE2L834 & (NE2L701 # NE2L095 # !QE1L51Q);
NE2_pre_timer_down[2][2] = DFFE(NE2_pre_timer_down[2][2]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L5201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7864
--operation mode is normal

GE2L5201 = GE2_data_supr0[7] & (GE2_data_supr0[9] $ GE2_data_t0[9] # !GE2_data_t0[7]) # !GE2_data_supr0[7] & (GE2_data_t0[7] # GE2_data_supr0[9] $ GE2_data_t0[9]);


--GE2L6201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7865
--operation mode is normal

GE2L6201 = GE2_data_supr0[1] & (GE2_data_supr0[0] $ GE2_data_t0[0] # !GE2_data_t0[1]) # !GE2_data_supr0[1] & (GE2_data_t0[1] # GE2_data_supr0[0] $ GE2_data_t0[0]);


--GE2L7201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7866
--operation mode is normal

GE2L7201 = GE2_data_supr0[5] & (GE2_data_supr0[3] $ GE2_data_t0[3] # !GE2_data_t0[5]) # !GE2_data_supr0[5] & (GE2_data_t0[5] # GE2_data_supr0[3] $ GE2_data_t0[3]);


--GE2L8201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7867
--operation mode is normal

GE2L8201 = GE2_data_supr0[6] & (GE2_data_supr0[2] $ GE2_data_t0[2] # !GE2_data_t0[6]) # !GE2_data_supr0[6] & (GE2_data_t0[6] # GE2_data_supr0[2] $ GE2_data_t0[2]);


--GE2L9201 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7868
--operation mode is normal

GE2L9201 = GE2L5201 # GE2L6201 # GE2L7201 # GE2L8201;


--GE2_i538 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i538
--operation mode is normal

GE2_i538 = GE2_data_supr0[4] $ GE2_data_t0[4];


--GE2L0301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7869
--operation mode is normal

GE2L0301 = GE2L4311Q # GE2L3311Q # GE2L2311Q # !GE2L83;


--GE2L1301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7870
--operation mode is normal

GE2L1301 = !GE2L6211Q & !GE2L9311Q;


--GE2L492 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1473~553
--operation mode is normal

GE2L492 = GE2_l[3] $ (GE2_l[2] # GE2_l[1] # !GE2L822);


--GE2L592 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1473~554
--operation mode is normal

GE2L592 = GE2L482 & (GE2L792 # GE2L492 & !GE2_i1219);


--GE2L692 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1473~555
--operation mode is normal

GE2L692 = GE2L592 # GE2L942 & GE2_l[3] & GE2L5801Q;


--GE2_m[2] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[2]
--operation mode is normal

GE2_m[2]_lut_out = GE2_st_mach_init & (GE2L892 # GE2L992 # GE2L103);
GE2_m[2] = DFFE(GE2_m[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L471 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1061~918
--operation mode is normal

GE2L471 = (GE2_j[3] & !GE2_j[2] # !GE2_j[3] & (GE2_j[2] # GE2_j[1] & !GE2L3001)) & CASCADE(GE2L371);


--GE2L371 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1061~917
--operation mode is normal

GE2L371 = GE2_flagged_rl_compr[0] & (GE2L4411Q # GE2L2411Q & !GE2_init_k);


--GE1L3201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7852
--operation mode is normal

GE1L3201 = GE1_data_supr0[7] & (GE1_data_supr0[9] $ GE1_data_t0[9] # !GE1_data_t0[7]) # !GE1_data_supr0[7] & (GE1_data_t0[7] # GE1_data_supr0[9] $ GE1_data_t0[9]);


--GE1L4201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7853
--operation mode is normal

GE1L4201 = GE1_data_supr0[1] & (GE1_data_supr0[0] $ GE1_data_t0[0] # !GE1_data_t0[1]) # !GE1_data_supr0[1] & (GE1_data_t0[1] # GE1_data_supr0[0] $ GE1_data_t0[0]);


--GE1L5201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7854
--operation mode is normal

GE1L5201 = GE1_data_supr0[5] & (GE1_data_supr0[3] $ GE1_data_t0[3] # !GE1_data_t0[5]) # !GE1_data_supr0[5] & (GE1_data_t0[5] # GE1_data_supr0[3] $ GE1_data_t0[3]);


--GE1L6201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7855
--operation mode is normal

GE1L6201 = GE1_data_supr0[6] & (GE1_data_supr0[2] $ GE1_data_t0[2] # !GE1_data_t0[6]) # !GE1_data_supr0[6] & (GE1_data_t0[6] # GE1_data_supr0[2] $ GE1_data_t0[2]);


--GE1L7201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7856
--operation mode is normal

GE1L7201 = GE1L3201 # GE1L4201 # GE1L5201 # GE1L6201;


--GE1_i538 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i538
--operation mode is normal

GE1_i538 = GE1_data_supr0[4] $ GE1_data_t0[4];


--GE1L8201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7857
--operation mode is normal

GE1L8201 = GE1L2311Q # GE1L1311Q # GE1L0311Q # !GE1L83;


--GE1L9201 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7858
--operation mode is normal

GE1L9201 = !GE1L4211Q & !GE1L7311Q;


--GE1L592 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1473~553
--operation mode is normal

GE1L592 = GE1_l[3] $ (GE1_l[2] # GE1_l[1] # !GE1L822);


--GE1L692 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1473~554
--operation mode is normal

GE1L692 = GE1L892 # GE1L588 & GE1L592 & !GE1L6311Q;


--GE1L792 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1473~555
--operation mode is normal

GE1L792 = GE1L482 & (GE1_l[3] # GE1L582 & GE1L692) # !GE1L482 & GE1L582 & GE1L692;


--GE1_m[2] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[2]
--operation mode is normal

GE1_m[2]_lut_out = GE1_st_mach_init & (GE1L992 # GE1L003 # GE1L203);
GE1_m[2] = DFFE(GE1_m[2]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L471 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1061~928
--operation mode is normal

GE1L471 = (GE1_j[3] & !GE1_j[2] # !GE1_j[3] & (GE1_j[2] # GE1_j[1] & !GE1L0001)) & CASCADE(GE1L371);


--GE1L371 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1061~927
--operation mode is normal

GE1L371 = GE1_flagged_rl_compr[0] & (GE1L2411Q # GE1L0411Q & !GE1_init_k);


--FE1L801 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~144
--operation mode is normal

FE1L801 = !R62_sload_path[0] & !R62_sload_path[1] & !R62_sload_path[2] & !R62_sload_path[3];

--FE1L011 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~149
--operation mode is normal

FE1L011 = !R62_sload_path[0] & !R62_sload_path[1] & !R62_sload_path[2] & !R62_sload_path[3];


--FE1L58 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i369~174
--operation mode is normal

FE1L58 = FE1_post_peak_flag & (R62_sload_path[4] & !FE1L801 # !FE1L601);


--FE1L77 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i299~0
--operation mode is normal

FE1L77 = FE1_charge_stamp_generator_state # BE1L1Q;


--FE2L801 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~144
--operation mode is normal

FE2L801 = !R23_sload_path[0] & !R23_sload_path[1] & !R23_sload_path[2] & !R23_sload_path[3];

--FE2L011 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~149
--operation mode is normal

FE2L011 = !R23_sload_path[0] & !R23_sload_path[1] & !R23_sload_path[2] & !R23_sload_path[3];


--FE2L58 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i369~174
--operation mode is normal

FE2L58 = FE2_post_peak_flag & (R23_sload_path[4] & !FE2L801 # !FE2L601);


--FE2L77 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i299~0
--operation mode is normal

FE2L77 = FE2_charge_stamp_generator_state # BE2L1Q;


--FE1_fadc_postpeak0[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[7]
--operation mode is normal

FE1_fadc_postpeak0[7]_lut_out = FE1_charge_stamp_generator_state & (FE1L67 & RD1L8Q # !FE1L67 & FE1_fadc_postpeak0[7]);
FE1_fadc_postpeak0[7] = DFFE(FE1_fadc_postpeak0[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L87);


--FE2_fadc_postpeak0[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak0[7]
--operation mode is normal

FE2_fadc_postpeak0[7]_lut_out = FE2_charge_stamp_generator_state & (FE2L67 & RD1L8Q # !FE2L67 & FE2_fadc_postpeak0[7]);
FE2_fadc_postpeak0[7] = DFFE(FE2_fadc_postpeak0[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE2L87);


--XD1_header_1.chargestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.chargestamp[7]
--operation mode is normal

XD1_header_1.chargestamp[7]_lut_out = FE1_fadc_postpeak[7];
XD1_header_1.chargestamp[7] = DFFE(XD1_header_1.chargestamp[7]_lut_out, GLOBAL(UE1_outclock1), , , XD1L511);


--XD1_header_0.chargestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.chargestamp[7]
--operation mode is normal

XD1_header_0.chargestamp[7]_lut_out = FE1_fadc_postpeak[7];
XD1_header_0.chargestamp[7] = DFFE(XD1_header_0.chargestamp[7]_lut_out, GLOBAL(UE1_outclock1), , , XD1L2);


--HB1_srg[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[0]
--operation mode is normal

HB1_srg[0]_lut_out = HB1L24Q & (SB1_dffs[0] # HB1_srg[0] & !HB1L14Q) # !HB1L24Q & HB1_srg[0] & !HB1L14Q;
HB1_srg[0] = DFFE(HB1_srg[0]_lut_out, GLOBAL(UE1_outclock0), , , HB1L82);


--HB1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~723
--operation mode is normal

HB1L52 = HB1_srg[0] & (HB1L34Q # HB1_srg[1] & !HB1L14Q) # !HB1_srg[0] & HB1_srg[1] & !HB1L14Q;


--SB3_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

SB3_dffs[7]_lut_out = L1_COMM_ctrl_local.id[7] & (SB3_dffs[8] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[7] & SB3_dffs[8] & !XC1_ID_LOAD;
SB3_dffs[7] = DFFE(SB3_dffs[7]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--CC2_i7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i7
--operation mode is normal

CC2_i7 = CC2_SRG[3] $ CC2_SRG[31];


--SC1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~839
--operation mode is normal

SC1L32 = SC1L25Q & (XC1L79Q & ED26L2 # !XC1L79Q & ED16L2);


--SC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~95
--operation mode is normal

SC1L11 = SC1_srg[5] & !SC1L15Q;


--SC1_srg[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[4]
--operation mode is normal

SC1_srg[4]_lut_out = SC1L42 # SC1L71 & SC1L25Q;
SC1_srg[4] = DFFE(SC1_srg[4]_lut_out, GLOBAL(UE1_outclock0), , , SC1L34);


--NC1_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7]
NC1_q[7]_data_in = COM_AD_D[9];
NC1_q[7]_write_enable = LC1_valid_wreq;
NC1_q[7]_clock_0 = GLOBAL(UE1_outclock0);
NC1_q[7]_clock_1 = GLOBAL(UE1_outclock0);
NC1_q[7]_clear_0 = !EC1L41Q;
NC1_q[7]_clock_enable_1 = LC1_valid_rreq;
NC1_q[7]_write_address = WR_ADDR(R21_sload_path[0], R21_sload_path[1], R21_sload_path[2], R21_sload_path[3], R21_sload_path[4], R21_sload_path[5]);
NC1_q[7]_read_address = RD_ADDR(NC1L21, R11_sload_path[0], R11_sload_path[1], R11_sload_path[2], R11_sload_path[3], R11_sload_path[4]);
NC1_q[7] = MEMORY_SEGMENT(NC1_q[7]_data_in, NC1_q[7]_write_enable, NC1_q[7]_clock_0, NC1_q[7]_clock_1, NC1_q[7]_clear_0, , , NC1_q[7]_clock_enable_1, VCC, NC1_q[7]_write_address, NC1_q[7]_read_address);


--ED08L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0
--operation mode is normal

ED08L1 = XC1L97Q # NC1_q[7] & !XC1L27Q;


--ED08L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|result_node~18
--operation mode is normal

ED08L2 = (SB3_dffs[7] & !XC1L27Q # !XC1L97Q) & CASCADE(ED08L1);


--ED97L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0
--operation mode is normal

ED97L1 = XC1L49Q # XC1L68Q & ED67L2 # !XC1L68Q & ED57L3;


--ED97L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~28
--operation mode is normal

ED97L2 = (XC1L68Q & ED87L1 # !XC1L68Q & ED77L2 # !XC1L49Q) & CASCADE(ED97L1);


--CC2_i13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i13
--operation mode is normal

CC2_i13 = CC2_SRG[11] $ CC2_SRG[31];


--SB2_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

SB2_dffs[7]_lut_out = R34_sload_path[7] & (SB2_dffs[8] # W1L91Q) # !R34_sload_path[7] & SB2_dffs[8] & !W1L91Q;
SB2_dffs[7] = DFFE(SB2_dffs[7]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
--operation mode is normal

SB5_dffs[7]_lut_out = R34_sload_path[7] & (SB5_dffs[8] # EC1L9Q) # !R34_sload_path[7] & SB5_dffs[8] & !EC1L9Q;
SB5_dffs[7] = DFFE(SB5_dffs[7]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--ED85L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

ED85L1 = XC1L97Q # XC1L27Q & CC2_SRG[13] # !XC1L27Q & CC2_SRG[5];


--ED85L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

ED85L2 = (XC1L27Q & CC2_SRG[29] # !XC1L27Q & CC2_SRG[21] # !XC1L97Q) & CASCADE(ED85L1);


--ED75L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

ED75L1 = XC1L97Q # XC1L27Q & EF1_portadataout[13] # !XC1L27Q & EF1_portadataout[5];


--ED75L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

ED75L2 = (XC1L27Q & EF1_portadataout[29] # !XC1L27Q & EF1_portadataout[21] # !XC1L97Q) & CASCADE(ED75L1);


--ED06L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

ED06L1 = XC1L97Q # !XC1L27Q;


--ED06L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

ED06L2 = (XC1L27Q & SB2_dffs[5] # !XC1L27Q & SB5_dffs[5] # !XC1L97Q) & CASCADE(ED06L1);


--ED95L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

ED95L1 = XC1L97Q # XC1L27Q & ZC1L6Q # !XC1L27Q & T1_SND_TC_DAT;


--ED95L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|result_node~18
--operation mode is normal

ED95L2 = (R41_pre_out[5] & !XC1L27Q # !XC1L97Q) & CASCADE(ED95L1);


--NE1L424 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~435
--operation mode is normal

NE1L424 = NE1L233 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE1L624 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~437
--operation mode is normal

NE1L624 = NE1L853 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE1_pre_timer_up[3][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][1]
--operation mode is normal

NE1_pre_timer_up[3][1]_lut_out = NE1L033 & (NE2L985 # !QE2L51Q # !NE2L601);
NE1_pre_timer_up[3][1] = DFFE(NE1_pre_timer_up[3][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[1][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][1]
--operation mode is normal

NE1_pre_timer_up[1][1]_lut_out = NE1L653 & (!QE2L51Q # !NE2L985 # !NE2L601);
NE1_pre_timer_up[1][1] = DFFE(NE1_pre_timer_up[1][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L724 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~438
--operation mode is normal

NE1L724 = NE1L173 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE1L524 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~436
--operation mode is normal

NE1L524 = NE1L543 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE1_pre_timer_up[0][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][1]
--operation mode is normal

NE1_pre_timer_up[0][1]_lut_out = NE1L963 & (NE2L601 # !QE2L51Q # !NE2L985);
NE1_pre_timer_up[0][1] = DFFE(NE1_pre_timer_up[0][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_up[2][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][1]
--operation mode is normal

NE1_pre_timer_up[2][1]_lut_out = NE1L343 & (NE2L601 # NE2L985 # !QE2L51Q);
NE1_pre_timer_up[2][1] = DFFE(NE1_pre_timer_up[2][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L243 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~360
--operation mode is normal

NE2L243 = NE2L985 & !NE2L601 & L1_LC_ctrl_local.lc_cable_length_up[0][1] # !NE2L985 & (NE2L601 # !L1_LC_ctrl_local.lc_cable_length_up[2][1]);


--NE2L343 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~361
--operation mode is normal

NE2L343 = NE2L243 & (L1_LC_ctrl_local.lc_cable_length_up[3][1] # !NE2L601) # !NE2L243 & !L1_LC_ctrl_local.lc_cable_length_up[1][1] & NE2L601;


--NE2L033 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~348
--operation mode is normal

NE2L033 = NE2L095 & !NE2L701 & L1_LC_ctrl_local.lc_cable_length_down[0][1] # !NE2L095 & (NE2L701 # !L1_LC_ctrl_local.lc_cable_length_down[2][1]);


--NE2L133 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~349
--operation mode is normal

NE2L133 = NE2L033 & (L1_LC_ctrl_local.lc_cable_length_down[3][1] # !NE2L701) # !NE2L033 & !L1_LC_ctrl_local.lc_cable_length_down[1][1] & NE2L701;


--NE1L024 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~431
--operation mode is normal

NE1L024 = NE1L082 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE1L224 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~433
--operation mode is normal

NE1L224 = NE1L603 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE1_pre_timer_down[3][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][1]
--operation mode is normal

NE1_pre_timer_down[3][1]_lut_out = NE1L872 & (NE2L095 # !QE1L51Q # !NE2L701);
NE1_pre_timer_down[3][1] = DFFE(NE1_pre_timer_down[3][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[1][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][1]
--operation mode is normal

NE1_pre_timer_down[1][1]_lut_out = NE1L403 & (!QE1L51Q # !NE2L095 # !NE2L701);
NE1_pre_timer_down[1][1] = DFFE(NE1_pre_timer_down[1][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L324 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~434
--operation mode is normal

NE1L324 = NE1L913 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE1L124 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~432
--operation mode is normal

NE1L124 = NE1L392 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE1_pre_timer_down[0][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][1]
--operation mode is normal

NE1_pre_timer_down[0][1]_lut_out = NE1L713 & (NE2L701 # !QE1L51Q # !NE2L095);
NE1_pre_timer_down[0][1] = DFFE(NE1_pre_timer_down[0][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1_pre_timer_down[2][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][1]
--operation mode is normal

NE1_pre_timer_down[2][1]_lut_out = NE1L192 & (NE2L701 # NE2L095 # !QE1L51Q);
NE1_pre_timer_down[2][1] = DFFE(NE1_pre_timer_down[2][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L965 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~579
--operation mode is normal

NE2L965 = NE2L774 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE2L175 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~581
--operation mode is normal

NE2L175 = NE2L305 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE2_pre_timer_up[3][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][1]
--operation mode is normal

NE2_pre_timer_up[3][1]_lut_out = NE2L574 & (NE2L985 # !QE2L51Q # !NE2L601);
NE2_pre_timer_up[3][1] = DFFE(NE2_pre_timer_up[3][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[1][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][1]
--operation mode is normal

NE2_pre_timer_up[1][1]_lut_out = NE2L105 & (!QE2L51Q # !NE2L985 # !NE2L601);
NE2_pre_timer_up[1][1] = DFFE(NE2_pre_timer_up[1][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L275 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~582
--operation mode is normal

NE2L275 = NE2L615 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE2L075 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~580
--operation mode is normal

NE2L075 = NE2L094 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE2_pre_timer_up[0][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][1]
--operation mode is normal

NE2_pre_timer_up[0][1]_lut_out = NE2L415 & (NE2L601 # !QE2L51Q # !NE2L985);
NE2_pre_timer_up[0][1] = DFFE(NE2_pre_timer_up[0][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_up[2][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][1]
--operation mode is normal

NE2_pre_timer_up[2][1]_lut_out = NE2L884 & (NE2L601 # NE2L985 # !QE2L51Q);
NE2_pre_timer_up[2][1] = DFFE(NE2_pre_timer_up[2][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L565 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~575
--operation mode is normal

NE2L565 = NE2L524 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE2L765 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~577
--operation mode is normal

NE2L765 = NE2L154 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE2_pre_timer_down[3][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][1]
--operation mode is normal

NE2_pre_timer_down[3][1]_lut_out = NE2L324 & (NE2L095 # !QE1L51Q # !NE2L701);
NE2_pre_timer_down[3][1] = DFFE(NE2_pre_timer_down[3][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[1][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][1]
--operation mode is normal

NE2_pre_timer_down[1][1]_lut_out = NE2L944 & (!QE1L51Q # !NE2L095 # !NE2L701);
NE2_pre_timer_down[1][1] = DFFE(NE2_pre_timer_down[1][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L865 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~578
--operation mode is normal

NE2L865 = NE2L464 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE2L665 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~576
--operation mode is normal

NE2L665 = NE2L834 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE2_pre_timer_down[0][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][1]
--operation mode is normal

NE2_pre_timer_down[0][1]_lut_out = NE2L264 & (NE2L701 # !QE1L51Q # !NE2L095);
NE2_pre_timer_down[0][1] = DFFE(NE2_pre_timer_down[0][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2_pre_timer_down[2][1] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][1]
--operation mode is normal

NE2_pre_timer_down[2][1]_lut_out = NE2L634 & (NE2L701 # NE2L095 # !QE1L51Q);
NE2_pre_timer_down[2][1] = DFFE(NE2_pre_timer_down[2][1]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE2L892 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1474~457
--operation mode is normal

GE2L892 = GE2_m[2] & (GE2L882 # GE2L5801Q & !GE2L942);


--GE2L992 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1474~458
--operation mode is normal

GE2L992 = GE2L842 & GE2_l[2] & GE2L5801Q & !GE2L613;


--GE2L003 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1474~459
--operation mode is normal

GE2L003 = GE2L8311Q & GE2L919 # !GE2L8311Q & (GE2L788 & !GE2L967 # !GE2L788 & GE2L919);


--GE2L103 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1474~460
--operation mode is normal

GE2L103 = GE2L482 & (GE2L432 & GE2L003 # !GE2L432 & GE2_l[2]);


--GE2_m[1] is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|m[1]
--operation mode is normal

GE2_m[1]_lut_out = GE2_st_mach_init & (GE2L203 # GE2L303 # GE2L403);
GE2_m[1] = DFFE(GE2_m[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--GE1L992 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1474~457
--operation mode is normal

GE1L992 = GE1_m[2] & (GE1L982 # GE1L3801Q & !GE1L052);


--GE1L003 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1474~458
--operation mode is normal

GE1L003 = GE1L942 & GE1_l[2] & GE1L3801Q & !GE1L713;


--GE1L103 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1474~459
--operation mode is normal

GE1L103 = GE1L6311Q & GE1L719 # !GE1L6311Q & (GE1L588 & !GE1L767 # !GE1L588 & GE1L719);


--GE1L203 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1474~460
--operation mode is normal

GE1L203 = GE1L582 & (GE1L432 & GE1L103 # !GE1L432 & GE1_l[2]);


--GE1_m[1] is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|m[1]
--operation mode is normal

GE1_m[1]_lut_out = GE1_st_mach_init & (GE1L303 # GE1L403 # GE1L503);
GE1_m[1] = DFFE(GE1_m[1]_lut_out, !GLOBAL(UE1_outclock1), !K1L4Q, , );


--FE1L901 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~148
--operation mode is normal

FE1L901 = (R62_sload_path[4] & !R62_sload_path[5] & !R62_sload_path[6] & !R62_sload_path[7]) & CASCADE(FE1L011);


--GE1L383 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1792~1112
--operation mode is normal

GE1L383 = (GE1L479 & (GE1L6101 & GE1_flagged_rl_compr_dly[0] # !GE1L6101 & GE1_ring_data[12]) # !GE1L479 & GE1_ring_data[12]) & CASCADE(GE1L953);


--FE2L901 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|i~148
--operation mode is normal

FE2L901 = (R23_sload_path[4] & !R23_sload_path[5] & !R23_sload_path[6] & !R23_sload_path[7]) & CASCADE(FE2L011);


--GE2L683 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1792~1114
--operation mode is normal

GE2L683 = (GE2L579 & (GE2L979 & GE2_flagged_rl_compr_dly[0] # !GE2L979 & GE2_ring_data[12]) # !GE2L579 & GE2_ring_data[12]) & CASCADE(GE2L063);


--GE1L323 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1698~1090
--operation mode is normal

GE1L323 = (GE1_j_dly[0] & (GE1L879 & GE1_flagged_rl_compr_dly[0] # !GE1L879 & GE1_ring_data[17]) # !GE1_j_dly[0] & GE1_ring_data[17]) & CASCADE(GE1L944);


--GE1L574 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1831~1147
--operation mode is normal

GE1L574 = (GE1_j_dly[0] & (GE1L879 & GE1_flagged_rl_compr_dly[10] # !GE1L879 & GE1_ring_data[9]) # !GE1_j_dly[0] & GE1_ring_data[9]) & CASCADE(GE1L905);


--GE1L473 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1773~1037
--operation mode is normal

GE1L473 = (GE1L479 & (GE1L979 & GE1_flagged_rl_compr_dly[0] # !GE1L979 & GE1_ring_data[13]) # !GE1L479 & GE1_ring_data[13]) & CASCADE(GE1L093);


--GE2L223 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1698~1090
--operation mode is normal

GE2L223 = (GE2_j_dly[0] & (GE2L089 & GE2_flagged_rl_compr_dly[0] # !GE2L089 & GE2_ring_data[17]) # !GE2_j_dly[0] & GE2_ring_data[17]) & CASCADE(GE2L254);


--GE2L974 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1831~1148
--operation mode is normal

GE2L974 = (GE2_j_dly[0] & (GE2L089 & GE2_flagged_rl_compr_dly[10] # !GE2L089 & GE2_ring_data[9]) # !GE2_j_dly[0] & GE2_ring_data[9]) & CASCADE(GE2L315);


--GE2L573 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1773~1037
--operation mode is normal

GE2L573 = (GE2L579 & (GE2L289 & GE2_flagged_rl_compr_dly[0] # !GE2L289 & GE2_ring_data[13]) # !GE2L579 & GE2_ring_data[13]) & CASCADE(GE2L393);


--FE1_fadc_postpeak[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|chargestamp:inst_chargestamp|charge_stamp_generator:inst_charge_stamp_generator|fadc_postpeak[7]
--operation mode is normal

FE1_fadc_postpeak[7]_lut_out = FE1_charge_stamp_generator_state & (FE1_fadc_peak0[9] & FE1_fadc_postpeak0[8] # !FE1_fadc_peak0[9] & FE1_fadc_postpeak0[7]);
FE1_fadc_postpeak[7] = DFFE(FE1_fadc_postpeak[7]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , FE1L18);


--SB3_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

SB3_dffs[8]_lut_out = L1_COMM_ctrl_local.id[8] & (SB3_dffs[9] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[8] & SB3_dffs[9] & !XC1_ID_LOAD;
SB3_dffs[8] = DFFE(SB3_dffs[8]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SC1_srg[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[3]
--operation mode is normal

SC1_srg[3]_lut_out = SC1L52 # SC1L61 & SC1L25Q;
SC1_srg[3] = DFFE(SC1_srg[3]_lut_out, GLOBAL(UE1_outclock0), , , SC1L34);


--SC1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~841
--operation mode is normal

SC1L42 = SC1_srg[3] & (SC1L35Q # SC1_srg[4] & !SC1L15Q) # !SC1_srg[3] & SC1_srg[4] & !SC1L15Q;


--SB2_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

SB2_dffs[8]_lut_out = R34_sload_path[8] & (SB2_dffs[9] # W1L91Q) # !R34_sload_path[8] & SB2_dffs[9] & !W1L91Q;
SB2_dffs[8] = DFFE(SB2_dffs[8]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
--operation mode is normal

SB5_dffs[8]_lut_out = R34_sload_path[8] & (SB5_dffs[9] # EC1L9Q) # !R34_sload_path[8] & SB5_dffs[9] & !EC1L9Q;
SB5_dffs[8] = DFFE(SB5_dffs[8]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--ED76L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

ED76L1 = XC1L97Q # XC1L27Q & CC2_SRG[14] # !XC1L27Q & CC2_SRG[6];


--ED76L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

ED76L2 = (XC1L27Q & CC2_SRG[30] # !XC1L27Q & CC2_SRG[22] # !XC1L97Q) & CASCADE(ED76L1);


--ED66L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

ED66L1 = XC1L97Q # XC1L27Q & EF1_portadataout[14] # !XC1L27Q & EF1_portadataout[6];


--ED66L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

ED66L2 = (XC1L27Q & EF1_portadataout[30] # !XC1L27Q & EF1_portadataout[22] # !XC1L97Q) & CASCADE(ED66L1);


--ED96L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0
--operation mode is normal

ED96L1 = XC1L97Q # !XC1L27Q;


--ED96L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28
--operation mode is normal

ED96L2 = (XC1L27Q & SB2_dffs[6] # !XC1L27Q & SB5_dffs[6] # !XC1L97Q) & CASCADE(ED96L1);


--ED86L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

ED86L1 = XC1L97Q # XC1L27Q & ZC1L6Q # !XC1L27Q & T1_SND_TC_DAT;


--EB1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_dn_rq~reg
--operation mode is normal

EB1L45Q_lut_out = EB1L071 & (EB1_adcmax[4] # EB1_adcmax[5] # EB1L171);
EB1L45Q = DFFE(EB1L45Q_lut_out, GLOBAL(UE1_outclock0), , , EB1L35);


--ED86L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|result_node~28
--operation mode is normal

ED86L2 = (XC1L27Q & EB1L45Q # !XC1L27Q & R41_pre_out[6] # !XC1L97Q) & CASCADE(ED86L1);


--LB1_inst10[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[1]
--operation mode is normal

LB1_inst10[1]_lut_out = COM_AD_D[3];
LB1_inst10[1] = DFFE(LB1_inst10[1]_lut_out, GLOBAL(UE1_outclock0), , , );


--NE1L234 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~443
--operation mode is normal

NE1L234 = NE1L033 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE1L434 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~445
--operation mode is normal

NE1L434 = NE1L653 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE1_pre_timer_up[3][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[3][0]
--operation mode is normal

NE1_pre_timer_up[3][0]_lut_out = NE1L823 & (NE2L985 # !QE2L51Q # !NE2L601);
NE1_pre_timer_up[3][0] = DFFE(NE1_pre_timer_up[3][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L644 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3156
--operation mode is normal

NE1L644 = NE1_pre_timer_up[3][3] # NE1_pre_timer_up[3][4] # NE1_pre_timer_up[3][5] # NE1_pre_timer_up[3][6];


--NE1L101 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~40
--operation mode is normal

NE1L101 = NE1L644 # NE1_pre_timer_up[3][0] # NE1_pre_timer_up[3][1] # NE1_pre_timer_up[3][2];


--NE1_pre_timer_up[1][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[1][0]
--operation mode is normal

NE1_pre_timer_up[1][0]_lut_out = NE1L453 & (!QE2L51Q # !NE2L985 # !NE2L601);
NE1_pre_timer_up[1][0] = DFFE(NE1_pre_timer_up[1][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L744 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3157
--operation mode is normal

NE1L744 = NE1_pre_timer_up[1][3] # NE1_pre_timer_up[1][4] # NE1_pre_timer_up[1][5] # NE1_pre_timer_up[1][6];


--NE1L99 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~30
--operation mode is normal

NE1L99 = NE1L744 # NE1_pre_timer_up[1][0] # NE1_pre_timer_up[1][1] # NE1_pre_timer_up[1][2];


--NE1L534 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~446
--operation mode is normal

NE1L534 = NE1L963 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE1L334 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~444
--operation mode is normal

NE1L334 = NE1L343 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE1_pre_timer_up[0][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[0][0]
--operation mode is normal

NE1_pre_timer_up[0][0]_lut_out = NE1L763 & (NE2L601 # !QE2L51Q # !NE2L985);
NE1_pre_timer_up[0][0] = DFFE(NE1_pre_timer_up[0][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L844 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3158
--operation mode is normal

NE1L844 = NE1_pre_timer_up[0][3] # NE1_pre_timer_up[0][4] # NE1_pre_timer_up[0][5] # NE1_pre_timer_up[0][6];


--NE1L89 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~25
--operation mode is normal

NE1L89 = NE1L844 # NE1_pre_timer_up[0][0] # NE1_pre_timer_up[0][1] # NE1_pre_timer_up[0][2];


--NE1_pre_timer_up[2][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_up[2][0]
--operation mode is normal

NE1_pre_timer_up[2][0]_lut_out = NE1L143 & (NE2L601 # NE2L985 # !QE2L51Q);
NE1_pre_timer_up[2][0] = DFFE(NE1_pre_timer_up[2][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L944 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3159
--operation mode is normal

NE1L944 = NE1_pre_timer_up[2][3] # NE1_pre_timer_up[2][4] # NE1_pre_timer_up[2][5] # NE1_pre_timer_up[2][6];


--NE1L001 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~35
--operation mode is normal

NE1L001 = NE1L944 # NE1_pre_timer_up[2][0] # NE1_pre_timer_up[2][1] # NE1_pre_timer_up[2][2];


--NE2L443 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~362
--operation mode is normal

NE2L443 = NE2L601 & (L1_LC_ctrl_local.lc_cable_length_up[1][0] # !NE2L985) # !NE2L601 & NE2L985 & !L1_LC_ctrl_local.lc_cable_length_up[0][0];


--NE2L543 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~363
--operation mode is normal

NE2L543 = NE2L443 & (NE2L985 # L1_LC_ctrl_local.lc_cable_length_up[3][0]) # !NE2L443 & !L1_LC_ctrl_local.lc_cable_length_up[2][0] & !NE2L985;


--NE2L233 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~350
--operation mode is normal

NE2L233 = NE2L701 & (L1_LC_ctrl_local.lc_cable_length_down[1][0] # !NE2L095) # !NE2L701 & NE2L095 & !L1_LC_ctrl_local.lc_cable_length_down[0][0];


--NE2L333 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~351
--operation mode is normal

NE2L333 = NE2L233 & (NE2L095 # L1_LC_ctrl_local.lc_cable_length_down[3][0]) # !NE2L233 & !L1_LC_ctrl_local.lc_cable_length_down[2][0] & !NE2L095;


--NE1L824 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~439
--operation mode is normal

NE1L824 = NE1L872 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE1L034 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~441
--operation mode is normal

NE1L034 = NE1L403 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE1_pre_timer_down[3][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[3][0]
--operation mode is normal

NE1_pre_timer_down[3][0]_lut_out = NE1L672 & (NE2L095 # !QE1L51Q # !NE2L701);
NE1_pre_timer_down[3][0] = DFFE(NE1_pre_timer_down[3][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L054 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3160
--operation mode is normal

NE1L054 = NE1_pre_timer_down[3][3] # NE1_pre_timer_down[3][4] # NE1_pre_timer_down[3][5] # NE1_pre_timer_down[3][6];


--NE1L501 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~60
--operation mode is normal

NE1L501 = NE1L054 # NE1_pre_timer_down[3][0] # NE1_pre_timer_down[3][1] # NE1_pre_timer_down[3][2];


--NE1_pre_timer_down[1][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[1][0]
--operation mode is normal

NE1_pre_timer_down[1][0]_lut_out = NE1L203 & (!QE1L51Q # !NE2L095 # !NE2L701);
NE1_pre_timer_down[1][0] = DFFE(NE1_pre_timer_down[1][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L154 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3161
--operation mode is normal

NE1L154 = NE1_pre_timer_down[1][3] # NE1_pre_timer_down[1][4] # NE1_pre_timer_down[1][5] # NE1_pre_timer_down[1][6];


--NE1L301 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~50
--operation mode is normal

NE1L301 = NE1L154 # NE1_pre_timer_down[1][0] # NE1_pre_timer_down[1][1] # NE1_pre_timer_down[1][2];


--NE1L134 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~442
--operation mode is normal

NE1L134 = NE1L713 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE1L924 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~440
--operation mode is normal

NE1L924 = NE1L192 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE1_pre_timer_down[0][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[0][0]
--operation mode is normal

NE1_pre_timer_down[0][0]_lut_out = NE1L513 & (NE2L701 # !QE1L51Q # !NE2L095);
NE1_pre_timer_down[0][0] = DFFE(NE1_pre_timer_down[0][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L254 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3162
--operation mode is normal

NE1L254 = NE1_pre_timer_down[0][3] # NE1_pre_timer_down[0][4] # NE1_pre_timer_down[0][5] # NE1_pre_timer_down[0][6];


--NE1L201 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~45
--operation mode is normal

NE1L201 = NE1L254 # NE1_pre_timer_down[0][0] # NE1_pre_timer_down[0][1] # NE1_pre_timer_down[0][2];


--NE1_pre_timer_down[2][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|pre_timer_down[2][0]
--operation mode is normal

NE1_pre_timer_down[2][0]_lut_out = NE1L982 & (NE2L701 # NE2L095 # !QE1L51Q);
NE1_pre_timer_down[2][0] = DFFE(NE1_pre_timer_down[2][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE1L354 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~3163
--operation mode is normal

NE1L354 = NE1_pre_timer_down[2][3] # NE1_pre_timer_down[2][4] # NE1_pre_timer_down[2][5] # NE1_pre_timer_down[2][6];


--NE1L401 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~55
--operation mode is normal

NE1L401 = NE1L354 # NE1_pre_timer_down[2][0] # NE1_pre_timer_down[2][1] # NE1_pre_timer_down[2][2];


--NE2L775 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~587
--operation mode is normal

NE2L775 = NE2L574 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE2L975 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~589
--operation mode is normal

NE2L975 = NE2L105 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE2_pre_timer_up[3][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[3][0]
--operation mode is normal

NE2_pre_timer_up[3][0]_lut_out = NE2L374 & (NE2L985 # !QE2L51Q # !NE2L601);
NE2_pre_timer_up[3][0] = DFFE(NE2_pre_timer_up[3][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L495 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3342
--operation mode is normal

NE2L495 = NE2_pre_timer_up[3][3] # NE2_pre_timer_up[3][4] # NE2_pre_timer_up[3][5] # NE2_pre_timer_up[3][6];


--NE2L101 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~40
--operation mode is normal

NE2L101 = NE2L495 # NE2_pre_timer_up[3][0] # NE2_pre_timer_up[3][1] # NE2_pre_timer_up[3][2];


--NE2_pre_timer_up[1][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[1][0]
--operation mode is normal

NE2_pre_timer_up[1][0]_lut_out = NE2L994 & (!QE2L51Q # !NE2L985 # !NE2L601);
NE2_pre_timer_up[1][0] = DFFE(NE2_pre_timer_up[1][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L595 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3343
--operation mode is normal

NE2L595 = NE2_pre_timer_up[1][3] # NE2_pre_timer_up[1][4] # NE2_pre_timer_up[1][5] # NE2_pre_timer_up[1][6];


--NE2L99 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~30
--operation mode is normal

NE2L99 = NE2L595 # NE2_pre_timer_up[1][0] # NE2_pre_timer_up[1][1] # NE2_pre_timer_up[1][2];


--NE2L085 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~590
--operation mode is normal

NE2L085 = NE2L415 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE2L875 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~588
--operation mode is normal

NE2L875 = NE2L884 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE2_pre_timer_up[0][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[0][0]
--operation mode is normal

NE2_pre_timer_up[0][0]_lut_out = NE2L215 & (NE2L601 # !QE2L51Q # !NE2L985);
NE2_pre_timer_up[0][0] = DFFE(NE2_pre_timer_up[0][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L695 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3344
--operation mode is normal

NE2L695 = NE2_pre_timer_up[0][3] # NE2_pre_timer_up[0][4] # NE2_pre_timer_up[0][5] # NE2_pre_timer_up[0][6];


--NE2L89 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~25
--operation mode is normal

NE2L89 = NE2L695 # NE2_pre_timer_up[0][0] # NE2_pre_timer_up[0][1] # NE2_pre_timer_up[0][2];


--NE2_pre_timer_up[2][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_up[2][0]
--operation mode is normal

NE2_pre_timer_up[2][0]_lut_out = NE2L684 & (NE2L601 # NE2L985 # !QE2L51Q);
NE2_pre_timer_up[2][0] = DFFE(NE2_pre_timer_up[2][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L795 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3345
--operation mode is normal

NE2L795 = NE2_pre_timer_up[2][3] # NE2_pre_timer_up[2][4] # NE2_pre_timer_up[2][5] # NE2_pre_timer_up[2][6];


--NE2L001 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~35
--operation mode is normal

NE2L001 = NE2L795 # NE2_pre_timer_up[2][0] # NE2_pre_timer_up[2][1] # NE2_pre_timer_up[2][2];


--NE2L375 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~583
--operation mode is normal

NE2L375 = NE2L324 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE2L575 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~585
--operation mode is normal

NE2L575 = NE2L944 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE2_pre_timer_down[3][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[3][0]
--operation mode is normal

NE2_pre_timer_down[3][0]_lut_out = NE2L124 & (NE2L095 # !QE1L51Q # !NE2L701);
NE2_pre_timer_down[3][0] = DFFE(NE2_pre_timer_down[3][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L895 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3346
--operation mode is normal

NE2L895 = NE2_pre_timer_down[3][3] # NE2_pre_timer_down[3][4] # NE2_pre_timer_down[3][5] # NE2_pre_timer_down[3][6];


--NE2L501 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~60
--operation mode is normal

NE2L501 = NE2L895 # NE2_pre_timer_down[3][0] # NE2_pre_timer_down[3][1] # NE2_pre_timer_down[3][2];


--NE2_pre_timer_down[1][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[1][0]
--operation mode is normal

NE2_pre_timer_down[1][0]_lut_out = NE2L744 & (!QE1L51Q # !NE2L095 # !NE2L701);
NE2_pre_timer_down[1][0] = DFFE(NE2_pre_timer_down[1][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L995 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3347
--operation mode is normal

NE2L995 = NE2_pre_timer_down[1][3] # NE2_pre_timer_down[1][4] # NE2_pre_timer_down[1][5] # NE2_pre_timer_down[1][6];


--NE2L301 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~50
--operation mode is normal

NE2L301 = NE2L995 # NE2_pre_timer_down[1][0] # NE2_pre_timer_down[1][1] # NE2_pre_timer_down[1][2];


--NE2L675 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~586
--operation mode is normal

NE2L675 = NE2L264 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE2L475 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~584
--operation mode is normal

NE2L475 = NE2L634 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE2_pre_timer_down[0][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[0][0]
--operation mode is normal

NE2_pre_timer_down[0][0]_lut_out = NE2L064 & (NE2L701 # !QE1L51Q # !NE2L095);
NE2_pre_timer_down[0][0] = DFFE(NE2_pre_timer_down[0][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L006 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3348
--operation mode is normal

NE2L006 = NE2_pre_timer_down[0][3] # NE2_pre_timer_down[0][4] # NE2_pre_timer_down[0][5] # NE2_pre_timer_down[0][6];


--NE2L201 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~45
--operation mode is normal

NE2L201 = NE2L006 # NE2_pre_timer_down[0][0] # NE2_pre_timer_down[0][1] # NE2_pre_timer_down[0][2];


--NE2_pre_timer_down[2][0] is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|pre_timer_down[2][0]
--operation mode is normal

NE2_pre_timer_down[2][0]_lut_out = NE2L434 & (NE2L701 # NE2L095 # !QE1L51Q);
NE2_pre_timer_down[2][0] = DFFE(NE2_pre_timer_down[2][0]_lut_out, GLOBAL(UE1_outclock1), !K1L4Q, , );


--NE2L106 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~3349
--operation mode is normal

NE2L106 = NE2_pre_timer_down[2][3] # NE2_pre_timer_down[2][4] # NE2_pre_timer_down[2][5] # NE2_pre_timer_down[2][6];


--NE2L401 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~55
--operation mode is normal

NE2L401 = NE2L106 # NE2_pre_timer_down[2][0] # NE2_pre_timer_down[2][1] # NE2_pre_timer_down[2][2];


--GE2L792 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1473~560
--operation mode is normal

GE2L792 = (GE2L129 & (GE2_l[3] # GE2L422) # !GE2L129 & GE2_l[3] & !GE2L422) & CASCADE(GE2L222);


--GE2L203 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1475~437
--operation mode is normal

GE2L203 = GE2_m[1] & (GE2L882 # GE2L5801Q & !GE2L942);


--GE2L303 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1475~438
--operation mode is normal

GE2L303 = GE2L842 & GE2_l[1] & GE2L5801Q & !GE2L613;


--GE2L403 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1475~439
--operation mode is normal

GE2L403 = GE2L482 & (GE2L503 # GE2_l[1] & !GE2L432);


--GE1L892 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1473~560
--operation mode is normal

GE1L892 = (GE1L919 & (GE1_l[3] # GE1L422) # !GE1L919 & GE1_l[3] & !GE1L422) & CASCADE(GE1L222);


--GE1L303 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1475~437
--operation mode is normal

GE1L303 = GE1_m[1] & (GE1L982 # GE1L3801Q & !GE1L052);


--GE1L403 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1475~438
--operation mode is normal

GE1L403 = GE1L942 & GE1_l[1] & GE1L3801Q & !GE1L713;


--GE1L503 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1475~439
--operation mode is normal

GE1L503 = GE1L582 & (GE1L603 # GE1_l[1] & !GE1L432);


--SB3_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

SB3_dffs[9]_lut_out = L1_COMM_ctrl_local.id[9] & (SB3_dffs[10] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[9] & SB3_dffs[10] & !XC1_ID_LOAD;
SB3_dffs[9] = DFFE(SB3_dffs[9]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SC1_srg[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[2]
--operation mode is normal

SC1_srg[2]_lut_out = SC1L62 # SC1L41 & SC1L25Q;
SC1_srg[2] = DFFE(SC1_srg[2]_lut_out, GLOBAL(UE1_outclock0), , , SC1L34);


--SC1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~843
--operation mode is normal

SC1L52 = SC1_srg[2] & (SC1L35Q # SC1_srg[3] & !SC1L15Q) # !SC1_srg[2] & SC1_srg[3] & !SC1L15Q;


--ED67L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0
--operation mode is normal

ED67L1 = XC1L97Q # XC1L27Q & CC2_SRG[15] # !XC1L27Q & CC2_SRG[7];


--ED67L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26
--operation mode is normal

ED67L2 = (XC1L27Q & CC2_SRG[31] # !XC1L27Q & CC2_SRG[23] # !XC1L97Q) & CASCADE(ED67L1);


--XC1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en~reg
--operation mode is normal

XC1L45Q_lut_out = XC1_DATA_BODY & !XC1L26Q & (XC1L45Q # XC1_BYT2) # !XC1_DATA_BODY & (XC1L45Q # XC1_BYT2);
XC1L45Q = DFFE(XC1L45Q_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--ED57L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133
--operation mode is normal

ED57L2 = EF1_portadataout[15] & (A_nB # XC1L45Q) # !EF1_portadataout[15] & A_nB & !XC1L45Q;


--ED57L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0
--operation mode is normal

ED57L1 = XC1L97Q # XC1L27Q & ED57L2 # !XC1L27Q & EF1_portadataout[7];


--ED57L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26
--operation mode is normal

ED57L3 = (XC1L27Q & EF1_portadataout[31] # !XC1L27Q & EF1_portadataout[23] # !XC1L97Q) & CASCADE(ED57L1);


--ED87L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27
--operation mode is normal

ED87L1 = XC1L27Q & SB2_dffs[7] # !XC1L27Q & SB5_dffs[7] # !XC1L97Q;


--ED77L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~4
--operation mode is normal

ED77L1 = XC1L97Q # A_nB & XC1L27Q;


--EB1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_up_rq~reg
--operation mode is normal

EB1L55Q_lut_out = !EB1_adcmax[9] # !EB1_adcmax[8] # !EB1_adcmax[7] # !EB1_adcmax[6];
EB1L55Q = DFFE(EB1L55Q_lut_out, GLOBAL(UE1_outclock0), , , EB1L35);


--ED77L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|result_node~28
--operation mode is normal

ED77L2 = (XC1L27Q & EB1L55Q # !XC1L27Q & R41_pre_out[7] # !XC1L97Q) & CASCADE(ED77L1);


--SB2_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

SB2_dffs[9]_lut_out = R34_sload_path[9] & (SB2_dffs[10] # W1L91Q) # !R34_sload_path[9] & SB2_dffs[10] & !W1L91Q;
SB2_dffs[9] = DFFE(SB2_dffs[9]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9]
--operation mode is normal

SB5_dffs[9]_lut_out = R34_sload_path[9] & (SB5_dffs[10] # EC1L9Q) # !R34_sload_path[9] & SB5_dffs[10] & !EC1L9Q;
SB5_dffs[9] = DFFE(SB5_dffs[9]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--EB1_adcmax[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[6]
--operation mode is normal

EB1_adcmax[6]_lut_out = EB1_ina[6];
EB1_adcmax[6] = DFFE(EB1_adcmax[6]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , EB1L961);


--EB1_adcmax[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[7]
--operation mode is normal

EB1_adcmax[7]_lut_out = EB1_ina[7];
EB1_adcmax[7] = DFFE(EB1_adcmax[7]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , EB1L961);


--EB1_adcmax[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[8]
--operation mode is normal

EB1_adcmax[8]_lut_out = EB1_ina[8];
EB1_adcmax[8] = DFFE(EB1_adcmax[8]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , EB1L961);


--EB1_adcmax[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[9]
--operation mode is normal

EB1_adcmax[9]_lut_out = EB1_ina[9];
EB1_adcmax[9] = DFFE(EB1_adcmax[9]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , EB1L961);


--EB1L071 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~92
--operation mode is normal

EB1L071 = EB1_adcmax[6] & EB1_adcmax[7] & EB1_adcmax[8] & EB1_adcmax[9];


--EB1_adcmax[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[4]
--operation mode is normal

EB1_adcmax[4]_lut_out = EB1_ina[4];
EB1_adcmax[4] = DFFE(EB1_adcmax[4]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , EB1L961);


--EB1_adcmax[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[5]
--operation mode is normal

EB1_adcmax[5]_lut_out = EB1_ina[5];
EB1_adcmax[5] = DFFE(EB1_adcmax[5]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , EB1L961);


--EB1_adcmax[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[3]
--operation mode is normal

EB1_adcmax[3]_lut_out = EB1_ina[3];
EB1_adcmax[3] = DFFE(EB1_adcmax[3]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , EB1L961);


--EB1_adcmax[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[2]
--operation mode is normal

EB1_adcmax[2]_lut_out = EB1_ina[2];
EB1_adcmax[2] = DFFE(EB1_adcmax[2]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , EB1L961);


--EB1_adcmax[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[0]
--operation mode is normal

EB1_adcmax[0]_lut_out = EB1_ina[0];
EB1_adcmax[0] = DFFE(EB1_adcmax[0]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , EB1L961);


--EB1_adcmax[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|adcmax[1]
--operation mode is normal

EB1_adcmax[1]_lut_out = EB1_ina[1];
EB1_adcmax[1] = DFFE(EB1_adcmax[1]_lut_out, GLOBAL(UE1_outclock0), NB1L9Q, , EB1L961);


--EB1L171 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|op_11~93
--operation mode is normal

EB1L171 = EB1_adcmax[3] & (EB1_adcmax[2] # EB1_adcmax[0] & EB1_adcmax[1]);


--BB1_dom_rcvd is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|dom_rcvd
--operation mode is normal

BB1_dom_rcvd_lut_out = SB1_dffs[7];
BB1_dom_rcvd = DFFE(BB1_dom_rcvd_lut_out, GLOBAL(UE1_outclock0), !NB1L92Q, , BB1L8);


--EB1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser_2thr:inst11|dorlev_dn_rq~1
--operation mode is normal

EB1L35 = DB1_PTYPE_SEQ0 & NB1L01Q & (A_nB $ !BB1_dom_rcvd);


--LB1_inst10[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[0]
--operation mode is normal

LB1_inst10[0]_lut_out = COM_AD_D[2];
LB1_inst10[0] = DFFE(LB1_inst10[0]_lut_out, GLOBAL(UE1_outclock0), , , );


--NE1L044 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~451
--operation mode is normal

NE1L044 = NE1L823 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE1L244 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~453
--operation mode is normal

NE1L244 = NE1L453 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE1L344 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~454
--operation mode is normal

NE1L344 = NE1L763 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE1L144 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~452
--operation mode is normal

NE1L144 = NE1L143 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE1L634 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~447
--operation mode is normal

NE1L634 = NE1L672 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE1L834 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~449
--operation mode is normal

NE1L834 = NE1L203 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE1L934 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~450
--operation mode is normal

NE1L934 = NE1L513 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE1L734 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_A|i~448
--operation mode is normal

NE1L734 = NE1L982 & (NE2L701 # NE2L095 # !QE1L51Q);


--NE2L585 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~595
--operation mode is normal

NE2L585 = NE2L374 & (NE2L985 # !QE2L51Q # !NE2L601);


--NE2L785 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~597
--operation mode is normal

NE2L785 = NE2L994 & (!QE2L51Q # !NE2L985 # !NE2L601);


--NE2L885 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~598
--operation mode is normal

NE2L885 = NE2L215 & (NE2L601 # !QE2L51Q # !NE2L985);


--NE2L685 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~596
--operation mode is normal

NE2L685 = NE2L684 & (NE2L601 # NE2L985 # !QE2L51Q);


--NE2L185 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~591
--operation mode is normal

NE2L185 = NE2L124 & (NE2L095 # !QE1L51Q # !NE2L701);


--NE2L385 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~593
--operation mode is normal

NE2L385 = NE2L744 & (!QE1L51Q # !NE2L095 # !NE2L701);


--NE2L485 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~594
--operation mode is normal

NE2L485 = NE2L064 & (NE2L701 # !QE1L51Q # !NE2L095);


--NE2L285 is local_coincidence:inst_local_coincidence|LC_abort:LC_abort_ARWD_B|i~592
--operation mode is normal

NE2L285 = NE2L434 & (NE2L701 # NE2L095 # !QE1L51Q);


--SB3_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

SB3_dffs[10]_lut_out = L1_COMM_ctrl_local.id[10] & (SB3_dffs[11] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[10] & SB3_dffs[11] & !XC1_ID_LOAD;
SB3_dffs[10] = DFFE(SB3_dffs[10]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SC1_srg[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[1]
--operation mode is normal

SC1_srg[1]_lut_out = SC1L72 # SC1L31 & SC1L25Q;
SC1_srg[1] = DFFE(SC1_srg[1]_lut_out, GLOBAL(UE1_outclock0), , , SC1L34);


--SC1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~845
--operation mode is normal

SC1L62 = SC1_srg[1] & (SC1L35Q # SC1_srg[2] & !SC1L15Q) # !SC1_srg[1] & SC1_srg[2] & !SC1L15Q;


--XC1_DATA_BODY is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DATA_BODY
--operation mode is normal

XC1_DATA_BODY_lut_out = XC1_DATA_BODY & (XC1_BYT2 & !XC1L45Q # !XC1L26Q) # !XC1_DATA_BODY & XC1_BYT2 & !XC1L45Q;
XC1_DATA_BODY = DFFE(XC1_DATA_BODY_lut_out, GLOBAL(UE1_outclock0), !T1_CLR_BUF, , );


--SB2_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

SB2_dffs[10]_lut_out = R34_sload_path[10] & (SB2_dffs[11] # W1L91Q) # !R34_sload_path[10] & SB2_dffs[11] & !W1L91Q;
SB2_dffs[10] = DFFE(SB2_dffs[10]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10]
--operation mode is normal

SB5_dffs[10]_lut_out = R34_sload_path[10] & (SB5_dffs[11] # EC1L9Q) # !R34_sload_path[10] & SB5_dffs[11] & !EC1L9Q;
SB5_dffs[10] = DFFE(SB5_dffs[10]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--GE2L503 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1475~444
--operation mode is normal

GE2L503 = (GE2L8311Q & GE2L719 # !GE2L8311Q & (GE2L788 & !GE2_l[1] # !GE2L788 & GE2L719)) & CASCADE(GE2L532);


--GE1L603 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1475~444
--operation mode is normal

GE1L603 = (GE1L6311Q & GE1L519 # !GE1L6311Q & (GE1L588 & !GE1_l[1] # !GE1L588 & GE1L519)) & CASCADE(GE1L532);


--SB3_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

SB3_dffs[11]_lut_out = L1_COMM_ctrl_local.id[11] & (SB3_dffs[12] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[11] & SB3_dffs[12] & !XC1_ID_LOAD;
SB3_dffs[11] = DFFE(SB3_dffs[11]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SC1_srg[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0]
--operation mode is normal

SC1_srg[0]_lut_out = SC1L21 & (SC1L25Q # SC1_srg[0] & !SC1L15Q) # !SC1L21 & SC1_srg[0] & !SC1L15Q;
SC1_srg[0] = DFFE(SC1_srg[0]_lut_out, GLOBAL(UE1_outclock0), , , SC1L34);


--SC1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~847
--operation mode is normal

SC1L72 = SC1_srg[0] & (SC1L35Q # SC1_srg[1] & !SC1L15Q) # !SC1_srg[0] & SC1_srg[1] & !SC1L15Q;


--SB2_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

SB2_dffs[11]_lut_out = R34_sload_path[11] & (SB2_dffs[12] # W1L91Q) # !R34_sload_path[11] & SB2_dffs[12] & !W1L91Q;
SB2_dffs[11] = DFFE(SB2_dffs[11]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11]
--operation mode is normal

SB5_dffs[11]_lut_out = R34_sload_path[11] & (SB5_dffs[12] # EC1L9Q) # !R34_sload_path[11] & SB5_dffs[12] & !EC1L9Q;
SB5_dffs[11] = DFFE(SB5_dffs[11]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

SB3_dffs[12]_lut_out = L1_COMM_ctrl_local.id[12] & (SB3_dffs[13] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[12] & SB3_dffs[13] & !XC1_ID_LOAD;
SB3_dffs[12] = DFFE(SB3_dffs[12]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

SB2_dffs[12]_lut_out = R34_sload_path[12] & (SB2_dffs[13] # W1L91Q) # !R34_sload_path[12] & SB2_dffs[13] & !W1L91Q;
SB2_dffs[12] = DFFE(SB2_dffs[12]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12]
--operation mode is normal

SB5_dffs[12]_lut_out = R34_sload_path[12] & (SB5_dffs[13] # EC1L9Q) # !R34_sload_path[12] & SB5_dffs[13] & !EC1L9Q;
SB5_dffs[12] = DFFE(SB5_dffs[12]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

SB3_dffs[13]_lut_out = L1_COMM_ctrl_local.id[13] & (SB3_dffs[14] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[13] & SB3_dffs[14] & !XC1_ID_LOAD;
SB3_dffs[13] = DFFE(SB3_dffs[13]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

SB2_dffs[13]_lut_out = R34_sload_path[13] & (SB2_dffs[14] # W1L91Q) # !R34_sload_path[13] & SB2_dffs[14] & !W1L91Q;
SB2_dffs[13] = DFFE(SB2_dffs[13]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13]
--operation mode is normal

SB5_dffs[13]_lut_out = R34_sload_path[13] & (SB5_dffs[14] # EC1L9Q) # !R34_sload_path[13] & SB5_dffs[14] & !EC1L9Q;
SB5_dffs[13] = DFFE(SB5_dffs[13]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

SB3_dffs[14]_lut_out = L1_COMM_ctrl_local.id[14] & (SB3_dffs[15] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[14] & SB3_dffs[15] & !XC1_ID_LOAD;
SB3_dffs[14] = DFFE(SB3_dffs[14]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

SB2_dffs[14]_lut_out = R34_sload_path[14] & (SB2_dffs[15] # W1L91Q) # !R34_sload_path[14] & SB2_dffs[15] & !W1L91Q;
SB2_dffs[14] = DFFE(SB2_dffs[14]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14]
--operation mode is normal

SB5_dffs[14]_lut_out = R34_sload_path[14] & (SB5_dffs[15] # EC1L9Q) # !R34_sload_path[14] & SB5_dffs[15] & !EC1L9Q;
SB5_dffs[14] = DFFE(SB5_dffs[14]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

SB3_dffs[15]_lut_out = L1_COMM_ctrl_local.id[15] & (SB3_dffs[16] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[15] & SB3_dffs[16] & !XC1_ID_LOAD;
SB3_dffs[15] = DFFE(SB3_dffs[15]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

SB2_dffs[15]_lut_out = R34_sload_path[15] & (SB2_dffs[16] # W1L91Q) # !R34_sload_path[15] & SB2_dffs[16] & !W1L91Q;
SB2_dffs[15] = DFFE(SB2_dffs[15]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15]
--operation mode is normal

SB5_dffs[15]_lut_out = R34_sload_path[15] & (SB5_dffs[16] # EC1L9Q) # !R34_sload_path[15] & SB5_dffs[16] & !EC1L9Q;
SB5_dffs[15] = DFFE(SB5_dffs[15]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--L1_COMPR_ctrl_local.ATWDa1thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa1thres[0]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa1thres[0]_lut_out = DF1_MASTERHWDATA[16];
L1_COMPR_ctrl_local.ATWDa1thres[0] = DFFE(L1_COMPR_ctrl_local.ATWDa1thres[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L59);


--L1_COMPR_ctrl_local.ATWDa3thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDa3thres[0]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDa3thres[0]_lut_out = DF1_MASTERHWDATA[16];
L1_COMPR_ctrl_local.ATWDa3thres[0] = DFFE(L1_COMPR_ctrl_local.ATWDa3thres[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L711);


--L1_COMPR_ctrl_local.ATWDb1thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb1thres[0]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb1thres[0]_lut_out = DF1_MASTERHWDATA[16];
L1_COMPR_ctrl_local.ATWDb1thres[0] = DFFE(L1_COMPR_ctrl_local.ATWDb1thres[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L831);


--L1_COMPR_ctrl_local.ATWDb3thres[0] is slaveregister:inst_slaveregister|COMPR_ctrl_local.ATWDb3thres[0]
--operation mode is normal

L1_COMPR_ctrl_local.ATWDb3thres[0]_lut_out = DF1_MASTERHWDATA[16];
L1_COMPR_ctrl_local.ATWDb3thres[0] = DFFE(L1_COMPR_ctrl_local.ATWDb3thres[0]_lut_out, GLOBAL(UE1_outclock0), !K1L4Q, , L1L161);


--SB3_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

SB3_dffs[16]_lut_out = L1_COMM_ctrl_local.id[16] & (SB3_dffs[17] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[16] & SB3_dffs[17] & !XC1_ID_LOAD;
SB3_dffs[16] = DFFE(SB3_dffs[16]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

SB2_dffs[16]_lut_out = R34_sload_path[16] & (SB2_dffs[17] # W1L91Q) # !R34_sload_path[16] & SB2_dffs[17] & !W1L91Q;
SB2_dffs[16] = DFFE(SB2_dffs[16]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16]
--operation mode is normal

SB5_dffs[16]_lut_out = R34_sload_path[16] & (SB5_dffs[17] # EC1L9Q) # !R34_sload_path[16] & SB5_dffs[17] & !EC1L9Q;
SB5_dffs[16] = DFFE(SB5_dffs[16]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

SB3_dffs[17]_lut_out = L1_COMM_ctrl_local.id[17] & (SB3_dffs[18] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[17] & SB3_dffs[18] & !XC1_ID_LOAD;
SB3_dffs[17] = DFFE(SB3_dffs[17]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

SB2_dffs[17]_lut_out = R34_sload_path[17] & (SB2_dffs[18] # W1L91Q) # !R34_sload_path[17] & SB2_dffs[18] & !W1L91Q;
SB2_dffs[17] = DFFE(SB2_dffs[17]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17]
--operation mode is normal

SB5_dffs[17]_lut_out = R34_sload_path[17] & (SB5_dffs[18] # EC1L9Q) # !R34_sload_path[17] & SB5_dffs[18] & !EC1L9Q;
SB5_dffs[17] = DFFE(SB5_dffs[17]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

SB3_dffs[18]_lut_out = L1_COMM_ctrl_local.id[18] & (SB3_dffs[19] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[18] & SB3_dffs[19] & !XC1_ID_LOAD;
SB3_dffs[18] = DFFE(SB3_dffs[18]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

SB2_dffs[18]_lut_out = R34_sload_path[18] & (SB2_dffs[19] # W1L91Q) # !R34_sload_path[18] & SB2_dffs[19] & !W1L91Q;
SB2_dffs[18] = DFFE(SB2_dffs[18]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18]
--operation mode is normal

SB5_dffs[18]_lut_out = R34_sload_path[18] & (SB5_dffs[19] # EC1L9Q) # !R34_sload_path[18] & SB5_dffs[19] & !EC1L9Q;
SB5_dffs[18] = DFFE(SB5_dffs[18]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

SB3_dffs[19]_lut_out = L1_COMM_ctrl_local.id[19] & (SB3_dffs[20] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[19] & SB3_dffs[20] & !XC1_ID_LOAD;
SB3_dffs[19] = DFFE(SB3_dffs[19]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

SB2_dffs[19]_lut_out = R34_sload_path[19] & (SB2_dffs[20] # W1L91Q) # !R34_sload_path[19] & SB2_dffs[20] & !W1L91Q;
SB2_dffs[19] = DFFE(SB2_dffs[19]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19]
--operation mode is normal

SB5_dffs[19]_lut_out = R34_sload_path[19] & (SB5_dffs[20] # EC1L9Q) # !R34_sload_path[19] & SB5_dffs[20] & !EC1L9Q;
SB5_dffs[19] = DFFE(SB5_dffs[19]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

SB3_dffs[20]_lut_out = L1_COMM_ctrl_local.id[20] & (SB3_dffs[21] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[20] & SB3_dffs[21] & !XC1_ID_LOAD;
SB3_dffs[20] = DFFE(SB3_dffs[20]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

SB2_dffs[20]_lut_out = R34_sload_path[20] & (SB2_dffs[21] # W1L91Q) # !R34_sload_path[20] & SB2_dffs[21] & !W1L91Q;
SB2_dffs[20] = DFFE(SB2_dffs[20]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20]
--operation mode is normal

SB5_dffs[20]_lut_out = R34_sload_path[20] & (SB5_dffs[21] # EC1L9Q) # !R34_sload_path[20] & SB5_dffs[21] & !EC1L9Q;
SB5_dffs[20] = DFFE(SB5_dffs[20]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

SB3_dffs[21]_lut_out = L1_COMM_ctrl_local.id[21] & (SB3_dffs[22] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[21] & SB3_dffs[22] & !XC1_ID_LOAD;
SB3_dffs[21] = DFFE(SB3_dffs[21]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

SB2_dffs[21]_lut_out = R34_sload_path[21] & (SB2_dffs[22] # W1L91Q) # !R34_sload_path[21] & SB2_dffs[22] & !W1L91Q;
SB2_dffs[21] = DFFE(SB2_dffs[21]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21]
--operation mode is normal

SB5_dffs[21]_lut_out = R34_sload_path[21] & (SB5_dffs[22] # EC1L9Q) # !R34_sload_path[21] & SB5_dffs[22] & !EC1L9Q;
SB5_dffs[21] = DFFE(SB5_dffs[21]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

SB3_dffs[22]_lut_out = L1_COMM_ctrl_local.id[22] & (SB3_dffs[23] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[22] & SB3_dffs[23] & !XC1_ID_LOAD;
SB3_dffs[22] = DFFE(SB3_dffs[22]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

SB2_dffs[22]_lut_out = R34_sload_path[22] & (SB2_dffs[23] # W1L91Q) # !R34_sload_path[22] & SB2_dffs[23] & !W1L91Q;
SB2_dffs[22] = DFFE(SB2_dffs[22]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22]
--operation mode is normal

SB5_dffs[22]_lut_out = R34_sload_path[22] & (SB5_dffs[23] # EC1L9Q) # !R34_sload_path[22] & SB5_dffs[23] & !EC1L9Q;
SB5_dffs[22] = DFFE(SB5_dffs[22]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

SB3_dffs[23]_lut_out = L1_COMM_ctrl_local.id[23] & (SB3_dffs[24] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[23] & SB3_dffs[24] & !XC1_ID_LOAD;
SB3_dffs[23] = DFFE(SB3_dffs[23]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

SB2_dffs[23]_lut_out = R34_sload_path[23] & (SB2_dffs[24] # W1L91Q) # !R34_sload_path[23] & SB2_dffs[24] & !W1L91Q;
SB2_dffs[23] = DFFE(SB2_dffs[23]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
--operation mode is normal

SB5_dffs[23]_lut_out = R34_sload_path[23] & (SB5_dffs[24] # EC1L9Q) # !R34_sload_path[23] & SB5_dffs[24] & !EC1L9Q;
SB5_dffs[23] = DFFE(SB5_dffs[23]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

SB3_dffs[24]_lut_out = L1_COMM_ctrl_local.id[24] & (SB3_dffs[25] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[24] & SB3_dffs[25] & !XC1_ID_LOAD;
SB3_dffs[24] = DFFE(SB3_dffs[24]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

SB2_dffs[24]_lut_out = R34_sload_path[24] & (SB2_dffs[25] # W1L91Q) # !R34_sload_path[24] & SB2_dffs[25] & !W1L91Q;
SB2_dffs[24] = DFFE(SB2_dffs[24]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
--operation mode is normal

SB5_dffs[24]_lut_out = R34_sload_path[24] & (SB5_dffs[25] # EC1L9Q) # !R34_sload_path[24] & SB5_dffs[25] & !EC1L9Q;
SB5_dffs[24] = DFFE(SB5_dffs[24]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

SB3_dffs[25]_lut_out = L1_COMM_ctrl_local.id[25] & (SB3_dffs[26] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[25] & SB3_dffs[26] & !XC1_ID_LOAD;
SB3_dffs[25] = DFFE(SB3_dffs[25]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

SB2_dffs[25]_lut_out = R34_sload_path[25] & (SB2_dffs[26] # W1L91Q) # !R34_sload_path[25] & SB2_dffs[26] & !W1L91Q;
SB2_dffs[25] = DFFE(SB2_dffs[25]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25]
--operation mode is normal

SB5_dffs[25]_lut_out = R34_sload_path[25] & (SB5_dffs[26] # EC1L9Q) # !R34_sload_path[25] & SB5_dffs[26] & !EC1L9Q;
SB5_dffs[25] = DFFE(SB5_dffs[25]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

SB3_dffs[26]_lut_out = L1_COMM_ctrl_local.id[26] & (SB3_dffs[27] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[26] & SB3_dffs[27] & !XC1_ID_LOAD;
SB3_dffs[26] = DFFE(SB3_dffs[26]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

SB2_dffs[26]_lut_out = R34_sload_path[26] & (SB2_dffs[27] # W1L91Q) # !R34_sload_path[26] & SB2_dffs[27] & !W1L91Q;
SB2_dffs[26] = DFFE(SB2_dffs[26]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26]
--operation mode is normal

SB5_dffs[26]_lut_out = R34_sload_path[26] & (SB5_dffs[27] # EC1L9Q) # !R34_sload_path[26] & SB5_dffs[27] & !EC1L9Q;
SB5_dffs[26] = DFFE(SB5_dffs[26]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

SB3_dffs[27]_lut_out = L1_COMM_ctrl_local.id[27] & (SB3_dffs[28] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[27] & SB3_dffs[28] & !XC1_ID_LOAD;
SB3_dffs[27] = DFFE(SB3_dffs[27]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

SB2_dffs[27]_lut_out = R34_sload_path[27] & (SB2_dffs[28] # W1L91Q) # !R34_sload_path[27] & SB2_dffs[28] & !W1L91Q;
SB2_dffs[27] = DFFE(SB2_dffs[27]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
--operation mode is normal

SB5_dffs[27]_lut_out = R34_sload_path[27] & (SB5_dffs[28] # EC1L9Q) # !R34_sload_path[27] & SB5_dffs[28] & !EC1L9Q;
SB5_dffs[27] = DFFE(SB5_dffs[27]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

SB3_dffs[28]_lut_out = L1_COMM_ctrl_local.id[28] & (SB3_dffs[29] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[28] & SB3_dffs[29] & !XC1_ID_LOAD;
SB3_dffs[28] = DFFE(SB3_dffs[28]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

SB2_dffs[28]_lut_out = R34_sload_path[28] & (SB2_dffs[29] # W1L91Q) # !R34_sload_path[28] & SB2_dffs[29] & !W1L91Q;
SB2_dffs[28] = DFFE(SB2_dffs[28]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28]
--operation mode is normal

SB5_dffs[28]_lut_out = R34_sload_path[28] & (SB5_dffs[29] # EC1L9Q) # !R34_sload_path[28] & SB5_dffs[29] & !EC1L9Q;
SB5_dffs[28] = DFFE(SB5_dffs[28]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

SB3_dffs[29]_lut_out = L1_COMM_ctrl_local.id[29] & (SB3_dffs[30] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[29] & SB3_dffs[30] & !XC1_ID_LOAD;
SB3_dffs[29] = DFFE(SB3_dffs[29]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

SB2_dffs[29]_lut_out = R34_sload_path[29] & (SB2_dffs[30] # W1L91Q) # !R34_sload_path[29] & SB2_dffs[30] & !W1L91Q;
SB2_dffs[29] = DFFE(SB2_dffs[29]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29]
--operation mode is normal

SB5_dffs[29]_lut_out = R34_sload_path[29] & (SB5_dffs[30] # EC1L9Q) # !R34_sload_path[29] & SB5_dffs[30] & !EC1L9Q;
SB5_dffs[29] = DFFE(SB5_dffs[29]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

SB3_dffs[30]_lut_out = L1_COMM_ctrl_local.id[30] & (SB3_dffs[31] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[30] & SB3_dffs[31] & !XC1_ID_LOAD;
SB3_dffs[30] = DFFE(SB3_dffs[30]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

SB2_dffs[30]_lut_out = R34_sload_path[30] & (SB2_dffs[31] # W1L91Q) # !R34_sload_path[30] & SB2_dffs[31] & !W1L91Q;
SB2_dffs[30] = DFFE(SB2_dffs[30]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
--operation mode is normal

SB5_dffs[30]_lut_out = R34_sload_path[30] & (SB5_dffs[31] # EC1L9Q) # !R34_sload_path[30] & SB5_dffs[31] & !EC1L9Q;
SB5_dffs[30] = DFFE(SB5_dffs[30]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

SB3_dffs[31]_lut_out = L1_COMM_ctrl_local.id[31] & (SB3_dffs[32] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[31] & SB3_dffs[32] & !XC1_ID_LOAD;
SB3_dffs[31] = DFFE(SB3_dffs[31]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

SB2_dffs[31]_lut_out = R34_sload_path[31] & (SB2_dffs[32] # W1L91Q) # !R34_sload_path[31] & SB2_dffs[32] & !W1L91Q;
SB2_dffs[31] = DFFE(SB2_dffs[31]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31]
--operation mode is normal

SB5_dffs[31]_lut_out = R34_sload_path[31] & (SB5_dffs[32] # EC1L9Q) # !R34_sload_path[31] & SB5_dffs[32] & !EC1L9Q;
SB5_dffs[31] = DFFE(SB5_dffs[31]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

SB3_dffs[32]_lut_out = L1_COMM_ctrl_local.id[32] & (SB3_dffs[33] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[32] & SB3_dffs[33] & !XC1_ID_LOAD;
SB3_dffs[32] = DFFE(SB3_dffs[32]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

SB2_dffs[32]_lut_out = R34_sload_path[32] & (SB2_dffs[33] # W1L91Q) # !R34_sload_path[32] & SB2_dffs[33] & !W1L91Q;
SB2_dffs[32] = DFFE(SB2_dffs[32]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32]
--operation mode is normal

SB5_dffs[32]_lut_out = R34_sload_path[32] & (SB5_dffs[33] # EC1L9Q) # !R34_sload_path[32] & SB5_dffs[33] & !EC1L9Q;
SB5_dffs[32] = DFFE(SB5_dffs[32]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

SB3_dffs[33]_lut_out = L1_COMM_ctrl_local.id[33] & (SB3_dffs[34] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[33] & SB3_dffs[34] & !XC1_ID_LOAD;
SB3_dffs[33] = DFFE(SB3_dffs[33]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

SB2_dffs[33]_lut_out = R34_sload_path[33] & (SB2_dffs[34] # W1L91Q) # !R34_sload_path[33] & SB2_dffs[34] & !W1L91Q;
SB2_dffs[33] = DFFE(SB2_dffs[33]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33]
--operation mode is normal

SB5_dffs[33]_lut_out = R34_sload_path[33] & (SB5_dffs[34] # EC1L9Q) # !R34_sload_path[33] & SB5_dffs[34] & !EC1L9Q;
SB5_dffs[33] = DFFE(SB5_dffs[33]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

SB3_dffs[34]_lut_out = L1_COMM_ctrl_local.id[34] & (SB3_dffs[35] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[34] & SB3_dffs[35] & !XC1_ID_LOAD;
SB3_dffs[34] = DFFE(SB3_dffs[34]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

SB2_dffs[34]_lut_out = R34_sload_path[34] & (SB2_dffs[35] # W1L91Q) # !R34_sload_path[34] & SB2_dffs[35] & !W1L91Q;
SB2_dffs[34] = DFFE(SB2_dffs[34]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34]
--operation mode is normal

SB5_dffs[34]_lut_out = R34_sload_path[34] & (SB5_dffs[35] # EC1L9Q) # !R34_sload_path[34] & SB5_dffs[35] & !EC1L9Q;
SB5_dffs[34] = DFFE(SB5_dffs[34]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

SB3_dffs[35]_lut_out = L1_COMM_ctrl_local.id[35] & (SB3_dffs[36] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[35] & SB3_dffs[36] & !XC1_ID_LOAD;
SB3_dffs[35] = DFFE(SB3_dffs[35]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

SB2_dffs[35]_lut_out = R34_sload_path[35] & (SB2_dffs[36] # W1L91Q) # !R34_sload_path[35] & SB2_dffs[36] & !W1L91Q;
SB2_dffs[35] = DFFE(SB2_dffs[35]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35]
--operation mode is normal

SB5_dffs[35]_lut_out = R34_sload_path[35] & (SB5_dffs[36] # EC1L9Q) # !R34_sload_path[35] & SB5_dffs[36] & !EC1L9Q;
SB5_dffs[35] = DFFE(SB5_dffs[35]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

SB3_dffs[36]_lut_out = L1_COMM_ctrl_local.id[36] & (SB3_dffs[37] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[36] & SB3_dffs[37] & !XC1_ID_LOAD;
SB3_dffs[36] = DFFE(SB3_dffs[36]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

SB2_dffs[36]_lut_out = R34_sload_path[36] & (SB2_dffs[37] # W1L91Q) # !R34_sload_path[36] & SB2_dffs[37] & !W1L91Q;
SB2_dffs[36] = DFFE(SB2_dffs[36]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36]
--operation mode is normal

SB5_dffs[36]_lut_out = R34_sload_path[36] & (SB5_dffs[37] # EC1L9Q) # !R34_sload_path[36] & SB5_dffs[37] & !EC1L9Q;
SB5_dffs[36] = DFFE(SB5_dffs[36]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

SB3_dffs[37]_lut_out = L1_COMM_ctrl_local.id[37] & (SB3_dffs[38] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[37] & SB3_dffs[38] & !XC1_ID_LOAD;
SB3_dffs[37] = DFFE(SB3_dffs[37]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

SB2_dffs[37]_lut_out = R34_sload_path[37] & (SB2_dffs[38] # W1L91Q) # !R34_sload_path[37] & SB2_dffs[38] & !W1L91Q;
SB2_dffs[37] = DFFE(SB2_dffs[37]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37]
--operation mode is normal

SB5_dffs[37]_lut_out = R34_sload_path[37] & (SB5_dffs[38] # EC1L9Q) # !R34_sload_path[37] & SB5_dffs[38] & !EC1L9Q;
SB5_dffs[37] = DFFE(SB5_dffs[37]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

SB3_dffs[38]_lut_out = L1_COMM_ctrl_local.id[38] & (SB3_dffs[39] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[38] & SB3_dffs[39] & !XC1_ID_LOAD;
SB3_dffs[38] = DFFE(SB3_dffs[38]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

SB2_dffs[38]_lut_out = R34_sload_path[38] & (SB2_dffs[39] # W1L91Q) # !R34_sload_path[38] & SB2_dffs[39] & !W1L91Q;
SB2_dffs[38] = DFFE(SB2_dffs[38]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38]
--operation mode is normal

SB5_dffs[38]_lut_out = R34_sload_path[38] & (SB5_dffs[39] # EC1L9Q) # !R34_sload_path[38] & SB5_dffs[39] & !EC1L9Q;
SB5_dffs[38] = DFFE(SB5_dffs[38]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

SB3_dffs[39]_lut_out = L1_COMM_ctrl_local.id[39] & (SB3_dffs[40] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[39] & SB3_dffs[40] & !XC1_ID_LOAD;
SB3_dffs[39] = DFFE(SB3_dffs[39]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

SB2_dffs[39]_lut_out = R34_sload_path[39] & (SB2_dffs[40] # W1L91Q) # !R34_sload_path[39] & SB2_dffs[40] & !W1L91Q;
SB2_dffs[39] = DFFE(SB2_dffs[39]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39]
--operation mode is normal

SB5_dffs[39]_lut_out = R34_sload_path[39] & (SB5_dffs[40] # EC1L9Q) # !R34_sload_path[39] & SB5_dffs[40] & !EC1L9Q;
SB5_dffs[39] = DFFE(SB5_dffs[39]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

SB3_dffs[40]_lut_out = L1_COMM_ctrl_local.id[40] & (SB3_dffs[41] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[40] & SB3_dffs[41] & !XC1_ID_LOAD;
SB3_dffs[40] = DFFE(SB3_dffs[40]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

SB2_dffs[40]_lut_out = R34_sload_path[40] & (SB2_dffs[41] # W1L91Q) # !R34_sload_path[40] & SB2_dffs[41] & !W1L91Q;
SB2_dffs[40] = DFFE(SB2_dffs[40]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40]
--operation mode is normal

SB5_dffs[40]_lut_out = R34_sload_path[40] & (SB5_dffs[41] # EC1L9Q) # !R34_sload_path[40] & SB5_dffs[41] & !EC1L9Q;
SB5_dffs[40] = DFFE(SB5_dffs[40]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

SB3_dffs[41]_lut_out = L1_COMM_ctrl_local.id[41] & (SB3_dffs[42] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[41] & SB3_dffs[42] & !XC1_ID_LOAD;
SB3_dffs[41] = DFFE(SB3_dffs[41]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

SB2_dffs[41]_lut_out = R34_sload_path[41] & (SB2_dffs[42] # W1L91Q) # !R34_sload_path[41] & SB2_dffs[42] & !W1L91Q;
SB2_dffs[41] = DFFE(SB2_dffs[41]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41]
--operation mode is normal

SB5_dffs[41]_lut_out = R34_sload_path[41] & (SB5_dffs[42] # EC1L9Q) # !R34_sload_path[41] & SB5_dffs[42] & !EC1L9Q;
SB5_dffs[41] = DFFE(SB5_dffs[41]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

SB3_dffs[42]_lut_out = L1_COMM_ctrl_local.id[42] & (SB3_dffs[43] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[42] & SB3_dffs[43] & !XC1_ID_LOAD;
SB3_dffs[42] = DFFE(SB3_dffs[42]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

SB2_dffs[42]_lut_out = R34_sload_path[42] & (SB2_dffs[43] # W1L91Q) # !R34_sload_path[42] & SB2_dffs[43] & !W1L91Q;
SB2_dffs[42] = DFFE(SB2_dffs[42]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42]
--operation mode is normal

SB5_dffs[42]_lut_out = R34_sload_path[42] & (SB5_dffs[43] # EC1L9Q) # !R34_sload_path[42] & SB5_dffs[43] & !EC1L9Q;
SB5_dffs[42] = DFFE(SB5_dffs[42]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

SB3_dffs[43]_lut_out = L1_COMM_ctrl_local.id[43] & (SB3_dffs[44] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[43] & SB3_dffs[44] & !XC1_ID_LOAD;
SB3_dffs[43] = DFFE(SB3_dffs[43]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

SB2_dffs[43]_lut_out = R34_sload_path[43] & (SB2_dffs[44] # W1L91Q) # !R34_sload_path[43] & SB2_dffs[44] & !W1L91Q;
SB2_dffs[43] = DFFE(SB2_dffs[43]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43]
--operation mode is normal

SB5_dffs[43]_lut_out = R34_sload_path[43] & (SB5_dffs[44] # EC1L9Q) # !R34_sload_path[43] & SB5_dffs[44] & !EC1L9Q;
SB5_dffs[43] = DFFE(SB5_dffs[43]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

SB3_dffs[44]_lut_out = L1_COMM_ctrl_local.id[44] & (SB3_dffs[45] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[44] & SB3_dffs[45] & !XC1_ID_LOAD;
SB3_dffs[44] = DFFE(SB3_dffs[44]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

SB2_dffs[44]_lut_out = R34_sload_path[44] & (SB2_dffs[45] # W1L91Q) # !R34_sload_path[44] & SB2_dffs[45] & !W1L91Q;
SB2_dffs[44] = DFFE(SB2_dffs[44]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44]
--operation mode is normal

SB5_dffs[44]_lut_out = R34_sload_path[44] & (SB5_dffs[45] # EC1L9Q) # !R34_sload_path[44] & SB5_dffs[45] & !EC1L9Q;
SB5_dffs[44] = DFFE(SB5_dffs[44]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

SB3_dffs[45]_lut_out = L1_COMM_ctrl_local.id[45] & (SB3_dffs[46] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[45] & SB3_dffs[46] & !XC1_ID_LOAD;
SB3_dffs[45] = DFFE(SB3_dffs[45]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

SB2_dffs[45]_lut_out = R34_sload_path[45] & (SB2_dffs[46] # W1L91Q) # !R34_sload_path[45] & SB2_dffs[46] & !W1L91Q;
SB2_dffs[45] = DFFE(SB2_dffs[45]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45]
--operation mode is normal

SB5_dffs[45]_lut_out = R34_sload_path[45] & (SB5_dffs[46] # EC1L9Q) # !R34_sload_path[45] & SB5_dffs[46] & !EC1L9Q;
SB5_dffs[45] = DFFE(SB5_dffs[45]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

SB3_dffs[46]_lut_out = L1_COMM_ctrl_local.id[46] & (SB3_dffs[47] # XC1_ID_LOAD) # !L1_COMM_ctrl_local.id[46] & SB3_dffs[47] & !XC1_ID_LOAD;
SB3_dffs[46] = DFFE(SB3_dffs[46]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

SB2_dffs[46]_lut_out = R34_sload_path[46] & (SB2_dffs[47] # W1L91Q) # !R34_sload_path[46] & SB2_dffs[47] & !W1L91Q;
SB2_dffs[46] = DFFE(SB2_dffs[46]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46]
--operation mode is normal

SB5_dffs[46]_lut_out = R34_sload_path[46] & (SB5_dffs[47] # EC1L9Q) # !R34_sload_path[46] & SB5_dffs[47] & !EC1L9Q;
SB5_dffs[46] = DFFE(SB5_dffs[46]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--SB3_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

SB3_dffs[47]_lut_out = XC1_ID_LOAD & L1_COMM_ctrl_local.id[47];
SB3_dffs[47] = DFFE(SB3_dffs[47]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst37);


--SB2_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

SB2_dffs[47]_lut_out = W1L91Q & R34_sload_path[47];
SB2_dffs[47] = DFFE(SB2_dffs[47]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst36);


--SB5_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47]
--operation mode is normal

SB5_dffs[47]_lut_out = EC1L9Q & R34_sload_path[47];
SB5_dffs[47] = DFFE(SB5_dffs[47]_lut_out, GLOBAL(UE1_outclock0), , , V1_inst38);


--L1L437 is slaveregister:inst_slaveregister|i5220~112
--operation mode is normal

L1L437 = VE1L63Q & !VE1L53Q & L1L623 & !L1_i1639;

--L1L347 is slaveregister:inst_slaveregister|i5220~122
--operation mode is normal

L1L347 = VE1L63Q & !VE1L53Q & L1L623 & !L1_i1639;


--L1L483 is slaveregister:inst_slaveregister|i4548~555
--operation mode is normal

L1L483 = VE1L83Q # VE1L73Q # !L1L613 # !VE1L14Q;


--L1L546 is slaveregister:inst_slaveregister|i5091~488
--operation mode is normal

L1L546 = !VE1L53Q & (L1_i1639 # !L1L623 # !VE1L63Q);


--L1L006 is slaveregister:inst_slaveregister|i5057~856
--operation mode is normal

L1L006 = VE1L73Q & !VE1L63Q & L1L613 & !L1L553;

--L1L426 is slaveregister:inst_slaveregister|i5057~882
--operation mode is normal

L1L426 = VE1L73Q & !VE1L63Q & L1L613 & !L1L553;


--L1L106 is slaveregister:inst_slaveregister|i5057~858
--operation mode is normal

L1L106 = L1_i2439 & L1L436 & L1L716 & !L1_i2901;


--L1L285 is slaveregister:inst_slaveregister|i5056~771
--operation mode is normal

L1L285 = L1_i2439 & L1L436 & L1L495 & !L1_i2901;


--L1L556 is slaveregister:inst_slaveregister|i5205~787
--operation mode is normal

L1L556 = VE1L53Q & !L1L723 & (L1_i1176 # !VE1L63Q);


--L1L5021 is slaveregister:inst_slaveregister|i5652~503
--operation mode is normal

L1L5021 = L1L9221 # L1L4221 # VE1L53Q & L1L0321;


--L1L465 is slaveregister:inst_slaveregister|i5055~765
--operation mode is normal

L1L465 = L1_i2439 & L1L436 & L1L675 & !L1_i2901;


--L1L297 is slaveregister:inst_slaveregister|i5393~1229
--operation mode is normal

L1L297 = L1_i1639 # VE1L63Q & VE1L53Q # !L1L623;


--L1L1921 is slaveregister:inst_slaveregister|i14894~24
--operation mode is normal

L1L1921 = VE1L83Q # VE1L73Q # L1_i2425 # VE1L53Q;


--GE1L774 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1837~182
--operation mode is normal

GE1L774 = GE1_j_dly[3] # GE1_j_dly[4] # GE1_j_dly[1] # !GE1_j_dly[2];

--GE1L874 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1837~184
--operation mode is normal

GE1L874 = GE1_j_dly[3] # GE1_j_dly[4] # GE1_j_dly[1] # !GE1_j_dly[2];


--GE1L893 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~919
--operation mode is normal

GE1L893 = GE1_j_dly[3] # GE1_j_dly[4] # !GE1_j_dly[2] # !GE1_j_dly[1];

--GE1L904 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~943
--operation mode is normal

GE1L904 = GE1_j_dly[3] # GE1_j_dly[4] # !GE1_j_dly[2] # !GE1_j_dly[1];


--GE1L005 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~503
--operation mode is normal

GE1L005 = GE1_j_dly[4] # GE1_j_dly[1] # GE1_j_dly[2] # !GE1_j_dly[3];

--GE1L905 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1914~520
--operation mode is normal

GE1L905 = GE1_j_dly[4] # GE1_j_dly[1] # GE1_j_dly[2] # !GE1_j_dly[3];


--GE1L294 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1900~231
--operation mode is normal

GE1L294 = GE1_j_dly[1] # GE1_j_dly[2] # GE1_j_dly[3] # GE1_j_dly[4];

--GE1L394 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1900~233
--operation mode is normal

GE1L394 = GE1_j_dly[1] # GE1_j_dly[2] # GE1_j_dly[3] # GE1_j_dly[4];


--GE1L965 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~735
--operation mode is normal

GE1L965 = GE1_ring_init & (GE1_j_dly[3] # GE1_j_dly[4] # !GE1L584);

--GE1L875 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1926~751
--operation mode is normal

GE1L875 = GE1_ring_init & (GE1_j_dly[3] # GE1_j_dly[4] # !GE1L584);


--GE2L184 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1837~182
--operation mode is normal

GE2L184 = GE2_j_dly[3] # GE2_j_dly[4] # GE2_j_dly[1] # !GE2_j_dly[2];

--GE2L284 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1837~184
--operation mode is normal

GE2L284 = GE2_j_dly[3] # GE2_j_dly[4] # GE2_j_dly[1] # !GE2_j_dly[2];


--GE2L104 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~915
--operation mode is normal

GE2L104 = GE2_j_dly[3] # GE2_j_dly[4] # !GE2_j_dly[2] # !GE2_j_dly[1];

--GE2L214 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~939
--operation mode is normal

GE2L214 = GE2_j_dly[3] # GE2_j_dly[4] # !GE2_j_dly[2] # !GE2_j_dly[1];


--GE2L405 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~503
--operation mode is normal

GE2L405 = GE2_j_dly[4] # GE2_j_dly[1] # GE2_j_dly[2] # !GE2_j_dly[3];

--GE2L315 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1914~520
--operation mode is normal

GE2L315 = GE2_j_dly[4] # GE2_j_dly[1] # GE2_j_dly[2] # !GE2_j_dly[3];


--GE2L694 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1900~231
--operation mode is normal

GE2L694 = GE2_j_dly[1] # GE2_j_dly[2] # GE2_j_dly[3] # GE2_j_dly[4];

--GE2L794 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1900~233
--operation mode is normal

GE2L794 = GE2_j_dly[1] # GE2_j_dly[2] # GE2_j_dly[3] # GE2_j_dly[4];


--GE2L275 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~735
--operation mode is normal

GE2L275 = GE2_ring_init & (GE2_j_dly[3] # GE2_j_dly[4] # !GE2L984);

--GE2L185 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1926~751
--operation mode is normal

GE2L185 = GE2_ring_init & (GE2_j_dly[3] # GE2_j_dly[4] # !GE2L984);


--GE1L184 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1875~229
--operation mode is normal

GE1L184 = GE1_j_dly[3] # GE1_j_dly[4] # GE1_j_dly[1] $ !GE1_j_dly[2];


--GE1L975 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1927~893
--operation mode is normal

GE1L975 = GE1L674 & (GE1_j_dly[3] # GE1_j_dly[4] # !GE1L279);


--GE1L284 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1875~231
--operation mode is normal

GE1L284 = GE1_j_dly[2] # GE1_j_dly[3] # GE1_j_dly[4] # !GE1_j_dly[1];


--GE1L815 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~840
--operation mode is normal

GE1L815 = GE1_j_dly[3] # GE1_j_dly[4] # GE1_j_dly[2];


--GE2L584 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1875~229
--operation mode is normal

GE2L584 = GE2_j_dly[3] # GE2_j_dly[4] # GE2_j_dly[1] $ !GE2_j_dly[2];


--GE2L285 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1927~893
--operation mode is normal

GE2L285 = GE2L084 & (GE2_j_dly[3] # GE2_j_dly[4] # !GE2L189);


--GE2L684 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1875~231
--operation mode is normal

GE2L684 = GE2_j_dly[2] # GE2_j_dly[3] # GE2_j_dly[4] # !GE2_j_dly[1];


--GE2L225 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~840
--operation mode is normal

GE2L225 = GE2_j_dly[3] # GE2_j_dly[4] # GE2_j_dly[2];


--HE1L613 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_out_synch:compressor_out0|i~10835
--operation mode is normal

HE1L613 = HE1_ram_address_header[1] & HE1L643 & (!HE1L743 # !HE1_ram_address_header[3]);


--HE2L002 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_out_synch:compressor_out0|i279~636
--operation mode is normal

HE2L002 = HE2_ram_address_header[1] & (HE2_ram_address_header[3] # !HE2L343) # !HE2_ram_address_header[1] & !HE2L553;


--GE2L603 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1477~48
--operation mode is normal

GE2L603 = GE2L7311Q # GE2_ring_write_clk1 & GE2_ring_rd_en # !GE2_ring_write_clk1 & GE2L742;


--GE1L703 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1477~48
--operation mode is normal

GE1L703 = GE1L5311Q # GE1_ring_write_clk1 & GE1_ring_rd_en # !GE1_ring_write_clk1 & GE1L842;


--GE1L732 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1299~52
--operation mode is normal

GE1L732 = GE1L267 & (GE1L6311Q # !GE1_ring_write_clk1 & !GE1L588);


--GE1L832 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1299~54
--operation mode is normal

GE1L832 = GE1L6311Q # !GE1_ring_write_clk1 & !GE1L588;


--GE1L482 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1471~1041
--operation mode is normal

GE1L482 = GE1L3801Q & (GE1L5311Q # !GE1_ring_write_clk1 & GE1L842);


--GE2L732 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1299~52
--operation mode is normal

GE2L732 = GE2L467 & (GE2L8311Q # !GE2_ring_write_clk1 & !GE2L788);


--GE2L942 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1396~32
--operation mode is normal

GE2L942 = GE2L7311Q # !GE2_ring_write_clk1 & GE2L742;


--GE2L382 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1471~1041
--operation mode is normal

GE2L382 = GE2L5801Q & (GE2L7311Q # !GE2_ring_write_clk1 & GE2L742);


--GE1L052 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1396~32
--operation mode is normal

GE1L052 = GE1L5311Q # !GE1_ring_write_clk1 & GE1L842;


--GE1L434 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~936
--operation mode is normal

GE1L434 = GE1_j_dly[4] # GE1_j_dly[1] # !GE1_j_dly[2] # !GE1_j_dly[3];

--GE1L744 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1818~953
--operation mode is normal

GE1L744 = GE1_j_dly[4] # GE1_j_dly[1] # !GE1_j_dly[2] # !GE1_j_dly[3];


--GE1L053 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1107
--operation mode is normal

GE1L053 = GE1_j_dly[4] # GE1_j_dly[2] # !GE1_j_dly[1] # !GE1_j_dly[3];

--GE1L953 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1124
--operation mode is normal

GE1L953 = GE1_j_dly[4] # GE1_j_dly[2] # !GE1_j_dly[1] # !GE1_j_dly[3];


--GE1L993 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~921
--operation mode is normal

GE1L993 = GE1_j_dly[1] # GE1_j_dly[2] # GE1_j_dly[3] # !GE1_j_dly[4];


--GE1L153 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1109
--operation mode is normal

GE1L153 = GE1_j_dly[4] # !GE1_j_dly[2] # !GE1_j_dly[1] # !GE1_j_dly[3];

--GE1L853 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1716~1123
--operation mode is normal

GE1L853 = GE1_j_dly[4] # !GE1_j_dly[2] # !GE1_j_dly[1] # !GE1_j_dly[3];


--GE2L734 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~936
--operation mode is normal

GE2L734 = GE2_j_dly[4] # GE2_j_dly[1] # !GE2_j_dly[2] # !GE2_j_dly[3];

--GE2L054 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1818~953
--operation mode is normal

GE2L054 = GE2_j_dly[4] # GE2_j_dly[1] # !GE2_j_dly[2] # !GE2_j_dly[3];


--GE2L943 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1123
--operation mode is normal

GE2L943 = GE2_j_dly[4] # GE2_j_dly[2] # !GE2_j_dly[1] # !GE2_j_dly[3];

--GE2L063 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1142
--operation mode is normal

GE2L063 = GE2_j_dly[4] # GE2_j_dly[2] # !GE2_j_dly[1] # !GE2_j_dly[3];


--GE2L204 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~917
--operation mode is normal

GE2L204 = GE2_j_dly[1] # GE2_j_dly[2] # GE2_j_dly[3] # !GE2_j_dly[4];


--GE2L053 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1125
--operation mode is normal

GE2L053 = GE2_j_dly[4] # !GE2_j_dly[2] # !GE2_j_dly[1] # !GE2_j_dly[3];

--GE2L953 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1716~1141
--operation mode is normal

GE2L953 = GE2_j_dly[4] # !GE2_j_dly[2] # !GE2_j_dly[1] # !GE2_j_dly[3];


--GE2L571 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1062~937
--operation mode is normal

GE2L571 = GE2L2411Q & (GE2_init_k # GE2L771) # !GE2L2411Q & GE2L4411Q & GE2L771;


--GE1L571 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1062~947
--operation mode is normal

GE1L571 = GE1L0411Q & (GE1_init_k # GE1L771) # !GE1L0411Q & GE1L2411Q & GE1L771;


--CE2L522 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6887
--operation mode is normal

CE2L522 = CE2L622 # CE2L323Q # CE2L413Q # CE2L613Q;


--CE2L622 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~6891
--operation mode is normal

CE2L622 = CE2L713Q # CE2L423Q # CE2L513Q # CE1L713Q;


--MC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~92
--operation mode is normal

MC1L6 = MC1L7 # R01_pre_out[5] # R01_pre_out[1] # R01_pre_out[2];


--MC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~96
--operation mode is normal

MC1L7 = R01_pre_out[3] # R01_pre_out[4] # !EC1L61Q # !R01_sload_path[0];


--MC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~92
--operation mode is normal

MC1L3 = MC1L4 & R01_pre_out[5] & R01_sload_path[0] & R01_pre_out[1];


--MC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~96
--operation mode is normal

MC1L4 = MC1_b_non_empty & R01_pre_out[2] & R01_pre_out[3] & R01_pre_out[4];


--GE1L0301 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i~7859
--operation mode is normal

GE1L0301 = GE1_j_dly[2] & !GE1_j_dly[1];


--GE2L2301 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i~7871
--operation mode is normal

GE2L2301 = GE2_j_dly[2] & !GE2_j_dly[1];


--GE1L025 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~846
--operation mode is normal

GE1L025 = !GE1_j_dly[1] & (GE1_j_dly[0] & GE1_flagged_rl_compr_dly[8] # !GE1_j_dly[0] & GE1_flagged_rl_compr_dly[9]);


--GE1L125 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~847
--operation mode is normal

GE1L125 = GE1_j_dly[0] & GE1_flagged_rl_compr_dly[8] & !GE1_j_dly[1] # !GE1_j_dly[0] & (GE1_j_dly[1] # GE1_flagged_rl_compr_dly[9]);


--GE1L915 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~845
--operation mode is normal

GE1L915 = GE1L025 & (GE1L125 # !GE1_flagged_rl_compr_dly[7]) # !GE1L025 & GE1L125 & GE1_flagged_rl_compr_dly[7];


--GE1L225 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1917~851
--operation mode is normal

GE1L225 = GE1L915 & GE1_j_dly[2] & !GE1_j_dly[4] & !GE1_j_dly[3];


--GE2L425 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~846
--operation mode is normal

GE2L425 = !GE2_j_dly[1] & (GE2_j_dly[0] & GE2_flagged_rl_compr_dly[8] # !GE2_j_dly[0] & GE2_flagged_rl_compr_dly[9]);


--GE2L525 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~847
--operation mode is normal

GE2L525 = GE2_j_dly[0] & GE2_flagged_rl_compr_dly[8] & !GE2_j_dly[1] # !GE2_j_dly[0] & (GE2_j_dly[1] # GE2_flagged_rl_compr_dly[9]);


--GE2L325 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~845
--operation mode is normal

GE2L325 = GE2L425 & (GE2L525 # !GE2_flagged_rl_compr_dly[7]) # !GE2L425 & GE2L525 & GE2_flagged_rl_compr_dly[7];


--GE2L625 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1917~851
--operation mode is normal

GE2L625 = GE2L325 & GE2_j_dly[2] & !GE2_j_dly[4] & !GE2_j_dly[3];


--L1L236 is slaveregister:inst_slaveregister|i5058~152
--operation mode is normal

L1L236 = (WC1L38 # WC1L08 # WC1L87 # WC1L67) & CASCADE(WC1L3);


--WC1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~335
--operation mode is normal

WC1L38 = WC1L28 # WC1L47 & (WC1L48 # WC1L06);


--WC1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~339
--operation mode is normal

WC1L48 = WC1L58 # WC1L66 # WC1L46 # WC1L26;


--WC1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~341
--operation mode is normal

WC1L58 = WC1L27 # WC1L07 # WC1L86;


--XB01_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

XB01_aeb_out = R51_sload_path[4];


--XB4_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

XB4_aeb_out = R3_sload_path[4];


--GE1L704 is daq:inst_daq|pingpong:ping|compression:inst_compression|compressor_in:compressor_in0|i1814~939
--operation mode is normal

GE1L704 = (GE1_j_dly[4] # !GE1_j_dly[3]) & CASCADE(GE1L604);


--GE2L014 is daq:inst_daq|pingpong:pong|compression:inst_compression|compressor_in:compressor_in0|i1814~935
--operation mode is normal

GE2L014 = (GE2_j_dly[4] # !GE2_j_dly[3]) & CASCADE(GE2L904);


--ED23L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0
--operation mode is normal

ED23L1 = XC1L97Q;


--NC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0
--operation mode is normal

NC1L21 = !LC1_rd_ptr_lsb;


--R32L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

R32L81 = !R32_cout;


--R5L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

R5L43 = !R5_cout;


--R9L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

R9L41 = !R9_cout;


--R31L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|rec_delay:inst34|rec_delay_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

R31L81 = !R31_cout;


--R3L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

R3L31 = !R3_cout;


--R02L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

R02L8 = R02_cout;


--R12L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

R12L9 = !R12_cout;


--R71L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0
--operation mode is normal

R71L43 = !R71_the_carries[10];


--R91L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|send_delay:inst15|send_del_ctdn:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

R91L81 = !R91_cout;


--R51L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

R51L31 = !R51_cout;


--R61L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

R61L11 = R61_cout;


--R12L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0
--operation mode is arithmetic

R12L3 = CARRY(R02L8);


--~GND is ~GND
--operation mode is normal

~GND = GND;


--~VCC is ~VCC
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p
--operation mode is input

CLK4p = INPUT();


--COM_AD_D[1] is COM_AD_D[1]
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[0] is COM_AD_D[0]
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_OTR is COM_AD_OTR
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx
--operation mode is input

HDV_Rx = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1]
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0]
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FL_TDO is FL_TDO
--operation mode is input

FL_TDO = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR
--operation mode is input

COINC_UP_BBAR = INPUT();


--PLD_FPGA_nOE is PLD_FPGA_nOE
--operation mode is input

PLD_FPGA_nOE = INPUT();


--PLD_FPGA_nWE is PLD_FPGA_nWE
--operation mode is input

PLD_FPGA_nWE = INPUT();


--FL_ATTN is FL_ATTN
--operation mode is input

FL_ATTN = INPUT();


--CLK2p is CLK2p
--operation mode is input

CLK2p = INPUT();


--MultiSPE is MultiSPE
--operation mode is input

MultiSPE = INPUT();


--OneSPE is OneSPE
--operation mode is input

OneSPE = INPUT();


--A_nB is A_nB
--operation mode is input

A_nB = INPUT();


--CLK1p is CLK1p
--operation mode is input

CLK1p = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2]
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3]
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4]
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5]
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6]
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7]
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8]
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9]
--operation mode is input

FLASH_AD_D[9] = INPUT();


--FLASH_AD_D[10] is FLASH_AD_D[10]
--operation mode is input

FLASH_AD_D[10] = INPUT();


--FLASH_AD_D[11] is FLASH_AD_D[11]
--operation mode is input

FLASH_AD_D[11] = INPUT();


--FLASH_NCO is FLASH_NCO
--operation mode is input

FLASH_NCO = INPUT();


--COM_AD_D[11] is COM_AD_D[11]
--operation mode is input

COM_AD_D[11] = INPUT();


--ATWD0_D[9] is ATWD0_D[9]
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[8] is ATWD0_D[8]
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[7] is ATWD0_D[7]
--operation mode is input

ATWD0_D[7] = INPUT();


--TriggerComplete_0 is TriggerComplete_0
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1
--operation mode is input

TriggerComplete_1 = INPUT();


--ATWD1_D[9] is ATWD1_D[9]
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[8] is ATWD1_D[8]
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[7] is ATWD1_D[7]
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD0_D[2] is ATWD0_D[2]
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1]
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[0] is ATWD0_D[0]
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[5] is ATWD0_D[5]
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4]
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[3] is ATWD0_D[3]
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[6] is ATWD0_D[6]
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[2] is ATWD1_D[2]
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1]
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[0] is ATWD1_D[0]
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[5] is ATWD1_D[5]
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4]
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[3] is ATWD1_D[3]
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[6] is ATWD1_D[6]
--operation mode is input

ATWD1_D[6] = INPUT();


--COM_AD_D[10] is COM_AD_D[10]
--operation mode is input

COM_AD_D[10] = INPUT();


--COM_AD_D[2] is COM_AD_D[2]
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[3] is COM_AD_D[3]
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[9] is COM_AD_D[9]
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_D[4] is COM_AD_D[4]
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[8] is COM_AD_D[8]
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[5] is COM_AD_D[5]
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[7] is COM_AD_D[7]
--operation mode is input

COM_AD_D[7] = INPUT();


--COINC_UP_B is COINC_UP_B
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_A is COINC_UP_A
--operation mode is input

COINC_UP_A = INPUT();


--COINC_DOWN_B is COINC_DOWN_B
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_A is COINC_DOWN_A
--operation mode is input

COINC_DOWN_A = INPUT();


--COM_AD_D[6] is COM_AD_D[6]
--operation mode is input

COM_AD_D[6] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p
--operation mode is output

CLKLK_OUT2p = OUTPUT(GLOBAL(UE1_outclock1));


--COMM_RESET is COMM_RESET
--operation mode is output

COMM_RESET = OUTPUT(!T1_SYS_RESET);


--FPGA_LOADED is FPGA_LOADED
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13]
--operation mode is output

COM_DB[13] = OUTPUT(RC1L31);


--COM_DB[12] is COM_DB[12]
--operation mode is output

COM_DB[12] = OUTPUT(RC1L11);


--COM_DB[11] is COM_DB[11]
--operation mode is output

COM_DB[11] = OUTPUT(RC1L01);


--COM_DB[10] is COM_DB[10]
--operation mode is output

COM_DB[10] = OUTPUT(RC1L7);


--COM_DB[9] is COM_DB[9]
--operation mode is output

COM_DB[9] = OUTPUT(RC1L6);


--COM_DB[8] is COM_DB[8]
--operation mode is output

COM_DB[8] = OUTPUT(RC1L5);


--COM_DB[7] is COM_DB[7]
--operation mode is output

COM_DB[7] = OUTPUT(RC1L4);


--COM_DB[6] is COM_DB[6]
--operation mode is output

COM_DB[6] = OUTPUT(RC1L3);


--COM_DB[5] is COM_DB[5]
--operation mode is output

COM_DB[5]_tri_out = TRI(GND, GND);
COM_DB[5] = OUTPUT(COM_DB[5]_tri_out);


--COM_DB[4] is COM_DB[4]
--operation mode is output

COM_DB[4]_tri_out = TRI(GND, GND);
COM_DB[4] = OUTPUT(COM_DB[4]_tri_out);


--COM_DB[3] is COM_DB[3]
--operation mode is output

COM_DB[3]_tri_out = TRI(GND, GND);
COM_DB[3] = OUTPUT(COM_DB[3]_tri_out);


--COM_DB[2] is COM_DB[2]
--operation mode is output

COM_DB[2]_tri_out = TRI(GND, GND);
COM_DB[2] = OUTPUT(COM_DB[2]_tri_out);


--COM_DB[1] is COM_DB[1]
--operation mode is output

COM_DB[1]_tri_out = TRI(GND, GND);
COM_DB[1] = OUTPUT(COM_DB[1]_tri_out);


--COM_DB[0] is COM_DB[0]
--operation mode is output

COM_DB[0]_tri_out = TRI(GND, GND);
COM_DB[0] = OUTPUT(COM_DB[0]_tri_out);


--HDV_RxENA is HDV_RxENA
--operation mode is output

HDV_RxENA = OUTPUT(VCC);


--HDV_TxENA is HDV_TxENA
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0
--operation mode is output

ATWDTrigger_0 = OUTPUT(TD1_ATWDTrigger_A_sig);


--OutputEnable_0 is OutputEnable_0
--operation mode is output

OutputEnable_0 = OUTPUT(CE1L452Q);


--CounterClock_0 is CounterClock_0
--operation mode is output

CounterClock_0 = OUTPUT(CE1L32Q);


--ShiftClock_0 is ShiftClock_0
--operation mode is output

ShiftClock_0 = OUTPUT(CE1L113Q);


--RampSet_0 is RampSet_0
--operation mode is output

RampSet_0 = OUTPUT(CE1L652Q);


--ChannelSelect_0[1] is ChannelSelect_0[1]
--operation mode is output

ChannelSelect_0[1] = OUTPUT(CE1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0]
--operation mode is output

ChannelSelect_0[0] = OUTPUT(CE1_channel[0]);


--ReadWrite_0 is ReadWrite_0
--operation mode is output

ReadWrite_0 = OUTPUT(CE1L862Q);


--AnalogReset_0 is AnalogReset_0
--operation mode is output

AnalogReset_0 = OUTPUT(CE1L1Q);


--DigitalReset_0 is DigitalReset_0
--operation mode is output

DigitalReset_0 = OUTPUT(CE1L42Q);


--DigitalSet_0 is DigitalSet_0
--operation mode is output

DigitalSet_0 = OUTPUT(CE1L52Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--ATWDTrigger_1 is ATWDTrigger_1
--operation mode is output

ATWDTrigger_1 = OUTPUT(TD1_ATWDTrigger_B_sig);


--OutputEnable_1 is OutputEnable_1
--operation mode is output

OutputEnable_1 = OUTPUT(CE2L652Q);


--CounterClock_1 is CounterClock_1
--operation mode is output

CounterClock_1 = OUTPUT(CE2L32Q);


--ShiftClock_1 is ShiftClock_1
--operation mode is output

ShiftClock_1 = OUTPUT(CE2L313Q);


--RampSet_1 is RampSet_1
--operation mode is output

RampSet_1 = OUTPUT(CE2L852Q);


--ChannelSelect_1[1] is ChannelSelect_1[1]
--operation mode is output

ChannelSelect_1[1] = OUTPUT(CE2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0]
--operation mode is output

ChannelSelect_1[0] = OUTPUT(CE2_channel[0]);


--ReadWrite_1 is ReadWrite_1
--operation mode is output

ReadWrite_1 = OUTPUT(CE2L072Q);


--AnalogReset_1 is AnalogReset_1
--operation mode is output

AnalogReset_1 = OUTPUT(CE2L1Q);


--DigitalReset_1 is DigitalReset_1
--operation mode is output

DigitalReset_1 = OUTPUT(CE2L42Q);


--DigitalSet_1 is DigitalSet_1
--operation mode is output

DigitalSet_1 = OUTPUT(CE2L52Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl
--operation mode is output

MultiSPE_nl = OUTPUT(VCC);


--OneSPE_nl is OneSPE_nl
--operation mode is output

OneSPE_nl = OUTPUT(VCC);


--FE_TEST_PULSE is FE_TEST_PULSE
--operation mode is output

FE_TEST_PULSE = OUTPUT(B1L86Q);


--FE_PULSER_P[3] is FE_PULSER_P[3]
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(B1L66Q, B1_i445);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2]
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(B1L56Q, B1_i445);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1]
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(B1L46Q, B1_i445);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0]
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(B1L36Q, B1_i445);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3]
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(B1L26Q, B1_i445);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2]
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(B1L16Q, B1_i445);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1]
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(B1L06Q, B1_i445);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0]
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(B1L95Q, B1_i445);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[7] is R2BUS[7]
--operation mode is output

R2BUS[7]_tri_out = TRI(B1L551Q, B1_i445);
R2BUS[7] = OUTPUT(R2BUS[7]_tri_out);


--R2BUS[6] is R2BUS[6]
--operation mode is output

R2BUS[6]_tri_out = TRI(B1L451Q, B1_i445);
R2BUS[6] = OUTPUT(R2BUS[6]_tri_out);


--R2BUS[5] is R2BUS[5]
--operation mode is output

R2BUS[5]_tri_out = TRI(B1L351Q, B1_i445);
R2BUS[5] = OUTPUT(R2BUS[5]_tri_out);


--R2BUS[4] is R2BUS[4]
--operation mode is output

R2BUS[4]_tri_out = TRI(B1L251Q, B1_i445);
R2BUS[4] = OUTPUT(R2BUS[4]_tri_out);


--R2BUS[3] is R2BUS[3]
--operation mode is output

R2BUS[3]_tri_out = TRI(B1L151Q, B1_i445);
R2BUS[3] = OUTPUT(R2BUS[3]_tri_out);


--R2BUS[2] is R2BUS[2]
--operation mode is output

R2BUS[2]_tri_out = TRI(B1L051Q, B1_i445);
R2BUS[2] = OUTPUT(R2BUS[2]_tri_out);


--R2BUS[1] is R2BUS[1]
--operation mode is output

R2BUS[1]_tri_out = TRI(B1L941Q, B1_i445);
R2BUS[1] = OUTPUT(R2BUS[1]_tri_out);


--R2BUS[0] is R2BUS[0]
--operation mode is output

R2BUS[0]_tri_out = TRI(B1L841Q, B1_i445);
R2BUS[0] = OUTPUT(R2BUS[0]_tri_out);


--SingleLED_TRIGGER is SingleLED_TRIGGER
--operation mode is output

SingleLED_TRIGGER = OUTPUT(B1_led_out);


--FL_Trigger is FL_Trigger
--operation mode is output

FL_Trigger = OUTPUT(B1_flasher_board_out);


--FL_Trigger_bar is FL_Trigger_bar
--operation mode is output

FL_Trigger_bar = OUTPUT(!B1_flasher_board_out);


--FL_AUX_RESET is FL_AUX_RESET
--operation mode is output

FL_AUX_RESET = OUTPUT(L1_CS_FL_aux_reset_local);


--FL_TMS is FL_TMS
--operation mode is output

FL_TMS_tri_out = TRI(GND, GND);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK
--operation mode is output

FL_TCK_tri_out = TRI(GND, GND);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI
--operation mode is output

FL_TDI_tri_out = TRI(GND, GND);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(TE1L1Q, TE1_i68);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH
--operation mode is output

COINC_DOWN_ALATCH = OUTPUT(GND);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH
--operation mode is output

COINC_DOWN_BLATCH = OUTPUT(GND);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(TE2L1Q, TE2_i68);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH
--operation mode is output

COINC_UP_ALATCH = OUTPUT(GND);


--COINC_UP_BLATCH is COINC_UP_BLATCH
--operation mode is output

COINC_UP_BLATCH = OUTPUT(GND);


--PLD_FPGA[7] is PLD_FPGA[7]
--operation mode is bidir

PLD_FPGA[7]_tri_out = TRI(GND, GND);
PLD_FPGA[7] = BIDIR(PLD_FPGA[7]_tri_out);


--PLD_FPGA[6] is PLD_FPGA[6]
--operation mode is bidir

PLD_FPGA[6]_tri_out = TRI(GND, GND);
PLD_FPGA[6] = BIDIR(PLD_FPGA[6]_tri_out);


--PLD_FPGA[5] is PLD_FPGA[5]
--operation mode is bidir

PLD_FPGA[5]_tri_out = TRI(GND, GND);
PLD_FPGA[5] = BIDIR(PLD_FPGA[5]_tri_out);


--PLD_FPGA[4] is PLD_FPGA[4]
--operation mode is bidir

PLD_FPGA[4]_tri_out = TRI(GND, GND);
PLD_FPGA[4] = BIDIR(PLD_FPGA[4]_tri_out);


--PLD_FPGA[3] is PLD_FPGA[3]
--operation mode is bidir

PLD_FPGA[3]_tri_out = TRI(GND, GND);
PLD_FPGA[3] = BIDIR(PLD_FPGA[3]_tri_out);


--PLD_FPGA[2] is PLD_FPGA[2]
--operation mode is bidir

PLD_FPGA[2]_tri_out = TRI(GND, GND);
PLD_FPGA[2] = BIDIR(PLD_FPGA[2]_tri_out);


--PLD_FPGA[1] is PLD_FPGA[1]
--operation mode is bidir

PLD_FPGA[1]_tri_out = TRI(GND, GND);
PLD_FPGA[1] = BIDIR(PLD_FPGA[1]_tri_out);


--PLD_FPGA[0] is PLD_FPGA[0]
--operation mode is bidir

PLD_FPGA[0]_tri_out = TRI(GND, GND);
PLD_FPGA[0] = BIDIR(PLD_FPGA[0]_tri_out);


--PLD_FPGA_BUSY is PLD_FPGA_BUSY
--operation mode is output

PLD_FPGA_BUSY_tri_out = TRI(GND, GND);
PLD_FPGA_BUSY = OUTPUT(PLD_FPGA_BUSY_tri_out);


--FPGA_D[7] is FPGA_D[7]
--operation mode is output

FPGA_D[7] = OUTPUT(A1L891Q);


--FPGA_D[6] is FPGA_D[6]
--operation mode is output

FPGA_D[6] = OUTPUT(A1L691Q);


--FPGA_D[5] is FPGA_D[5]
--operation mode is output

FPGA_D[5] = OUTPUT(A1L491Q);


--FPGA_D[4] is FPGA_D[4]
--operation mode is output

FPGA_D[4] = OUTPUT(A1L291Q);


--FPGA_D[3] is FPGA_D[3]
--operation mode is output

FPGA_D[3] = OUTPUT(A1L091Q);


--FPGA_D[2] is FPGA_D[2]
--operation mode is output

FPGA_D[2] = OUTPUT(A1L881Q);


--FPGA_D[1] is FPGA_D[1]
--operation mode is output

FPGA_D[1] = OUTPUT(GND);


--FPGA_D[0] is FPGA_D[0]
--operation mode is output

FPGA_D[0] = OUTPUT(GND);


--FPGA_DA is FPGA_DA
--operation mode is output

FPGA_DA = OUTPUT(A1L002Q);


--FPGA_CE is FPGA_CE
--operation mode is output

FPGA_CE = OUTPUT(A1L381Q);


--FPGA_RW is FPGA_RW
--operation mode is output

FPGA_RW_tri_out = TRI(GND, GND);
FPGA_RW = OUTPUT(FPGA_RW_tri_out);


--PGM[15] is PGM[15]
--operation mode is output

PGM[15] = OUTPUT(A1L342Q);


--PGM[14] is PGM[14]
--operation mode is output

PGM[14] = OUTPUT(A1L142Q);


--PGM[13] is PGM[13]
--operation mode is output

PGM[13] = OUTPUT(A1L932Q);


--PGM[12] is PGM[12]
--operation mode is output

PGM[12] = OUTPUT(A1L732Q);


--PGM[11] is PGM[11]
--operation mode is output

PGM[11] = OUTPUT(A1L532Q);


--PGM[10] is PGM[10]
--operation mode is output

PGM[10] = OUTPUT(A1L332Q);


--PGM[9] is PGM[9]
--operation mode is output

PGM[9] = OUTPUT(A1L132Q);


--PGM[8] is PGM[8]
--operation mode is output

PGM[8] = OUTPUT(GND);


--PGM[7] is PGM[7]
--operation mode is output

PGM[7] = OUTPUT(GND);


--PGM[6] is PGM[6]
--operation mode is output

PGM[6] = OUTPUT(A1L722Q);


--PGM[5] is PGM[5]
--operation mode is output

PGM[5] = OUTPUT(VCC);


--PGM[4] is PGM[4]
--operation mode is output

PGM[4] = OUTPUT(GND);


--PGM[3] is PGM[3]
--operation mode is output

PGM[3] = OUTPUT(A1L722Q);


--PGM[2] is PGM[2]
--operation mode is output

PGM[2] = OUTPUT(A1L222Q);


--PGM[1] is PGM[1]
--operation mode is output

PGM[1] = OUTPUT(A1L022Q);


--PGM[0] is PGM[0]
--operation mode is output

PGM[0] = OUTPUT(A1L722Q);


--UARTRXD is UARTRXD
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK
--operation mode is input

EBIACK = INPUT();


--HF25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout
--operation mode is bidir

HF25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0]
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(DF1L911, DF1L811);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--HF35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout
--operation mode is bidir

HF35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1]
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(DF1L021, DF1L811);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--HF45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout
--operation mode is bidir

HF45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2]
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(DF1L121, DF1L811);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--HF55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout
--operation mode is bidir

HF55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3]
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(DF1L221, DF1L811);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--HF91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout
--operation mode is bidir

HF91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0]
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(DF1L68, DF1L28);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--HF02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout
--operation mode is bidir

HF02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1]
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(DF1L78, DF1L28);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--HF12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout
--operation mode is bidir

HF12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2]
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(DF1L88, DF1L28);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--HF22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout
--operation mode is bidir

HF22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3]
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(DF1L98, DF1L28);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--HF32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout
--operation mode is bidir

HF32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4]
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(DF1L09, DF1L28);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--HF42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout
--operation mode is bidir

HF42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5]
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(DF1L19, DF1L28);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--HF52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout
--operation mode is bidir

HF52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6]
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(DF1L29, DF1L28);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--HF62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout
--operation mode is bidir

HF62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7]
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(DF1L39, DF1L28);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--HF72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout
--operation mode is bidir

HF72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8]
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(DF1L49, DF1L38);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--HF82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout
--operation mode is bidir

HF82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9]
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(DF1L59, DF1L38);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--HF92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout
--operation mode is bidir

HF92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10]
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(DF1L69, DF1L38);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--HF03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout
--operation mode is bidir

HF03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11]
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(DF1L79, DF1L38);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--HF13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout
--operation mode is bidir

HF13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12]
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(DF1L89, DF1L38);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--HF23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout
--operation mode is bidir

HF23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13]
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(DF1L99, DF1L38);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--HF33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout
--operation mode is bidir

HF33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14]
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(DF1L001, DF1L38);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--HF43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout
--operation mode is bidir

HF43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15]
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(DF1L101, DF1L38);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--HF53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout
--operation mode is bidir

HF53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16]
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(DF1L201, DF1L48);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--HF63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout
--operation mode is bidir

HF63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17]
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(DF1L301, DF1L48);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--HF73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout
--operation mode is bidir

HF73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18]
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(DF1L401, DF1L48);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--HF83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout
--operation mode is bidir

HF83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19]
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(DF1L501, DF1L48);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--HF93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout
--operation mode is bidir

HF93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20]
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(DF1L601, DF1L48);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--HF04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout
--operation mode is bidir

HF04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21]
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(DF1L701, DF1L48);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--HF14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout
--operation mode is bidir

HF14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22]
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(DF1L801, DF1L48);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--HF24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout
--operation mode is bidir

HF24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23]
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(DF1L901, DF1L48);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--HF34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout
--operation mode is bidir

HF34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24]
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(DF1L011, DF1L58);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--HF44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout
--operation mode is bidir

HF44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25]
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(DF1L111, DF1L58);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--HF54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout
--operation mode is bidir

HF54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26]
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(DF1L211, DF1L58);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--HF64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout
--operation mode is bidir

HF64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27]
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(DF1L311, DF1L58);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--HF74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout
--operation mode is bidir

HF74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28]
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(DF1L411, DF1L58);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--HF84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout
--operation mode is bidir

HF84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29]
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(DF1L511, DF1L58);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--HF94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout
--operation mode is bidir

HF94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30]
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(DF1L611, DF1L58);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--HF05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout
--operation mode is bidir

HF05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31]
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(DF1L711, DF1L58);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--HF2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout
--operation mode is bidir

HF2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0]
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(DF1L53, DF1L43);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--HF3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout
--operation mode is bidir

HF3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1]
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(DF1L63, DF1L43);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--HF4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout
--operation mode is bidir

HF4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2]
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(DF1L73, DF1L43);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--HF5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout
--operation mode is bidir

HF5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3]
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(DF1L83, DF1L43);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--HF6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout
--operation mode is bidir

HF6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4]
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(DF1L93, DF1L43);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--HF7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout
--operation mode is bidir

HF7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5]
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(DF1L04, DF1L43);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--HF8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout
--operation mode is bidir

HF8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6]
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(DF1L14, DF1L43);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--HF9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout
--operation mode is bidir

HF9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7]
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(DF1L24, DF1L43);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--HF01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout
--operation mode is bidir

HF01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8]
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(DF1L34, DF1L43);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--HF11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout
--operation mode is bidir

HF11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9]
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(DF1L44, DF1L43);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--HF21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout
--operation mode is bidir

HF21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10]
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(DF1L54, DF1L43);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--HF31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout
--operation mode is bidir

HF31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11]
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(DF1L64, DF1L43);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--HF41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout
--operation mode is bidir

HF41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12]
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(DF1L74, DF1L43);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--HF51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout
--operation mode is bidir

HF51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13]
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(DF1L84, DF1L43);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--HF61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout
--operation mode is bidir

HF61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14]
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(DF1L94, DF1L43);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--HF71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout
--operation mode is bidir

HF71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15]
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(DF1L05, DF1L43);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--HF75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout
--operation mode is bidir

HF75_combout = UARTRIN;

--UARTRIN is UARTRIN
--operation mode is bidir

UARTRIN_tri_out = TRI(DF1L941, DF1L741);
UARTRIN = BIDIR(UARTRIN_tri_out);


--HF65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout
--operation mode is bidir

HF65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN
--operation mode is bidir

UARTDCDN_tri_out = TRI(DF1L641, DF1L741);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN
--operation mode is output

UARTDTRN = OUTPUT(DF1L841);


--UARTRTSN is UARTRTSN
--operation mode is output

UARTRTSN = OUTPUT(DF1L051);


--UARTTXD is UARTTXD
--operation mode is output

UARTTXD = OUTPUT(DF1L151);


--EBIBE[0] is EBIBE[0]
--operation mode is output

EBIBE[0] = OUTPUT(DF1L72);


--EBIBE[1] is EBIBE[1]
--operation mode is output

EBIBE[1] = OUTPUT(DF1L82);


--EBICSN[0] is EBICSN[0]
--operation mode is output

EBICSN[0] = OUTPUT(DF1L03);


--EBICSN[1] is EBICSN[1]
--operation mode is output

EBICSN[1] = OUTPUT(DF1L13);


--EBICSN[2] is EBICSN[2]
--operation mode is output

EBICSN[2] = OUTPUT(DF1L23);


--EBICSN[3] is EBICSN[3]
--operation mode is output

EBICSN[3] = OUTPUT(DF1L33);


--EBIADDR[0] is EBIADDR[0]
--operation mode is output

EBIADDR[0] = OUTPUT(DF1L2);


--EBIADDR[1] is EBIADDR[1]
--operation mode is output

EBIADDR[1] = OUTPUT(DF1L3);


--EBIADDR[2] is EBIADDR[2]
--operation mode is output

EBIADDR[2] = OUTPUT(DF1L4);


--EBIADDR[3] is EBIADDR[3]
--operation mode is output

EBIADDR[3] = OUTPUT(DF1L5);


--EBIADDR[4] is EBIADDR[4]
--operation mode is output

EBIADDR[4] = OUTPUT(DF1L6);


--EBIADDR[5] is EBIADDR[5]
--operation mode is output

EBIADDR[5] = OUTPUT(DF1L7);


--EBIADDR[6] is EBIADDR[6]
--operation mode is output

EBIADDR[6] = OUTPUT(DF1L8);


--EBIADDR[7] is EBIADDR[7]
--operation mode is output

EBIADDR[7] = OUTPUT(DF1L9);


--EBIADDR[8] is EBIADDR[8]
--operation mode is output

EBIADDR[8] = OUTPUT(DF1L01);


--EBIADDR[9] is EBIADDR[9]
--operation mode is output

EBIADDR[9] = OUTPUT(DF1L11);


--EBIADDR[10] is EBIADDR[10]
--operation mode is output

EBIADDR[10] = OUTPUT(DF1L21);


--EBIADDR[11] is EBIADDR[11]
--operation mode is output

EBIADDR[11] = OUTPUT(DF1L31);


--EBIADDR[12] is EBIADDR[12]
--operation mode is output

EBIADDR[12] = OUTPUT(DF1L41);


--EBIADDR[13] is EBIADDR[13]
--operation mode is output

EBIADDR[13] = OUTPUT(DF1L51);


--EBIADDR[14] is EBIADDR[14]
--operation mode is output

EBIADDR[14] = OUTPUT(DF1L61);


--EBIADDR[15] is EBIADDR[15]
--operation mode is output

EBIADDR[15] = OUTPUT(DF1L71);


--EBIADDR[16] is EBIADDR[16]
--operation mode is output

EBIADDR[16] = OUTPUT(DF1L81);


--EBIADDR[17] is EBIADDR[17]
--operation mode is output

EBIADDR[17] = OUTPUT(DF1L91);


--EBIADDR[18] is EBIADDR[18]
--operation mode is output

EBIADDR[18] = OUTPUT(DF1L02);


--EBIADDR[19] is EBIADDR[19]
--operation mode is output

EBIADDR[19] = OUTPUT(DF1L12);


--EBIADDR[20] is EBIADDR[20]
--operation mode is output

EBIADDR[20] = OUTPUT(DF1L22);


--EBIADDR[21] is EBIADDR[21]
--operation mode is output

EBIADDR[21] = OUTPUT(DF1L32);


--EBIADDR[22] is EBIADDR[22]
--operation mode is output

EBIADDR[22] = OUTPUT(DF1L42);


--EBIADDR[23] is EBIADDR[23]
--operation mode is output

EBIADDR[23] = OUTPUT(DF1L52);


--EBIADDR[24] is EBIADDR[24]
--operation mode is output

EBIADDR[24] = OUTPUT(DF1L62);


--EBICLK is EBICLK
--operation mode is output

EBICLK = OUTPUT(DF1L92);


--EBIOEN is EBIOEN
--operation mode is output

EBIOEN = OUTPUT(DF1L15);


--EBIWEN is EBIWEN
--operation mode is output

EBIWEN = OUTPUT(DF1L25);


--SDRAMADDR[0] is SDRAMADDR[0]
--operation mode is output

SDRAMADDR[0] = OUTPUT(DF1L75);


--SDRAMADDR[1] is SDRAMADDR[1]
--operation mode is output

SDRAMADDR[1] = OUTPUT(DF1L85);


--SDRAMADDR[2] is SDRAMADDR[2]
--operation mode is output

SDRAMADDR[2] = OUTPUT(DF1L95);


--SDRAMADDR[3] is SDRAMADDR[3]
--operation mode is output

SDRAMADDR[3] = OUTPUT(DF1L06);


--SDRAMADDR[4] is SDRAMADDR[4]
--operation mode is output

SDRAMADDR[4] = OUTPUT(DF1L16);


--SDRAMADDR[5] is SDRAMADDR[5]
--operation mode is output

SDRAMADDR[5] = OUTPUT(DF1L26);


--SDRAMADDR[6] is SDRAMADDR[6]
--operation mode is output

SDRAMADDR[6] = OUTPUT(DF1L36);


--SDRAMADDR[7] is SDRAMADDR[7]
--operation mode is output

SDRAMADDR[7] = OUTPUT(DF1L46);


--SDRAMADDR[8] is SDRAMADDR[8]
--operation mode is output

SDRAMADDR[8] = OUTPUT(DF1L56);


--SDRAMADDR[9] is SDRAMADDR[9]
--operation mode is output

SDRAMADDR[9] = OUTPUT(DF1L66);


--SDRAMADDR[10] is SDRAMADDR[10]
--operation mode is output

SDRAMADDR[10] = OUTPUT(DF1L76);


--SDRAMADDR[11] is SDRAMADDR[11]
--operation mode is output

SDRAMADDR[11] = OUTPUT(DF1L86);


--SDRAMADDR[12] is SDRAMADDR[12]
--operation mode is output

SDRAMADDR[12] = OUTPUT(DF1L96);


--SDRAMADDR[13] is SDRAMADDR[13]
--operation mode is output

SDRAMADDR[13] = OUTPUT(DF1L07);


--SDRAMADDR[14] is SDRAMADDR[14]
--operation mode is output

SDRAMADDR[14] = OUTPUT(DF1L17);


--SDRAMCSN[0] is SDRAMCSN[0]
--operation mode is output

SDRAMCSN[0] = OUTPUT(DF1L67);


--SDRAMCSN[1] is SDRAMCSN[1]
--operation mode is output

SDRAMCSN[1] = OUTPUT(DF1L77);


--SDRAMDQM[0] is SDRAMDQM[0]
--operation mode is output

SDRAMDQM[0] = OUTPUT(DF1L87);


--SDRAMDQM[1] is SDRAMDQM[1]
--operation mode is output

SDRAMDQM[1] = OUTPUT(DF1L97);


--SDRAMDQM[2] is SDRAMDQM[2]
--operation mode is output

SDRAMDQM[2] = OUTPUT(DF1L08);


--SDRAMDQM[3] is SDRAMDQM[3]
--operation mode is output

SDRAMDQM[3] = OUTPUT(DF1L18);


--SDRAMRASN is SDRAMRASN
--operation mode is output

SDRAMRASN = OUTPUT(DF1L321);


--SDRAMCASN is SDRAMCASN
--operation mode is output

SDRAMCASN = OUTPUT(DF1L27);


--SDRAMWEN is SDRAMWEN
--operation mode is output

SDRAMWEN = OUTPUT(DF1L421);


--SDRAMCLKE is SDRAMCLKE
--operation mode is output

SDRAMCLKE = OUTPUT(DF1L47);


--SDRAMCLKN is SDRAMCLKN
--operation mode is output

SDRAMCLKN = OUTPUT(DF1L57);


--SDRAMCLK is SDRAMCLK
--operation mode is output

SDRAMCLK = OUTPUT(DF1L37);


--JF1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout
--operation mode is bidir

JF1_combout = nRESET;

--nRESET is nRESET
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(DF1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR
--operation mode is input

nPOR = INPUT();


