From 94e11bdaddcd789ee3d5b8eeadc7f7a4ddc644cd Mon Sep 17 00:00:00 2001
From: Jani Paalijarvi <jani.paalijarvi@unikie.com>
Date: Thu, 3 Nov 2022 10:25:09 +0200
Subject: [PATCH] Custom PCIe fix for ICICLE board device tree

---
 arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi | 15 ++++++++-------
 1 file changed, 8 insertions(+), 7 deletions(-)

diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi
index a4f357b956a4..04133b324272 100644
--- a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi
+++ b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi
@@ -482,17 +482,15 @@ mbox: mailbox@37020000 {
 			status = "disabled";
 		};
 
-		pcie: pcie@2000000000 {
-			compatible = "microchip,pcie-host-1.0";
+		pcie: pcie@70000000 {
 			#address-cells = <0x3>;
 			#interrupt-cells = <0x1>;
 			#size-cells = <0x2>;
+			compatible = "microchip,pcie-host-1.0";
 			device_type = "pci";
-			reg = <0x20 0x0 0x0 0x8000000 0x0 0x43000000 0x0 0x10000>;
-			reg-names = "cfg", "apb";
 			clocks = <&clkcfg CLK_FIC0>, <&clkcfg CLK_FIC1>, <&clkcfg CLK_FIC3>;
 			clock-names = "fic0", "fic1", "fic3";
-			bus-range = <0x0 0x7f>;
+			bus-range = <0x00 0x7f>;
 			interrupt-parent = <&plic>;
 			interrupts = <PLIC_INT_FABRIC_F2H_1>;
 			interrupt-map = <0 0 0 1 &pcie_intc 0>,
@@ -500,10 +498,13 @@ pcie: pcie@2000000000 {
 					<0 0 0 3 &pcie_intc 2>,
 					<0 0 0 4 &pcie_intc 3>;
 			interrupt-map-mask = <0 0 0 7>;
-			ranges = <0x3000000 0x0 0x8000000 0x20 0x8000000 0x0 0x80000000>;
+			ranges = <0x03000000 0x0 0x78000000 0x0 0x78000000 0x0 0x04000000>;
+			reg = <0x0 0x70000000 0x0 0x08000000 0x0 0x43000000 0x0 0x00010000>;
+			dma-ranges = <0x02000000 0x0 0x00000000 0x0 0x00000000 0x1 0x00000000>;
+			reg-names = "cfg", "apb";
 			msi-parent = <&pcie>;
 			msi-controller;
-			mchp,axi-m-atr0 = <0x10 0x0>;
+			mchp,axi-m-atr0 = <0x00 0x60000000>;
 			status = "disabled";
 			pcie_intc: legacy-interrupt-controller {
 				#address-cells = <0>;
-- 
2.25.1

