// Seed: 1799028420
module module_0;
  id_2(
      .id_0(1), .id_1()
  );
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  assign id_2 = 1;
  module_0();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  module_0();
endmodule
module module_3 (
    input tri1 id_0
    , id_17,
    output supply1 id_1,
    output wand id_2,
    output supply0 id_3,
    output wand id_4,
    output wor id_5,
    output wire id_6,
    output wire id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10
    , id_18,
    output supply1 id_11,
    input tri id_12,
    output tri id_13,
    input tri id_14,
    input supply0 id_15
);
  assign id_7  = id_15;
  assign id_18 = 1;
  module_0();
endmodule
