##
## Copyright (C) 2018 LeWiz Communications, Inc. 
## 
## This library is free software; you can redistribute it and/or
## modify it under the terms of the GNU Lesser General Public
## License as published by the Free Software Foundation; either
## version 2.1 of the License, or (at your option) any later version.
## 
## This library is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
## Lesser General Public License for more details.
## 
## You should have received a copy of the GNU Lesser General Public
## License along with this library release; if not, write to the Free Software
## Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
## 
## LeWiz can be contacted at:  support@lewiz.com
## or address:  
## PO Box 9276
## San Jose, CA 95157-9276
## www.lewiz.com
## 
##    Author: LeWiz Communications, Inc.
##    Language: Verilog
##

# source C:/Omkar/LMAC2_INFO/TESTS/RegIf_TESTS/TEST22_1814/TEST_CASE22c_clr_en/Script_OP.txt

relaunch_sim

add_force {/AXIS_LMAC_TB/AXIS_LMAC_TOP/LMAC_CORE_TOP/core/rx_decap/FMAC_RX_PKT_CNT255_LO} -radix hex {0ffffffff 0ns}
add_force {/AXIS_LMAC_TB/axi_stream_master/register_interface1/address} -radix hex {1814 0ns}
run 200ns
remove_forces { {/AXIS_LMAC_TB/AXIS_LMAC_TOP/LMAC_CORE_TOP/core/rx_decap/FMAC_RX_PKT_CNT255_LO} }

#****pkt_1
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {1 0ns}
run 8ns
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {0 0ns}
run 200ns

#****pkt_2
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {1 0ns}
run 4ns
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {0 0ns}
run 300ns

#****pkt_3
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {1 0ns}
run 4ns                                          
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {0 0ns}
run 500ns

#****pkt_4
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {1 0ns}
run 4ns                                          
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {0 0ns}
run 800ns

#****pkt_5
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {1 0ns}
run 4ns                                          
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {0 0ns}
run 1200ns

#****pkt_6
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {1 0ns}
run 4ns                                          
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {0 0ns}
run 1700ns

#****pkt_7
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {1 0ns}
run 4ns                                          
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {0 0ns}
run 2300ns

#****pkt_8
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {1 0ns}
run 4ns                                          
add_force {/AXIS_LMAC_TB/gen_en_wr} -radix bin {0 0ns}
run 3000ns

#****forcing the clear enable for recieve
add_force {/AXIS_LMAC_TB/fmac_ctrl} -radix hex {00000888 0ns}

run 16us
