# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../16_bitCore.srcs/sources_1/new/a_reg.v" \
"../../../../16_bitCore.srcs/sources_1/new/alu.v" \
"../../../../16_bitCore.srcs/sources_1/new/and16.v" \
"../../../../16_bitCore.srcs/sources_1/new/andg.v" \
"../../../../16_bitCore.srcs/sources_1/new/cpu.v" \
"../../../../16_bitCore.srcs/sources_1/new/d_reg.v" \
"../../../../16_bitCore.srcs/sources_1/new/decode.v" \
"../../../../16_bitCore.srcs/sources_1/new/decoder.v" \
"../../../../16_bitCore.srcs/sources_1/new/dff.v" \
"../../../../16_bitCore.srcs/sources_1/new/dmux.v" \
"../../../../16_bitCore.srcs/sources_1/new/full_adder.v" \
"../../../../16_bitCore.srcs/sources_1/new/full_adder16.v" \
"../../../../16_bitCore.srcs/sources_1/new/half_adder.v" \
"../../../../16_bitCore.srcs/sources_1/new/incrementer.v" \
"../../../../16_bitCore.srcs/sources_1/new/is_equal.v" \
"../../../../16_bitCore.srcs/sources_1/new/load.v" \
"../../../../16_bitCore.srcs/sources_1/new/mux.v" \
"../../../../16_bitCore.srcs/sources_1/new/mux16.v" \
"../../../../16_bitCore.srcs/sources_1/new/mux16_4.v" \
"../../../../16_bitCore.srcs/sources_1/new/mux_8.v" \
"../../../../16_bitCore.srcs/sources_1/new/neg_register16.v" \
"../../../../16_bitCore.srcs/sources_1/new/not16.v" \
"../../../../16_bitCore.srcs/sources_1/new/notg.v" \
"../../../../16_bitCore.srcs/sources_1/new/org.v" \
"../../../../16_bitCore.srcs/sources_1/new/program_counter.v" \
"../../../../16_bitCore.srcs/sources_1/new/ram.v" \
"../../../../16_bitCore.srcs/sources_1/new/register.v" \
"../../../../16_bitCore.srcs/sources_1/new/register16.v" \
"../../../../16_bitCore.srcs/sources_1/new/rom.v" \
"../../../../16_bitCore.srcs/sources_1/new/xorg.v" \
"../../../../16_bitCore.srcs/sources_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
