
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 436.691 ; gain = 95.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'UartRx' [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/uart_rx.v:1]
	Parameter OVERSAMPLE_TIMER_MAX bound to: 162 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/uart_rx.v:40]
INFO: [Synth 8-6155] done synthesizing module 'UartRx' (1#1) [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'ImageRam' [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/bram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ImageRam' (2#1) [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'HiddenRam' [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/hidden_ram.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HiddenRam' (3#1) [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/hidden_ram.v:6]
INFO: [Synth 8-6157] synthesizing module 'ComputeEngine' [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:3]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_L1_PRELOAD bound to: 5 - type: integer 
	Parameter S_L1_COMPUTE bound to: 1 - type: integer 
	Parameter S_L1_SAVE bound to: 2 - type: integer 
	Parameter S_L2_PRELOAD bound to: 6 - type: integer 
	Parameter S_L2_COMPUTE bound to: 3 - type: integer 
	Parameter S_DONE bound to: 4 - type: integer 
	Parameter SHIFT_L1 bound to: 11 - type: integer 
	Parameter SHIFT_L2 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ComputeUnit' [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ComputeUnit' (4#1) [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'WeightRamWideL1' [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/weights_biases.v:9]
INFO: [Synth 8-3876] $readmem data file 'weights_l1_wide.mem' is read successfully [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/weights_biases.v:19]
INFO: [Synth 8-6155] done synthesizing module 'WeightRamWideL1' (5#1) [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/weights_biases.v:9]
INFO: [Synth 8-6157] synthesizing module 'WeightRamWideL2' [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/weights_biases.v:34]
INFO: [Synth 8-3876] $readmem data file 'weights_l2_wide.mem' is read successfully [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/weights_biases.v:42]
INFO: [Synth 8-6155] done synthesizing module 'WeightRamWideL2' (6#1) [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/weights_biases.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:118]
WARNING: [Synth 8-6014] Unused sequential element temp_val_reg was removed.  [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:180]
WARNING: [Synth 8-6014] Unused sequential element max_val_reg was removed.  [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:257]
WARNING: [Synth 8-6014] Unused sequential element best_digit_reg was removed.  [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:258]
WARNING: [Synth 8-6014] Unused sequential element final_val_reg was removed.  [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:262]
INFO: [Synth 8-6155] done synthesizing module 'ComputeEngine' (7#1) [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:3]
INFO: [Synth 8-6157] synthesizing module 'SegmentDisplayDriver' [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/seven_segment_driver.v:1]
	Parameter LIGHT_ZERO bound to: 7'b1000000 
	Parameter LIGHT_ONE bound to: 7'b1111001 
	Parameter LIGHT_TWO bound to: 7'b0100100 
	Parameter LIGHT_THREE bound to: 7'b0110000 
	Parameter LIGHT_FOUR bound to: 7'b0011001 
	Parameter LIGHT_FIVE bound to: 7'b0010010 
	Parameter LIGHT_SIX bound to: 7'b0000010 
	Parameter LIGHT_SEVEN bound to: 7'b1111000 
	Parameter LIGHT_EIGHT bound to: 7'b0000000 
	Parameter LIGHT_NINE bound to: 7'b0010000 
INFO: [Synth 8-6155] done synthesizing module 'SegmentDisplayDriver' (8#1) [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/seven_segment_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'main' (9#1) [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-3917] design main has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[8] driven by constant 0
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[31]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[30]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[29]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[28]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[27]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[26]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[25]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[24]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[23]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[22]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[21]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[20]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[19]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[18]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[17]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[16]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[15]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[14]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[13]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[12]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[11]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[10]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[9]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 493.688 ; gain = 152.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 493.688 ; gain = 152.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 493.688 ; gain = 152.469
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 845.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 845.824 ; gain = 504.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 845.824 ; gain = 504.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 845.824 ; gain = 504.605
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UartRx'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_tick_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/weights_biases.v:23]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/weights_biases.v:46]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cu_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cu_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cu_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "img_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hidden_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cu_pixel_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cu_pixel_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hidden_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "predicted_digit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "img_loaded" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                   START |                               01 |                              001
                    DATA |                               10 |                              010
                    STOP |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UartRx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 845.824 ; gain = 504.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               32 Bit    Registers := 66    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     11 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   8 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 67    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UartRx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 5     
Module ImageRam 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module HiddenRam 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module WeightRamWideL1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module WeightRamWideL2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module ComputeUnit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ComputeEngine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     11 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   8 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 64    
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
	   8 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'batch_counter_reg[1:0]' into 'batch_counter_reg[1:0]' [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:114]
INFO: [Synth 8-4471] merging register 'save_counter_reg[6:0]' into 'save_counter_reg[6:0]' [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:115]
WARNING: [Synth 8-6014] Unused sequential element batch_counter_reg was removed.  [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:114]
WARNING: [Synth 8-6014] Unused sequential element save_counter_reg was removed.  [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:115]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cu_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cu_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element w1_addr_reg_rep was removed.  [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:42]
WARNING: [Synth 8-6014] Unused sequential element w2_addr_reg_rep was removed.  [C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:43]
INFO: [Synth 8-5546] ROM "img_loaded" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design main has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design main has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design main has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[31]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[30]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[29]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[28]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[27]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[26]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[25]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[24]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[23]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[22]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[21]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[20]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[19]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[18]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[17]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[16]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[15]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[14]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[13]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[12]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[11]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[10]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[9]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hidden_rdata[8]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram_inst/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'ml_core/hidden_wdata_reg[20]' (FDE) to 'ml_core/hidden_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'ml_core/hidden_wdata_reg[21]' (FDE) to 'ml_core/hidden_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'ml_core/hidden_wdata_reg[22]' (FDE) to 'ml_core/hidden_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'ml_core/hidden_wdata_reg[23]' (FDE) to 'ml_core/hidden_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'ml_core/hidden_wdata_reg[24]' (FDE) to 'ml_core/hidden_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'ml_core/hidden_wdata_reg[25]' (FDE) to 'ml_core/hidden_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'ml_core/hidden_wdata_reg[26]' (FDE) to 'ml_core/hidden_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'ml_core/hidden_wdata_reg[27]' (FDE) to 'ml_core/hidden_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'ml_core/hidden_wdata_reg[28]' (FDE) to 'ml_core/hidden_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'ml_core/hidden_wdata_reg[29]' (FDE) to 'ml_core/hidden_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'ml_core/hidden_wdata_reg[30]' (FDE) to 'ml_core/hidden_wdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ml_core/\cu_pixel_in_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ml_core/\batch_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ml_core/\state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module ComputeEngine.
WARNING: [Synth 8-3332] Sequential element (batch_counter_reg[1]) is unused and will be removed from module ComputeEngine.
WARNING: [Synth 8-3332] Sequential element (cu_pixel_in_reg[8]) is unused and will be removed from module ComputeEngine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 845.824 ; gain = 504.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+-----------------+---------------+----------------+
|Module Name     | RTL Object      | Depth x Width | Implemented As | 
+----------------+-----------------+---------------+----------------+
|WeightRamWideL1 | data_reg        | 2048x512      | Block RAM      | 
|WeightRamWideL2 | data_reg        | 128x80        | Block RAM      | 
|ComputeEngine   | w1_addr_reg_rep | 2048x512      | Block RAM      | 
|ComputeEngine   | w2_addr_reg_rep | 128x80        | Block RAM      | 
+----------------+-----------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ImageRam:   | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HiddenRam:  | ram_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/ram_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/hid_ram_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_1/w1_addr_reg_rep_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_2/w2_addr_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_2/w2_addr_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_2/w2_addr_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_2/w2_addr_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_2/w2_addr_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 890.555 ; gain = 549.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 918.578 ; gain = 577.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ImageRam:   | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HiddenRam:  | ram_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ram_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hid_ram_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1076.016 ; gain = 734.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1076.016 ; gain = 734.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1076.016 ; gain = 734.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1076.016 ; gain = 734.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1076.016 ; gain = 734.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1076.016 ; gain = 734.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1076.016 ; gain = 734.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |  1398|
|3     |LUT1        |     6|
|4     |LUT2        |  2883|
|5     |LUT3        |  2338|
|6     |LUT4        |  1062|
|7     |LUT5        |  1199|
|8     |LUT6        |  2871|
|9     |MUXF7       |   192|
|10    |MUXF8       |    46|
|11    |RAMB18E1    |     1|
|12    |RAMB18E1_1  |     1|
|13    |RAMB18E1_6  |     1|
|14    |RAMB18E1_7  |     1|
|15    |RAMB18E1_8  |     1|
|16    |RAMB18E1_9  |     1|
|17    |RAMB36E1_28 |     1|
|18    |RAMB36E1_29 |     1|
|19    |RAMB36E1_30 |     1|
|20    |RAMB36E1_31 |     1|
|21    |RAMB36E1_32 |     1|
|22    |RAMB36E1_33 |     1|
|23    |RAMB36E1_34 |     1|
|24    |RAMB36E1_35 |     1|
|25    |RAMB36E1_36 |     1|
|26    |RAMB36E1_37 |     1|
|27    |RAMB36E1_38 |     1|
|28    |RAMB36E1_39 |     1|
|29    |RAMB36E1_40 |     1|
|30    |RAMB36E1_41 |     1|
|31    |RAMB36E1_42 |     1|
|32    |RAMB36E1_43 |     1|
|33    |RAMB36E1_44 |     1|
|34    |RAMB36E1_45 |     1|
|35    |RAMB36E1_46 |     1|
|36    |RAMB36E1_47 |     1|
|37    |RAMB36E1_48 |     1|
|38    |RAMB36E1_49 |     1|
|39    |RAMB36E1_50 |     1|
|40    |RAMB36E1_51 |     1|
|41    |RAMB36E1_52 |     1|
|42    |RAMB36E1_53 |     1|
|43    |RAMB36E1_54 |     1|
|44    |RAMB36E1_55 |     1|
|45    |FDRE        |  2256|
|46    |FDSE        |     9|
|47    |IBUF        |     3|
|48    |OBUF        |    27|
+------+------------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     | 14326|
|2     |  hid_ram_inst       |HiddenRam            |     1|
|3     |  ml_core            |ComputeEngine        | 14169|
|4     |    \dsp_gen[0].cu   |ComputeUnit          |   456|
|5     |    \dsp_gen[10].cu  |ComputeUnit_0        |   197|
|6     |    \dsp_gen[11].cu  |ComputeUnit_1        |   239|
|7     |    \dsp_gen[12].cu  |ComputeUnit_2        |   197|
|8     |    \dsp_gen[13].cu  |ComputeUnit_3        |   197|
|9     |    \dsp_gen[14].cu  |ComputeUnit_4        |   197|
|10    |    \dsp_gen[15].cu  |ComputeUnit_5        |   218|
|11    |    \dsp_gen[16].cu  |ComputeUnit_6        |   197|
|12    |    \dsp_gen[17].cu  |ComputeUnit_7        |   197|
|13    |    \dsp_gen[18].cu  |ComputeUnit_8        |   197|
|14    |    \dsp_gen[19].cu  |ComputeUnit_9        |   241|
|15    |    \dsp_gen[1].cu   |ComputeUnit_10       |   215|
|16    |    \dsp_gen[20].cu  |ComputeUnit_11       |   197|
|17    |    \dsp_gen[21].cu  |ComputeUnit_12       |   197|
|18    |    \dsp_gen[22].cu  |ComputeUnit_13       |   197|
|19    |    \dsp_gen[23].cu  |ComputeUnit_14       |   218|
|20    |    \dsp_gen[24].cu  |ComputeUnit_15       |   197|
|21    |    \dsp_gen[25].cu  |ComputeUnit_16       |   197|
|22    |    \dsp_gen[26].cu  |ComputeUnit_17       |   197|
|23    |    \dsp_gen[27].cu  |ComputeUnit_18       |   258|
|24    |    \dsp_gen[28].cu  |ComputeUnit_19       |   197|
|25    |    \dsp_gen[29].cu  |ComputeUnit_20       |   197|
|26    |    \dsp_gen[2].cu   |ComputeUnit_21       |   218|
|27    |    \dsp_gen[30].cu  |ComputeUnit_22       |   197|
|28    |    \dsp_gen[31].cu  |ComputeUnit_23       |   218|
|29    |    \dsp_gen[32].cu  |ComputeUnit_24       |   197|
|30    |    \dsp_gen[33].cu  |ComputeUnit_25       |   197|
|31    |    \dsp_gen[34].cu  |ComputeUnit_26       |   197|
|32    |    \dsp_gen[35].cu  |ComputeUnit_27       |   260|
|33    |    \dsp_gen[36].cu  |ComputeUnit_28       |   197|
|34    |    \dsp_gen[37].cu  |ComputeUnit_29       |   197|
|35    |    \dsp_gen[38].cu  |ComputeUnit_30       |   197|
|36    |    \dsp_gen[39].cu  |ComputeUnit_31       |   218|
|37    |    \dsp_gen[3].cu   |ComputeUnit_32       |   258|
|38    |    \dsp_gen[40].cu  |ComputeUnit_33       |   197|
|39    |    \dsp_gen[41].cu  |ComputeUnit_34       |   197|
|40    |    \dsp_gen[42].cu  |ComputeUnit_35       |   197|
|41    |    \dsp_gen[43].cu  |ComputeUnit_36       |   239|
|42    |    \dsp_gen[44].cu  |ComputeUnit_37       |   197|
|43    |    \dsp_gen[45].cu  |ComputeUnit_38       |   197|
|44    |    \dsp_gen[46].cu  |ComputeUnit_39       |   197|
|45    |    \dsp_gen[47].cu  |ComputeUnit_40       |   218|
|46    |    \dsp_gen[48].cu  |ComputeUnit_41       |   197|
|47    |    \dsp_gen[49].cu  |ComputeUnit_42       |   197|
|48    |    \dsp_gen[4].cu   |ComputeUnit_43       |   221|
|49    |    \dsp_gen[50].cu  |ComputeUnit_44       |   197|
|50    |    \dsp_gen[51].cu  |ComputeUnit_45       |   298|
|51    |    \dsp_gen[52].cu  |ComputeUnit_46       |   197|
|52    |    \dsp_gen[53].cu  |ComputeUnit_47       |   197|
|53    |    \dsp_gen[54].cu  |ComputeUnit_48       |   197|
|54    |    \dsp_gen[55].cu  |ComputeUnit_49       |   218|
|55    |    \dsp_gen[56].cu  |ComputeUnit_50       |   197|
|56    |    \dsp_gen[57].cu  |ComputeUnit_51       |   197|
|57    |    \dsp_gen[58].cu  |ComputeUnit_52       |   197|
|58    |    \dsp_gen[59].cu  |ComputeUnit_53       |   239|
|59    |    \dsp_gen[5].cu   |ComputeUnit_54       |   241|
|60    |    \dsp_gen[60].cu  |ComputeUnit_55       |   197|
|61    |    \dsp_gen[61].cu  |ComputeUnit_56       |   197|
|62    |    \dsp_gen[62].cu  |ComputeUnit_57       |   197|
|63    |    \dsp_gen[63].cu  |ComputeUnit_58       |   218|
|64    |    \dsp_gen[6].cu   |ComputeUnit_59       |   246|
|65    |    \dsp_gen[7].cu   |ComputeUnit_60       |   264|
|66    |    \dsp_gen[8].cu   |ComputeUnit_61       |   239|
|67    |    \dsp_gen[9].cu   |ComputeUnit_62       |   214|
|68    |  ram_inst           |ImageRam             |     1|
|69    |  seg_driver         |SegmentDisplayDriver |     7|
|70    |  uart_inst          |UartRx               |    80|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1076.016 ; gain = 734.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1076.016 ; gain = 382.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1076.016 ; gain = 734.797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1673 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1076.016 ; gain = 747.117
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1076.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec  1 14:29:32 2025...
