<stg><name>matmul</name>


<trans_list>

<trans id="695" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:0  %top_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %top_offset)

]]></Node>
<StgValue><ssdm name="top_offset_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1  %bottom_63_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_63_V_read)

]]></Node>
<StgValue><ssdm name="bottom_63_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:2  %bottom_62_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_62_V_read)

]]></Node>
<StgValue><ssdm name="bottom_62_V_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:3  %bottom_61_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_61_V_read)

]]></Node>
<StgValue><ssdm name="bottom_61_V_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:4  %bottom_60_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_60_V_read)

]]></Node>
<StgValue><ssdm name="bottom_60_V_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:5  %bottom_59_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_59_V_read)

]]></Node>
<StgValue><ssdm name="bottom_59_V_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:6  %bottom_58_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_58_V_read)

]]></Node>
<StgValue><ssdm name="bottom_58_V_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:7  %bottom_57_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_57_V_read)

]]></Node>
<StgValue><ssdm name="bottom_57_V_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:8  %bottom_56_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_56_V_read)

]]></Node>
<StgValue><ssdm name="bottom_56_V_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:9  %bottom_55_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_55_V_read)

]]></Node>
<StgValue><ssdm name="bottom_55_V_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:10  %bottom_54_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_54_V_read)

]]></Node>
<StgValue><ssdm name="bottom_54_V_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:11  %bottom_53_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_53_V_read)

]]></Node>
<StgValue><ssdm name="bottom_53_V_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:12  %bottom_52_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_52_V_read)

]]></Node>
<StgValue><ssdm name="bottom_52_V_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:13  %bottom_51_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_51_V_read)

]]></Node>
<StgValue><ssdm name="bottom_51_V_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:14  %bottom_50_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_50_V_read)

]]></Node>
<StgValue><ssdm name="bottom_50_V_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:15  %bottom_49_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_49_V_read)

]]></Node>
<StgValue><ssdm name="bottom_49_V_read_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:16  %bottom_48_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_48_V_read)

]]></Node>
<StgValue><ssdm name="bottom_48_V_read_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:17  %bottom_47_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_47_V_read)

]]></Node>
<StgValue><ssdm name="bottom_47_V_read_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:18  %bottom_46_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_46_V_read)

]]></Node>
<StgValue><ssdm name="bottom_46_V_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:19  %bottom_45_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_45_V_read)

]]></Node>
<StgValue><ssdm name="bottom_45_V_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:20  %bottom_44_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_44_V_read)

]]></Node>
<StgValue><ssdm name="bottom_44_V_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:21  %bottom_43_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_43_V_read)

]]></Node>
<StgValue><ssdm name="bottom_43_V_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:22  %bottom_42_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_42_V_read)

]]></Node>
<StgValue><ssdm name="bottom_42_V_read_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:23  %bottom_41_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_41_V_read)

]]></Node>
<StgValue><ssdm name="bottom_41_V_read_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:24  %bottom_40_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_40_V_read)

]]></Node>
<StgValue><ssdm name="bottom_40_V_read_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:25  %bottom_39_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_39_V_read)

]]></Node>
<StgValue><ssdm name="bottom_39_V_read_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:26  %bottom_38_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_38_V_read)

]]></Node>
<StgValue><ssdm name="bottom_38_V_read_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:27  %bottom_37_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_37_V_read)

]]></Node>
<StgValue><ssdm name="bottom_37_V_read_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:28  %bottom_36_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_36_V_read)

]]></Node>
<StgValue><ssdm name="bottom_36_V_read_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:29  %bottom_35_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_35_V_read)

]]></Node>
<StgValue><ssdm name="bottom_35_V_read_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:30  %bottom_34_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_34_V_read)

]]></Node>
<StgValue><ssdm name="bottom_34_V_read_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:31  %bottom_33_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_33_V_read)

]]></Node>
<StgValue><ssdm name="bottom_33_V_read_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:32  %bottom_32_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_32_V_read)

]]></Node>
<StgValue><ssdm name="bottom_32_V_read_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:33  %bottom_31_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_31_V_read)

]]></Node>
<StgValue><ssdm name="bottom_31_V_read_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:34  %bottom_30_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_30_V_read)

]]></Node>
<StgValue><ssdm name="bottom_30_V_read_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:35  %bottom_29_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_29_V_read)

]]></Node>
<StgValue><ssdm name="bottom_29_V_read_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:36  %bottom_28_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_28_V_read)

]]></Node>
<StgValue><ssdm name="bottom_28_V_read_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:37  %bottom_27_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_27_V_read)

]]></Node>
<StgValue><ssdm name="bottom_27_V_read_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:38  %bottom_26_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_26_V_read)

]]></Node>
<StgValue><ssdm name="bottom_26_V_read_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:39  %bottom_25_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_25_V_read)

]]></Node>
<StgValue><ssdm name="bottom_25_V_read_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:40  %bottom_24_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_24_V_read)

]]></Node>
<StgValue><ssdm name="bottom_24_V_read_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:41  %bottom_23_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_23_V_read)

]]></Node>
<StgValue><ssdm name="bottom_23_V_read_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:42  %bottom_22_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_22_V_read)

]]></Node>
<StgValue><ssdm name="bottom_22_V_read_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:43  %bottom_21_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_21_V_read)

]]></Node>
<StgValue><ssdm name="bottom_21_V_read_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:44  %bottom_20_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_20_V_read)

]]></Node>
<StgValue><ssdm name="bottom_20_V_read_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:45  %bottom_19_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_19_V_read)

]]></Node>
<StgValue><ssdm name="bottom_19_V_read_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:46  %bottom_18_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_18_V_read)

]]></Node>
<StgValue><ssdm name="bottom_18_V_read_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:47  %bottom_17_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_17_V_read)

]]></Node>
<StgValue><ssdm name="bottom_17_V_read_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:48  %bottom_16_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_16_V_read)

]]></Node>
<StgValue><ssdm name="bottom_16_V_read_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:49  %bottom_15_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_15_V_read)

]]></Node>
<StgValue><ssdm name="bottom_15_V_read_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:50  %bottom_14_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_14_V_read)

]]></Node>
<StgValue><ssdm name="bottom_14_V_read_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:51  %bottom_13_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_13_V_read)

]]></Node>
<StgValue><ssdm name="bottom_13_V_read_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:52  %bottom_12_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_12_V_read)

]]></Node>
<StgValue><ssdm name="bottom_12_V_read_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:53  %bottom_11_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_11_V_read)

]]></Node>
<StgValue><ssdm name="bottom_11_V_read_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:54  %bottom_10_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_10_V_read)

]]></Node>
<StgValue><ssdm name="bottom_10_V_read_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:55  %bottom_9_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_9_V_read)

]]></Node>
<StgValue><ssdm name="bottom_9_V_read_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:56  %bottom_8_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_8_V_read)

]]></Node>
<StgValue><ssdm name="bottom_8_V_read_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:57  %bottom_7_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_7_V_read)

]]></Node>
<StgValue><ssdm name="bottom_7_V_read_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:58  %bottom_6_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_6_V_read)

]]></Node>
<StgValue><ssdm name="bottom_6_V_read_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:59  %bottom_5_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_5_V_read)

]]></Node>
<StgValue><ssdm name="bottom_5_V_read_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:60  %bottom_4_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_4_V_read)

]]></Node>
<StgValue><ssdm name="bottom_4_V_read_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:61  %bottom_3_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_3_V_read)

]]></Node>
<StgValue><ssdm name="bottom_3_V_read_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:62  %bottom_2_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_2_V_read)

]]></Node>
<StgValue><ssdm name="bottom_2_V_read_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:63  %bottom_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_1_V_read)

]]></Node>
<StgValue><ssdm name="bottom_1_V_read_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:64  %bottom_0_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_0_V_read)

]]></Node>
<StgValue><ssdm name="bottom_0_V_read_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:65  %bottom_63_V_read_ca = sext i8 %bottom_63_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_63_V_read_ca"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:66  %bottom_62_V_read_ca = sext i8 %bottom_62_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_62_V_read_ca"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:67  %bottom_61_V_read_ca = sext i8 %bottom_61_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_61_V_read_ca"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:68  %bottom_60_V_read_ca = sext i8 %bottom_60_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_60_V_read_ca"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:69  %bottom_59_V_read_ca = sext i8 %bottom_59_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_59_V_read_ca"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:70  %bottom_58_V_read_ca = sext i8 %bottom_58_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_58_V_read_ca"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:71  %bottom_57_V_read_ca = sext i8 %bottom_57_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_57_V_read_ca"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:72  %bottom_56_V_read_ca = sext i8 %bottom_56_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_56_V_read_ca"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:73  %bottom_55_V_read_ca = sext i8 %bottom_55_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_55_V_read_ca"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:74  %bottom_54_V_read_ca = sext i8 %bottom_54_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_54_V_read_ca"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:75  %bottom_53_V_read_ca = sext i8 %bottom_53_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_53_V_read_ca"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:76  %bottom_52_V_read_ca = sext i8 %bottom_52_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_52_V_read_ca"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:77  %bottom_51_V_read_ca = sext i8 %bottom_51_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_51_V_read_ca"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:78  %bottom_50_V_read_ca = sext i8 %bottom_50_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_50_V_read_ca"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:79  %bottom_49_V_read_ca = sext i8 %bottom_49_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_49_V_read_ca"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:80  %bottom_48_V_read_ca = sext i8 %bottom_48_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_48_V_read_ca"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:81  %bottom_47_V_read_ca = sext i8 %bottom_47_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_47_V_read_ca"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:82  %bottom_46_V_read_ca = sext i8 %bottom_46_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_46_V_read_ca"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:83  %bottom_45_V_read_ca = sext i8 %bottom_45_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_45_V_read_ca"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:84  %bottom_44_V_read_ca = sext i8 %bottom_44_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_44_V_read_ca"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:85  %bottom_43_V_read_ca = sext i8 %bottom_43_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_43_V_read_ca"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:86  %bottom_42_V_read_ca = sext i8 %bottom_42_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_42_V_read_ca"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:87  %bottom_41_V_read_ca = sext i8 %bottom_41_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_41_V_read_ca"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:88  %bottom_40_V_read_ca = sext i8 %bottom_40_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_40_V_read_ca"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:89  %bottom_39_V_read_ca = sext i8 %bottom_39_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_39_V_read_ca"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:90  %bottom_38_V_read_ca = sext i8 %bottom_38_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_38_V_read_ca"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:91  %bottom_37_V_read_ca = sext i8 %bottom_37_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_37_V_read_ca"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:92  %bottom_36_V_read_ca = sext i8 %bottom_36_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_36_V_read_ca"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:93  %bottom_35_V_read_ca = sext i8 %bottom_35_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_35_V_read_ca"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:94  %bottom_34_V_read_ca = sext i8 %bottom_34_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_34_V_read_ca"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:95  %bottom_33_V_read_ca = sext i8 %bottom_33_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_33_V_read_ca"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:96  %bottom_32_V_read_ca = sext i8 %bottom_32_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_32_V_read_ca"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:97  %bottom_31_V_read_ca = sext i8 %bottom_31_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_31_V_read_ca"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:98  %bottom_30_V_read_ca = sext i8 %bottom_30_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_30_V_read_ca"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:99  %bottom_29_V_read_ca = sext i8 %bottom_29_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_29_V_read_ca"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:100  %bottom_28_V_read_ca = sext i8 %bottom_28_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_28_V_read_ca"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:101  %bottom_27_V_read_ca = sext i8 %bottom_27_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_27_V_read_ca"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:102  %bottom_26_V_read_ca = sext i8 %bottom_26_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_26_V_read_ca"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:103  %bottom_25_V_read_ca = sext i8 %bottom_25_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_25_V_read_ca"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:104  %bottom_24_V_read_ca = sext i8 %bottom_24_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_24_V_read_ca"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:105  %bottom_23_V_read_ca = sext i8 %bottom_23_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_23_V_read_ca"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:106  %bottom_22_V_read_ca = sext i8 %bottom_22_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_22_V_read_ca"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:107  %bottom_21_V_read_ca = sext i8 %bottom_21_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_21_V_read_ca"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:108  %bottom_20_V_read_ca = sext i8 %bottom_20_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_20_V_read_ca"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:109  %bottom_19_V_read_ca = sext i8 %bottom_19_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_19_V_read_ca"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:110  %bottom_18_V_read_ca = sext i8 %bottom_18_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_18_V_read_ca"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:111  %bottom_17_V_read_ca = sext i8 %bottom_17_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_17_V_read_ca"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:112  %bottom_16_V_read_ca = sext i8 %bottom_16_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_16_V_read_ca"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:113  %bottom_15_V_read_ca = sext i8 %bottom_15_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_15_V_read_ca"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:114  %bottom_14_V_read_ca = sext i8 %bottom_14_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_14_V_read_ca"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:115  %bottom_13_V_read_ca = sext i8 %bottom_13_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_13_V_read_ca"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:116  %bottom_12_V_read_ca = sext i8 %bottom_12_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_12_V_read_ca"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:117  %bottom_11_V_read_ca = sext i8 %bottom_11_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_11_V_read_ca"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:118  %bottom_10_V_read_ca = sext i8 %bottom_10_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_10_V_read_ca"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:119  %bottom_9_V_read_cas = sext i8 %bottom_9_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_9_V_read_cas"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:120  %bottom_8_V_read_cas = sext i8 %bottom_8_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_8_V_read_cas"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:121  %bottom_7_V_read_cas = sext i8 %bottom_7_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_7_V_read_cas"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:122  %bottom_6_V_read_cas = sext i8 %bottom_6_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_6_V_read_cas"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:123  %bottom_5_V_read_cas = sext i8 %bottom_5_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_5_V_read_cas"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:124  %bottom_4_V_read_cas = sext i8 %bottom_4_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_4_V_read_cas"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:125  %bottom_3_V_read_cas = sext i8 %bottom_3_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_3_V_read_cas"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:126  %bottom_2_V_read_cas = sext i8 %bottom_2_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_2_V_read_cas"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:127  %bottom_1_V_read_cas = sext i8 %bottom_1_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_1_V_read_cas"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:128  %bottom_0_V_read_cas = sext i8 %bottom_0_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="bottom_0_V_read_cas"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:129  call void (...)* @_ssdm_op_SpecInterface(float* %top, [6 x i8]* @p_str253, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 120, [6 x i8]* @p_str256, [6 x i8]* @p_str255, [1 x i8]* @p_str251, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str251)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:130  br label %.preheader261

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader261:0  %buf_9_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_9_V, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="buf_9_V_0"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader261:1  %buf_8_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_8_V, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="buf_8_V_0"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader261:2  %buf_7_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_7_V, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="buf_7_V_0"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader261:3  %buf_6_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_6_V, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="buf_6_V_0"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader261:4  %buf_5_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_5_V, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="buf_5_V_0"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader261:5  %buf_4_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_4_V, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="buf_4_V_0"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader261:6  %buf_3_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_3_V, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="buf_3_V_0"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader261:7  %buf_2_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_2_V, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="buf_2_V_0"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader261:8  %buf_1_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_1_V, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="buf_1_V_0"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader261:9  %buf_0_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_0_V, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="buf_0_V_0"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader261:10  %cii_0 = phi i7 [ 0, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %cii, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="cii_0"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader261:11  %icmp_ln23 = icmp eq i7 %cii_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader261:12  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader261:13  %cii = add i7 %cii_0, 1

]]></Node>
<StgValue><ssdm name="cii"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader261:14  br i1 %icmp_ln23, label %.preheader.preheader, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2  %zext_ln27 = zext i7 %cii_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="7">
<![CDATA[
hls_label_1:3  %trunc_ln1116 = trunc i7 %cii_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln1116"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="6">
<![CDATA[
hls_label_1:4  %tmp_5 = call i12 @_ssdm_op_Mux.ap_auto.64i12.i6(i12 %bottom_0_V_read_cas, i12 %bottom_1_V_read_cas, i12 %bottom_2_V_read_cas, i12 %bottom_3_V_read_cas, i12 %bottom_4_V_read_cas, i12 %bottom_5_V_read_cas, i12 %bottom_6_V_read_cas, i12 %bottom_7_V_read_cas, i12 %bottom_8_V_read_cas, i12 %bottom_9_V_read_cas, i12 %bottom_10_V_read_ca, i12 %bottom_11_V_read_ca, i12 %bottom_12_V_read_ca, i12 %bottom_13_V_read_ca, i12 %bottom_14_V_read_ca, i12 %bottom_15_V_read_ca, i12 %bottom_16_V_read_ca, i12 %bottom_17_V_read_ca, i12 %bottom_18_V_read_ca, i12 %bottom_19_V_read_ca, i12 %bottom_20_V_read_ca, i12 %bottom_21_V_read_ca, i12 %bottom_22_V_read_ca, i12 %bottom_23_V_read_ca, i12 %bottom_24_V_read_ca, i12 %bottom_25_V_read_ca, i12 %bottom_26_V_read_ca, i12 %bottom_27_V_read_ca, i12 %bottom_28_V_read_ca, i12 %bottom_29_V_read_ca, i12 %bottom_30_V_read_ca, i12 %bottom_31_V_read_ca, i12 %bottom_32_V_read_ca, i12 %bottom_33_V_read_ca, i12 %bottom_34_V_read_ca, i12 %bottom_35_V_read_ca, i12 %bottom_36_V_read_ca, i12 %bottom_37_V_read_ca, i12 %bottom_38_V_read_ca, i12 %bottom_39_V_read_ca, i12 %bottom_40_V_read_ca, i12 %bottom_41_V_read_ca, i12 %bottom_42_V_read_ca, i12 %bottom_43_V_read_ca, i12 %bottom_44_V_read_ca, i12 %bottom_45_V_read_ca, i12 %bottom_46_V_read_ca, i12 %bottom_47_V_read_ca, i12 %bottom_48_V_read_ca, i12 %bottom_49_V_read_ca, i12 %bottom_50_V_read_ca, i12 %bottom_51_V_read_ca, i12 %bottom_52_V_read_ca, i12 %bottom_53_V_read_ca, i12 %bottom_54_V_read_ca, i12 %bottom_55_V_read_ca, i12 %bottom_56_V_read_ca, i12 %bottom_57_V_read_ca, i12 %bottom_58_V_read_ca, i12 %bottom_59_V_read_ca, i12 %bottom_60_V_read_ca, i12 %bottom_61_V_read_ca, i12 %bottom_62_V_read_ca, i12 %bottom_63_V_read_ca, i6 %trunc_ln1116)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:6  %linear_weight_V_0_ad = getelementptr [64 x i1]* @linear_weight_V_0, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="linear_weight_V_0_ad"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:7  %linear_weight_V_0_lo = load i1* %linear_weight_V_0_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_0_lo"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:53  %linear_weight_V_1_ad = getelementptr [64 x i1]* @linear_weight_V_1, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="linear_weight_V_1_ad"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:54  %linear_weight_V_1_lo = load i1* %linear_weight_V_1_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_1_lo"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:98  %linear_weight_V_2_ad = getelementptr [64 x i1]* @linear_weight_V_2, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="linear_weight_V_2_ad"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:99  %linear_weight_V_2_lo = load i1* %linear_weight_V_2_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_2_lo"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:143  %linear_weight_V_3_ad = getelementptr [64 x i1]* @linear_weight_V_3, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="linear_weight_V_3_ad"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:144  %linear_weight_V_3_lo = load i1* %linear_weight_V_3_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_3_lo"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:188  %linear_weight_V_4_ad = getelementptr [64 x i1]* @linear_weight_V_4, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="linear_weight_V_4_ad"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:189  %linear_weight_V_4_lo = load i1* %linear_weight_V_4_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_4_lo"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:233  %linear_weight_V_5_ad = getelementptr [64 x i1]* @linear_weight_V_5, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="linear_weight_V_5_ad"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:234  %linear_weight_V_5_lo = load i1* %linear_weight_V_5_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_5_lo"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:278  %linear_weight_V_6_ad = getelementptr [64 x i1]* @linear_weight_V_6, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="linear_weight_V_6_ad"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:279  %linear_weight_V_6_lo = load i1* %linear_weight_V_6_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_6_lo"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:323  %linear_weight_V_7_ad = getelementptr [64 x i1]* @linear_weight_V_7, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="linear_weight_V_7_ad"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:324  %linear_weight_V_7_lo = load i1* %linear_weight_V_7_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_7_lo"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:368  %linear_weight_V_8_ad = getelementptr [64 x i1]* @linear_weight_V_8, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="linear_weight_V_8_ad"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:369  %linear_weight_V_8_lo = load i1* %linear_weight_V_8_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_8_lo"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:413  %linear_weight_V_9_ad = getelementptr [64 x i1]* @linear_weight_V_9, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="linear_weight_V_9_ad"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:414  %linear_weight_V_9_lo = load i1* %linear_weight_V_9_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_9_lo"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln24"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="22" op_0_bw="12">
<![CDATA[
hls_label_1:5  %sext_ln1117 = sext i12 %tmp_5 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:7  %linear_weight_V_0_lo = load i1* %linear_weight_V_0_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_0_lo"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_1:8  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %tmp_5, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
hls_label_1:9  %sub_ln1118 = sub i22 %shl_ln, %sext_ln1117

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_1:10  %select_ln1118 = select i1 %linear_weight_V_0_lo, i22 %sub_ln1118, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1118"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="23" op_0_bw="22">
<![CDATA[
hls_label_1:11  %sext_ln1118 = sext i22 %select_ln1118 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
hls_label_1:12  %shl_ln1 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_0_V_0, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="23" op_0_bw="19">
<![CDATA[
hls_label_1:13  %sext_ln728 = sext i19 %shl_ln1 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="20" op_0_bw="22">
<![CDATA[
hls_label_1:14  %trunc_ln1192 = trunc i22 %select_ln1118 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="20" op_0_bw="19">
<![CDATA[
hls_label_1:15  %sext_ln1192 = sext i19 %shl_ln1 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:16  %add_ln1192 = add i23 %sext_ln728, %sext_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_1:17  %add_ln1192_40 = add i20 %trunc_ln1192, %sext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:18  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:19  %trunc_ln7 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:20  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:21  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="1">
<![CDATA[
hls_label_1:22  %zext_ln415 = zext i1 %tmp_123 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:23  %add_ln415 = add i12 %zext_ln415, %trunc_ln7

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:24  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:25  %xor_ln416 = xor i1 %tmp_124, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:26  %and_ln416 = and i1 %tmp_122, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:27  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:28  %tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:29  %icmp_ln879 = icmp eq i3 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:30  %tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:31  %icmp_ln879_1 = icmp eq i4 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:32  %icmp_ln768 = icmp eq i4 %tmp_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:33  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_1:34  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_40, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:35  %xor_ln779 = xor i1 %tmp_126, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:36  %and_ln779 = and i1 %icmp_ln879, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:37  %select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:38  %and_ln781 = and i1 %and_ln416, %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:39  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:40  %or_ln785 = or i1 %tmp_125, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:41  %xor_ln785_4 = xor i1 %tmp_121, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:42  %and_ln785 = and i1 %or_ln785, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:43  %and_ln786 = and i1 %tmp_125, %select_ln416

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:44  %or_ln786 = or i1 %and_ln781, %and_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:45  %xor_ln786 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:46  %and_ln786_34 = and i1 %tmp_121, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786_34"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:47  %or_ln340 = or i1 %and_ln786_34, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:48  %or_ln340_38 = or i1 %and_ln786, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_38"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:49  %or_ln340_39 = or i1 %or_ln340_38, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_39"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:50  %select_ln340 = select i1 %or_ln340, i12 2047, i12 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:51  %select_ln388 = select i1 %and_ln786_34, i12 -2048, i12 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:52  %buf_0_V = select i1 %or_ln340_39, i12 %select_ln340, i12 %select_ln388

]]></Node>
<StgValue><ssdm name="buf_0_V"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:54  %linear_weight_V_1_lo = load i1* %linear_weight_V_1_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_1_lo"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_1:55  %select_ln1118_1 = select i1 %linear_weight_V_1_lo, i22 %sub_ln1118, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1118_1"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="23" op_0_bw="22">
<![CDATA[
hls_label_1:56  %sext_ln1118_1 = sext i22 %select_ln1118_1 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
hls_label_1:57  %shl_ln728_s = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_1_V_0, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="23" op_0_bw="19">
<![CDATA[
hls_label_1:58  %sext_ln728_1 = sext i19 %shl_ln728_s to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="20" op_0_bw="22">
<![CDATA[
hls_label_1:59  %trunc_ln1192_1 = trunc i22 %select_ln1118_1 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_1"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="20" op_0_bw="19">
<![CDATA[
hls_label_1:60  %sext_ln1192_1 = sext i19 %shl_ln728_s to i20

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:61  %add_ln1192_31 = add i23 %sext_ln728_1, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_1:62  %add_ln1192_41 = add i20 %trunc_ln1192_1, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:63  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_31, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:64  %trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_31, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:65  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_31, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:66  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_31, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="1">
<![CDATA[
hls_label_1:67  %zext_ln415_1 = zext i1 %tmp_129 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:68  %add_ln415_1 = add i12 %zext_ln415_1, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln415_1"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:69  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:70  %xor_ln416_1 = xor i1 %tmp_130, true

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:71  %and_ln416_1 = and i1 %tmp_128, %xor_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln416_1"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:72  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:73  %tmp_9 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_31, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:74  %icmp_ln879_2 = icmp eq i3 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:75  %tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_31, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:76  %icmp_ln879_3 = icmp eq i4 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:77  %icmp_ln768_1 = icmp eq i4 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_1"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:78  %select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1

]]></Node>
<StgValue><ssdm name="select_ln777_1"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_1:79  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_41, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:80  %xor_ln779_1 = xor i1 %tmp_132, true

]]></Node>
<StgValue><ssdm name="xor_ln779_1"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:81  %and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:82  %select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="select_ln416_1"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:83  %and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:84  %xor_ln785_1 = xor i1 %select_ln777_1, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:85  %or_ln785_1 = or i1 %tmp_131, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:86  %xor_ln785_10 = xor i1 %tmp_127, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:87  %and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="and_ln785_1"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:88  %and_ln786_1 = and i1 %tmp_131, %select_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:89  %or_ln786_1 = or i1 %and_ln781_1, %and_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:90  %xor_ln786_18 = xor i1 %or_ln786_1, true

]]></Node>
<StgValue><ssdm name="xor_ln786_18"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:91  %and_ln786_35 = and i1 %tmp_127, %xor_ln786_18

]]></Node>
<StgValue><ssdm name="and_ln786_35"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:92  %or_ln340_1 = or i1 %and_ln786_35, %and_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:93  %or_ln340_40 = or i1 %and_ln786_1, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln340_40"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:94  %or_ln340_41 = or i1 %or_ln340_40, %and_ln781_1

]]></Node>
<StgValue><ssdm name="or_ln340_41"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:95  %select_ln340_1 = select i1 %or_ln340_1, i12 2047, i12 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:96  %select_ln388_1 = select i1 %and_ln786_35, i12 -2048, i12 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:97  %buf_1_V = select i1 %or_ln340_41, i12 %select_ln340_1, i12 %select_ln388_1

]]></Node>
<StgValue><ssdm name="buf_1_V"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:99  %linear_weight_V_2_lo = load i1* %linear_weight_V_2_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_2_lo"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_1:100  %select_ln1118_2 = select i1 %linear_weight_V_2_lo, i22 %sub_ln1118, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1118_2"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="23" op_0_bw="22">
<![CDATA[
hls_label_1:101  %sext_ln1118_2 = sext i22 %select_ln1118_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
hls_label_1:102  %shl_ln728_1 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_2_V_0, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="23" op_0_bw="19">
<![CDATA[
hls_label_1:103  %sext_ln728_2 = sext i19 %shl_ln728_1 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="20" op_0_bw="22">
<![CDATA[
hls_label_1:104  %trunc_ln1192_2 = trunc i22 %select_ln1118_2 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_2"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="20" op_0_bw="19">
<![CDATA[
hls_label_1:105  %sext_ln1192_2 = sext i19 %shl_ln728_1 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:106  %add_ln1192_32 = add i23 %sext_ln728_2, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_1:107  %add_ln1192_42 = add i20 %trunc_ln1192_2, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:108  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_32, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:109  %trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_32, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:110  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_32, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:111  %tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_32, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="1">
<![CDATA[
hls_label_1:112  %zext_ln415_2 = zext i1 %tmp_135 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:113  %add_ln415_2 = add i12 %zext_ln415_2, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln415_2"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:114  %tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:115  %xor_ln416_2 = xor i1 %tmp_136, true

]]></Node>
<StgValue><ssdm name="xor_ln416_2"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:116  %and_ln416_2 = and i1 %tmp_134, %xor_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln416_2"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:117  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:118  %tmp_2 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_32, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:119  %icmp_ln879_4 = icmp eq i3 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:120  %tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_32, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:121  %icmp_ln879_5 = icmp eq i4 %tmp_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:122  %icmp_ln768_2 = icmp eq i4 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_2"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:123  %select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_5, i1 %icmp_ln768_2

]]></Node>
<StgValue><ssdm name="select_ln777_2"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_1:124  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_42, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:125  %xor_ln779_2 = xor i1 %tmp_138, true

]]></Node>
<StgValue><ssdm name="xor_ln779_2"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:126  %and_ln779_2 = and i1 %icmp_ln879_4, %xor_ln779_2

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:127  %select_ln416_2 = select i1 %and_ln416_2, i1 %and_ln779_2, i1 %icmp_ln879_5

]]></Node>
<StgValue><ssdm name="select_ln416_2"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:128  %and_ln781_2 = and i1 %and_ln416_2, %icmp_ln879_5

]]></Node>
<StgValue><ssdm name="and_ln781_2"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:129  %xor_ln785_2 = xor i1 %select_ln777_2, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:130  %or_ln785_2 = or i1 %tmp_137, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:131  %xor_ln785_11 = xor i1 %tmp_133, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:132  %and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="and_ln785_2"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:133  %and_ln786_2 = and i1 %tmp_137, %select_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:134  %or_ln786_2 = or i1 %and_ln781_2, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_2"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:135  %xor_ln786_19 = xor i1 %or_ln786_2, true

]]></Node>
<StgValue><ssdm name="xor_ln786_19"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:136  %and_ln786_36 = and i1 %tmp_133, %xor_ln786_19

]]></Node>
<StgValue><ssdm name="and_ln786_36"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:137  %or_ln340_2 = or i1 %and_ln786_36, %and_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:138  %or_ln340_42 = or i1 %and_ln786_2, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_42"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:139  %or_ln340_43 = or i1 %or_ln340_42, %and_ln781_2

]]></Node>
<StgValue><ssdm name="or_ln340_43"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:140  %select_ln340_2 = select i1 %or_ln340_2, i12 2047, i12 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:141  %select_ln388_2 = select i1 %and_ln786_36, i12 -2048, i12 %add_ln415_2

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:142  %buf_2_V = select i1 %or_ln340_43, i12 %select_ln340_2, i12 %select_ln388_2

]]></Node>
<StgValue><ssdm name="buf_2_V"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:144  %linear_weight_V_3_lo = load i1* %linear_weight_V_3_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_3_lo"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_1:145  %select_ln1118_3 = select i1 %linear_weight_V_3_lo, i22 %sub_ln1118, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1118_3"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="23" op_0_bw="22">
<![CDATA[
hls_label_1:146  %sext_ln1118_3 = sext i22 %select_ln1118_3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
hls_label_1:147  %shl_ln728_2 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_3_V_0, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="23" op_0_bw="19">
<![CDATA[
hls_label_1:148  %sext_ln728_3 = sext i19 %shl_ln728_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="20" op_0_bw="22">
<![CDATA[
hls_label_1:149  %trunc_ln1192_3 = trunc i22 %select_ln1118_3 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_3"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="20" op_0_bw="19">
<![CDATA[
hls_label_1:150  %sext_ln1192_3 = sext i19 %shl_ln728_2 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:151  %add_ln1192_33 = add i23 %sext_ln728_3, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_1:152  %add_ln1192_43 = add i20 %trunc_ln1192_3, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:153  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_33, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:154  %trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_33, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:155  %tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_33, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:156  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_33, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="1">
<![CDATA[
hls_label_1:157  %zext_ln415_3 = zext i1 %tmp_141 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:158  %add_ln415_3 = add i12 %zext_ln415_3, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln415_3"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:159  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:160  %xor_ln416_3 = xor i1 %tmp_142, true

]]></Node>
<StgValue><ssdm name="xor_ln416_3"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:161  %and_ln416_3 = and i1 %tmp_140, %xor_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln416_3"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:162  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:163  %tmp_4 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_33, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:164  %icmp_ln879_6 = icmp eq i3 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:165  %tmp_10 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_33, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:166  %icmp_ln879_7 = icmp eq i4 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:167  %icmp_ln768_3 = icmp eq i4 %tmp_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_3"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:168  %select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_7, i1 %icmp_ln768_3

]]></Node>
<StgValue><ssdm name="select_ln777_3"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_1:169  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_43, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:170  %xor_ln779_3 = xor i1 %tmp_144, true

]]></Node>
<StgValue><ssdm name="xor_ln779_3"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:171  %and_ln779_3 = and i1 %icmp_ln879_6, %xor_ln779_3

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:172  %select_ln416_3 = select i1 %and_ln416_3, i1 %and_ln779_3, i1 %icmp_ln879_7

]]></Node>
<StgValue><ssdm name="select_ln416_3"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:173  %and_ln781_3 = and i1 %and_ln416_3, %icmp_ln879_7

]]></Node>
<StgValue><ssdm name="and_ln781_3"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:174  %xor_ln785_3 = xor i1 %select_ln777_3, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:175  %or_ln785_3 = or i1 %tmp_143, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:176  %xor_ln785_12 = xor i1 %tmp_139, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:177  %and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="and_ln785_3"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:178  %and_ln786_3 = and i1 %tmp_143, %select_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:179  %or_ln786_3 = or i1 %and_ln781_3, %and_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_3"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:180  %xor_ln786_20 = xor i1 %or_ln786_3, true

]]></Node>
<StgValue><ssdm name="xor_ln786_20"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:181  %and_ln786_37 = and i1 %tmp_139, %xor_ln786_20

]]></Node>
<StgValue><ssdm name="and_ln786_37"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:182  %or_ln340_3 = or i1 %and_ln786_37, %and_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:183  %or_ln340_44 = or i1 %and_ln786_3, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln340_44"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:184  %or_ln340_45 = or i1 %or_ln340_44, %and_ln781_3

]]></Node>
<StgValue><ssdm name="or_ln340_45"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:185  %select_ln340_3 = select i1 %or_ln340_3, i12 2047, i12 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:186  %select_ln388_3 = select i1 %and_ln786_37, i12 -2048, i12 %add_ln415_3

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:187  %buf_3_V = select i1 %or_ln340_45, i12 %select_ln340_3, i12 %select_ln388_3

]]></Node>
<StgValue><ssdm name="buf_3_V"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:189  %linear_weight_V_4_lo = load i1* %linear_weight_V_4_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_4_lo"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_1:190  %select_ln1118_4 = select i1 %linear_weight_V_4_lo, i22 %sub_ln1118, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1118_4"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="23" op_0_bw="22">
<![CDATA[
hls_label_1:191  %sext_ln1118_4 = sext i22 %select_ln1118_4 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
hls_label_1:192  %shl_ln728_3 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_4_V_0, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="23" op_0_bw="19">
<![CDATA[
hls_label_1:193  %sext_ln728_4 = sext i19 %shl_ln728_3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="20" op_0_bw="22">
<![CDATA[
hls_label_1:194  %trunc_ln1192_4 = trunc i22 %select_ln1118_4 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_4"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="20" op_0_bw="19">
<![CDATA[
hls_label_1:195  %sext_ln1192_4 = sext i19 %shl_ln728_3 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:196  %add_ln1192_34 = add i23 %sext_ln728_4, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_1:197  %add_ln1192_44 = add i20 %trunc_ln1192_4, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:198  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_34, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:199  %trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_34, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:200  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_34, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:201  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_34, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="1">
<![CDATA[
hls_label_1:202  %zext_ln415_4 = zext i1 %tmp_147 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:203  %add_ln415_4 = add i12 %zext_ln415_4, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="add_ln415_4"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:204  %tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:205  %xor_ln416_4 = xor i1 %tmp_148, true

]]></Node>
<StgValue><ssdm name="xor_ln416_4"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:206  %and_ln416_4 = and i1 %tmp_146, %xor_ln416_4

]]></Node>
<StgValue><ssdm name="and_ln416_4"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:207  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:208  %tmp_11 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_34, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:209  %icmp_ln879_8 = icmp eq i3 %tmp_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_8"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:210  %tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_34, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:211  %icmp_ln879_9 = icmp eq i4 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_9"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:212  %icmp_ln768_4 = icmp eq i4 %tmp_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_4"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:213  %select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_9, i1 %icmp_ln768_4

]]></Node>
<StgValue><ssdm name="select_ln777_4"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_1:214  %tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_44, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:215  %xor_ln779_4 = xor i1 %tmp_150, true

]]></Node>
<StgValue><ssdm name="xor_ln779_4"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:216  %and_ln779_4 = and i1 %icmp_ln879_8, %xor_ln779_4

]]></Node>
<StgValue><ssdm name="and_ln779_4"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:217  %select_ln416_4 = select i1 %and_ln416_4, i1 %and_ln779_4, i1 %icmp_ln879_9

]]></Node>
<StgValue><ssdm name="select_ln416_4"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:218  %and_ln781_4 = and i1 %and_ln416_4, %icmp_ln879_9

]]></Node>
<StgValue><ssdm name="and_ln781_4"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:219  %xor_ln785_13 = xor i1 %select_ln777_4, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:220  %or_ln785_4 = or i1 %tmp_149, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:221  %xor_ln785_14 = xor i1 %tmp_145, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:222  %and_ln785_4 = and i1 %or_ln785_4, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="and_ln785_4"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:223  %and_ln786_4 = and i1 %tmp_149, %select_ln416_4

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:224  %or_ln786_4 = or i1 %and_ln781_4, %and_ln786_4

]]></Node>
<StgValue><ssdm name="or_ln786_4"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:225  %xor_ln786_21 = xor i1 %or_ln786_4, true

]]></Node>
<StgValue><ssdm name="xor_ln786_21"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:226  %and_ln786_38 = and i1 %tmp_145, %xor_ln786_21

]]></Node>
<StgValue><ssdm name="and_ln786_38"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:227  %or_ln340_4 = or i1 %and_ln786_38, %and_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:228  %or_ln340_46 = or i1 %and_ln786_4, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln340_46"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:229  %or_ln340_47 = or i1 %or_ln340_46, %and_ln781_4

]]></Node>
<StgValue><ssdm name="or_ln340_47"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:230  %select_ln340_4 = select i1 %or_ln340_4, i12 2047, i12 %add_ln415_4

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:231  %select_ln388_4 = select i1 %and_ln786_38, i12 -2048, i12 %add_ln415_4

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:232  %buf_4_V = select i1 %or_ln340_47, i12 %select_ln340_4, i12 %select_ln388_4

]]></Node>
<StgValue><ssdm name="buf_4_V"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:234  %linear_weight_V_5_lo = load i1* %linear_weight_V_5_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_5_lo"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_1:235  %select_ln1118_5 = select i1 %linear_weight_V_5_lo, i22 %sub_ln1118, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1118_5"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="23" op_0_bw="22">
<![CDATA[
hls_label_1:236  %sext_ln1118_5 = sext i22 %select_ln1118_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
hls_label_1:237  %shl_ln728_4 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_5_V_0, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="23" op_0_bw="19">
<![CDATA[
hls_label_1:238  %sext_ln728_5 = sext i19 %shl_ln728_4 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="20" op_0_bw="22">
<![CDATA[
hls_label_1:239  %trunc_ln1192_5 = trunc i22 %select_ln1118_5 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_5"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="20" op_0_bw="19">
<![CDATA[
hls_label_1:240  %sext_ln1192_5 = sext i19 %shl_ln728_4 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:241  %add_ln1192_35 = add i23 %sext_ln728_5, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_1:242  %add_ln1192_45 = add i20 %trunc_ln1192_5, %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:243  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_35, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:244  %trunc_ln708_5 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_35, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:245  %tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_35, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:246  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_35, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="1">
<![CDATA[
hls_label_1:247  %zext_ln415_5 = zext i1 %tmp_153 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_5"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:248  %add_ln415_5 = add i12 %zext_ln415_5, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln415_5"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:249  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:250  %xor_ln416_5 = xor i1 %tmp_154, true

]]></Node>
<StgValue><ssdm name="xor_ln416_5"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:251  %and_ln416_5 = and i1 %tmp_152, %xor_ln416_5

]]></Node>
<StgValue><ssdm name="and_ln416_5"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:252  %tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:253  %tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_35, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:254  %icmp_ln879_10 = icmp eq i3 %tmp_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_10"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:255  %tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_35, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:256  %icmp_ln879_11 = icmp eq i4 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_11"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:257  %icmp_ln768_5 = icmp eq i4 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_5"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:258  %select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_11, i1 %icmp_ln768_5

]]></Node>
<StgValue><ssdm name="select_ln777_5"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_1:259  %tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_45, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:260  %xor_ln779_5 = xor i1 %tmp_156, true

]]></Node>
<StgValue><ssdm name="xor_ln779_5"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:261  %and_ln779_5 = and i1 %icmp_ln879_10, %xor_ln779_5

]]></Node>
<StgValue><ssdm name="and_ln779_5"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:262  %select_ln416_5 = select i1 %and_ln416_5, i1 %and_ln779_5, i1 %icmp_ln879_11

]]></Node>
<StgValue><ssdm name="select_ln416_5"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:263  %and_ln781_5 = and i1 %and_ln416_5, %icmp_ln879_11

]]></Node>
<StgValue><ssdm name="and_ln781_5"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:264  %xor_ln785_5 = xor i1 %select_ln777_5, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:265  %or_ln785_5 = or i1 %tmp_155, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln785_5"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:266  %xor_ln785_15 = xor i1 %tmp_151, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:267  %and_ln785_5 = and i1 %or_ln785_5, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="and_ln785_5"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:268  %and_ln786_5 = and i1 %tmp_155, %select_ln416_5

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:269  %or_ln786_5 = or i1 %and_ln781_5, %and_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786_5"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:270  %xor_ln786_22 = xor i1 %or_ln786_5, true

]]></Node>
<StgValue><ssdm name="xor_ln786_22"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:271  %and_ln786_39 = and i1 %tmp_151, %xor_ln786_22

]]></Node>
<StgValue><ssdm name="and_ln786_39"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:272  %or_ln340_5 = or i1 %and_ln786_39, %and_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:273  %or_ln340_48 = or i1 %and_ln786_5, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_48"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:274  %or_ln340_49 = or i1 %or_ln340_48, %and_ln781_5

]]></Node>
<StgValue><ssdm name="or_ln340_49"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:275  %select_ln340_5 = select i1 %or_ln340_5, i12 2047, i12 %add_ln415_5

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:276  %select_ln388_5 = select i1 %and_ln786_39, i12 -2048, i12 %add_ln415_5

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:277  %buf_5_V = select i1 %or_ln340_49, i12 %select_ln340_5, i12 %select_ln388_5

]]></Node>
<StgValue><ssdm name="buf_5_V"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:279  %linear_weight_V_6_lo = load i1* %linear_weight_V_6_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_6_lo"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_1:280  %select_ln1118_6 = select i1 %linear_weight_V_6_lo, i22 %sub_ln1118, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1118_6"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="23" op_0_bw="22">
<![CDATA[
hls_label_1:281  %sext_ln1118_6 = sext i22 %select_ln1118_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
hls_label_1:282  %shl_ln728_5 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_6_V_0, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="23" op_0_bw="19">
<![CDATA[
hls_label_1:283  %sext_ln728_6 = sext i19 %shl_ln728_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="20" op_0_bw="22">
<![CDATA[
hls_label_1:284  %trunc_ln1192_6 = trunc i22 %select_ln1118_6 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_6"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="20" op_0_bw="19">
<![CDATA[
hls_label_1:285  %sext_ln1192_6 = sext i19 %shl_ln728_5 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:286  %add_ln1192_36 = add i23 %sext_ln728_6, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_1:287  %add_ln1192_46 = add i20 %trunc_ln1192_6, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:288  %tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_36, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:289  %trunc_ln708_6 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_36, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:290  %tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_36, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:291  %tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_36, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="1">
<![CDATA[
hls_label_1:292  %zext_ln415_6 = zext i1 %tmp_159 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_6"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:293  %add_ln415_6 = add i12 %zext_ln415_6, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="add_ln415_6"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:294  %tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:295  %xor_ln416_6 = xor i1 %tmp_160, true

]]></Node>
<StgValue><ssdm name="xor_ln416_6"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:296  %and_ln416_6 = and i1 %tmp_158, %xor_ln416_6

]]></Node>
<StgValue><ssdm name="and_ln416_6"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:297  %tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:298  %tmp_15 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_36, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:299  %icmp_ln879_12 = icmp eq i3 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_12"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:300  %tmp_16 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_36, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:301  %icmp_ln879_13 = icmp eq i4 %tmp_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_13"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:302  %icmp_ln768_6 = icmp eq i4 %tmp_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_6"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:303  %select_ln777_6 = select i1 %and_ln416_6, i1 %icmp_ln879_13, i1 %icmp_ln768_6

]]></Node>
<StgValue><ssdm name="select_ln777_6"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_1:304  %tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_46, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:305  %xor_ln779_6 = xor i1 %tmp_162, true

]]></Node>
<StgValue><ssdm name="xor_ln779_6"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:306  %and_ln779_6 = and i1 %icmp_ln879_12, %xor_ln779_6

]]></Node>
<StgValue><ssdm name="and_ln779_6"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:307  %select_ln416_6 = select i1 %and_ln416_6, i1 %and_ln779_6, i1 %icmp_ln879_13

]]></Node>
<StgValue><ssdm name="select_ln416_6"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:308  %and_ln781_6 = and i1 %and_ln416_6, %icmp_ln879_13

]]></Node>
<StgValue><ssdm name="and_ln781_6"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:309  %xor_ln785_6 = xor i1 %select_ln777_6, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:310  %or_ln785_6 = or i1 %tmp_161, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_6"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:311  %xor_ln785_16 = xor i1 %tmp_157, true

]]></Node>
<StgValue><ssdm name="xor_ln785_16"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:312  %and_ln785_6 = and i1 %or_ln785_6, %xor_ln785_16

]]></Node>
<StgValue><ssdm name="and_ln785_6"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:313  %and_ln786_6 = and i1 %tmp_161, %select_ln416_6

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:314  %or_ln786_6 = or i1 %and_ln781_6, %and_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_6"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:315  %xor_ln786_23 = xor i1 %or_ln786_6, true

]]></Node>
<StgValue><ssdm name="xor_ln786_23"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:316  %and_ln786_40 = and i1 %tmp_157, %xor_ln786_23

]]></Node>
<StgValue><ssdm name="and_ln786_40"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:317  %or_ln340_6 = or i1 %and_ln786_40, %and_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:318  %or_ln340_50 = or i1 %and_ln786_6, %xor_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln340_50"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:319  %or_ln340_51 = or i1 %or_ln340_50, %and_ln781_6

]]></Node>
<StgValue><ssdm name="or_ln340_51"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:320  %select_ln340_6 = select i1 %or_ln340_6, i12 2047, i12 %add_ln415_6

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:321  %select_ln388_6 = select i1 %and_ln786_40, i12 -2048, i12 %add_ln415_6

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:322  %buf_6_V = select i1 %or_ln340_51, i12 %select_ln340_6, i12 %select_ln388_6

]]></Node>
<StgValue><ssdm name="buf_6_V"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:324  %linear_weight_V_7_lo = load i1* %linear_weight_V_7_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_7_lo"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_1:325  %select_ln1118_7 = select i1 %linear_weight_V_7_lo, i22 %sub_ln1118, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1118_7"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="23" op_0_bw="22">
<![CDATA[
hls_label_1:326  %sext_ln1118_7 = sext i22 %select_ln1118_7 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
hls_label_1:327  %shl_ln728_6 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_7_V_0, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="23" op_0_bw="19">
<![CDATA[
hls_label_1:328  %sext_ln728_7 = sext i19 %shl_ln728_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_7"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="20" op_0_bw="22">
<![CDATA[
hls_label_1:329  %trunc_ln1192_7 = trunc i22 %select_ln1118_7 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_7"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="20" op_0_bw="19">
<![CDATA[
hls_label_1:330  %sext_ln1192_7 = sext i19 %shl_ln728_6 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:331  %add_ln1192_37 = add i23 %sext_ln728_7, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_1:332  %add_ln1192_47 = add i20 %trunc_ln1192_7, %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:333  %tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_37, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:334  %trunc_ln708_7 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_37, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:335  %tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_37, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:336  %tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_37, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="1">
<![CDATA[
hls_label_1:337  %zext_ln415_7 = zext i1 %tmp_165 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_7"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:338  %add_ln415_7 = add i12 %zext_ln415_7, %trunc_ln708_7

]]></Node>
<StgValue><ssdm name="add_ln415_7"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:339  %tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_7, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:340  %xor_ln416_7 = xor i1 %tmp_166, true

]]></Node>
<StgValue><ssdm name="xor_ln416_7"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:341  %and_ln416_7 = and i1 %tmp_164, %xor_ln416_7

]]></Node>
<StgValue><ssdm name="and_ln416_7"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:342  %tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_7, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:343  %tmp_17 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_37, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:344  %icmp_ln879_14 = icmp eq i3 %tmp_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_14"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:345  %tmp_18 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_37, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:346  %icmp_ln879_15 = icmp eq i4 %tmp_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_15"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:347  %icmp_ln768_7 = icmp eq i4 %tmp_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_7"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:348  %select_ln777_7 = select i1 %and_ln416_7, i1 %icmp_ln879_15, i1 %icmp_ln768_7

]]></Node>
<StgValue><ssdm name="select_ln777_7"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_1:349  %tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_47, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:350  %xor_ln779_7 = xor i1 %tmp_168, true

]]></Node>
<StgValue><ssdm name="xor_ln779_7"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:351  %and_ln779_7 = and i1 %icmp_ln879_14, %xor_ln779_7

]]></Node>
<StgValue><ssdm name="and_ln779_7"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:352  %select_ln416_7 = select i1 %and_ln416_7, i1 %and_ln779_7, i1 %icmp_ln879_15

]]></Node>
<StgValue><ssdm name="select_ln416_7"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:353  %and_ln781_7 = and i1 %and_ln416_7, %icmp_ln879_15

]]></Node>
<StgValue><ssdm name="and_ln781_7"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:354  %xor_ln785_7 = xor i1 %select_ln777_7, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:355  %or_ln785_7 = or i1 %tmp_167, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln785_7"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:356  %xor_ln785_17 = xor i1 %tmp_163, true

]]></Node>
<StgValue><ssdm name="xor_ln785_17"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:357  %and_ln785_7 = and i1 %or_ln785_7, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="and_ln785_7"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:358  %and_ln786_7 = and i1 %tmp_167, %select_ln416_7

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:359  %or_ln786_7 = or i1 %and_ln781_7, %and_ln786_7

]]></Node>
<StgValue><ssdm name="or_ln786_7"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:360  %xor_ln786_24 = xor i1 %or_ln786_7, true

]]></Node>
<StgValue><ssdm name="xor_ln786_24"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:361  %and_ln786_41 = and i1 %tmp_163, %xor_ln786_24

]]></Node>
<StgValue><ssdm name="and_ln786_41"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:362  %or_ln340_7 = or i1 %and_ln786_41, %and_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:363  %or_ln340_52 = or i1 %and_ln786_7, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln340_52"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:364  %or_ln340_53 = or i1 %or_ln340_52, %and_ln781_7

]]></Node>
<StgValue><ssdm name="or_ln340_53"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:365  %select_ln340_7 = select i1 %or_ln340_7, i12 2047, i12 %add_ln415_7

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:366  %select_ln388_7 = select i1 %and_ln786_41, i12 -2048, i12 %add_ln415_7

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:367  %buf_7_V = select i1 %or_ln340_53, i12 %select_ln340_7, i12 %select_ln388_7

]]></Node>
<StgValue><ssdm name="buf_7_V"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:369  %linear_weight_V_8_lo = load i1* %linear_weight_V_8_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_8_lo"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_1:370  %select_ln1118_8 = select i1 %linear_weight_V_8_lo, i22 %sub_ln1118, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1118_8"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="23" op_0_bw="22">
<![CDATA[
hls_label_1:371  %sext_ln1118_8 = sext i22 %select_ln1118_8 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
hls_label_1:372  %shl_ln728_7 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_8_V_0, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="23" op_0_bw="19">
<![CDATA[
hls_label_1:373  %sext_ln728_8 = sext i19 %shl_ln728_7 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_8"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="20" op_0_bw="22">
<![CDATA[
hls_label_1:374  %trunc_ln1192_8 = trunc i22 %select_ln1118_8 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_8"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="20" op_0_bw="19">
<![CDATA[
hls_label_1:375  %sext_ln1192_8 = sext i19 %shl_ln728_7 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:376  %add_ln1192_38 = add i23 %sext_ln728_8, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_1:377  %add_ln1192_48 = add i20 %trunc_ln1192_8, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:378  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_38, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:379  %trunc_ln708_8 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_38, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:380  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_38, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:381  %tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_38, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="1">
<![CDATA[
hls_label_1:382  %zext_ln415_8 = zext i1 %tmp_171 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_8"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:383  %add_ln415_8 = add i12 %zext_ln415_8, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="add_ln415_8"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:384  %tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:385  %xor_ln416_8 = xor i1 %tmp_172, true

]]></Node>
<StgValue><ssdm name="xor_ln416_8"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:386  %and_ln416_8 = and i1 %tmp_170, %xor_ln416_8

]]></Node>
<StgValue><ssdm name="and_ln416_8"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:387  %tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:388  %tmp_19 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_38, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:389  %icmp_ln879_16 = icmp eq i3 %tmp_19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_16"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:390  %tmp_20 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_38, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:391  %icmp_ln879_17 = icmp eq i4 %tmp_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_17"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:392  %icmp_ln768_8 = icmp eq i4 %tmp_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_8"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:393  %select_ln777_8 = select i1 %and_ln416_8, i1 %icmp_ln879_17, i1 %icmp_ln768_8

]]></Node>
<StgValue><ssdm name="select_ln777_8"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_1:394  %tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_48, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:395  %xor_ln779_8 = xor i1 %tmp_174, true

]]></Node>
<StgValue><ssdm name="xor_ln779_8"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:396  %and_ln779_8 = and i1 %icmp_ln879_16, %xor_ln779_8

]]></Node>
<StgValue><ssdm name="and_ln779_8"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:397  %select_ln416_8 = select i1 %and_ln416_8, i1 %and_ln779_8, i1 %icmp_ln879_17

]]></Node>
<StgValue><ssdm name="select_ln416_8"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:398  %and_ln781_8 = and i1 %and_ln416_8, %icmp_ln879_17

]]></Node>
<StgValue><ssdm name="and_ln781_8"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:399  %xor_ln785_8 = xor i1 %select_ln777_8, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:400  %or_ln785_8 = or i1 %tmp_173, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln785_8"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:401  %xor_ln785_18 = xor i1 %tmp_169, true

]]></Node>
<StgValue><ssdm name="xor_ln785_18"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:402  %and_ln785_8 = and i1 %or_ln785_8, %xor_ln785_18

]]></Node>
<StgValue><ssdm name="and_ln785_8"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:403  %and_ln786_8 = and i1 %tmp_173, %select_ln416_8

]]></Node>
<StgValue><ssdm name="and_ln786_8"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:404  %or_ln786_8 = or i1 %and_ln781_8, %and_ln786_8

]]></Node>
<StgValue><ssdm name="or_ln786_8"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:405  %xor_ln786_25 = xor i1 %or_ln786_8, true

]]></Node>
<StgValue><ssdm name="xor_ln786_25"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:406  %and_ln786_42 = and i1 %tmp_169, %xor_ln786_25

]]></Node>
<StgValue><ssdm name="and_ln786_42"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:407  %or_ln340_8 = or i1 %and_ln786_42, %and_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:408  %or_ln340_54 = or i1 %and_ln786_8, %xor_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln340_54"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:409  %or_ln340_55 = or i1 %or_ln340_54, %and_ln781_8

]]></Node>
<StgValue><ssdm name="or_ln340_55"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:410  %select_ln340_8 = select i1 %or_ln340_8, i12 2047, i12 %add_ln415_8

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:411  %select_ln388_8 = select i1 %and_ln786_42, i12 -2048, i12 %add_ln415_8

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:412  %buf_8_V = select i1 %or_ln340_55, i12 %select_ln340_8, i12 %select_ln388_8

]]></Node>
<StgValue><ssdm name="buf_8_V"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="6">
<![CDATA[
hls_label_1:414  %linear_weight_V_9_lo = load i1* %linear_weight_V_9_ad, align 1

]]></Node>
<StgValue><ssdm name="linear_weight_V_9_lo"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
hls_label_1:415  %select_ln1118_9 = select i1 %linear_weight_V_9_lo, i22 %sub_ln1118, i22 0

]]></Node>
<StgValue><ssdm name="select_ln1118_9"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="23" op_0_bw="22">
<![CDATA[
hls_label_1:416  %sext_ln1118_9 = sext i22 %select_ln1118_9 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="19" op_0_bw="19" op_1_bw="12" op_2_bw="7">
<![CDATA[
hls_label_1:417  %shl_ln728_8 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_9_V_0, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="23" op_0_bw="19">
<![CDATA[
hls_label_1:418  %sext_ln728_9 = sext i19 %shl_ln728_8 to i23

]]></Node>
<StgValue><ssdm name="sext_ln728_9"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="20" op_0_bw="22">
<![CDATA[
hls_label_1:419  %trunc_ln1192_9 = trunc i22 %select_ln1118_9 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_9"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="20" op_0_bw="19">
<![CDATA[
hls_label_1:420  %sext_ln1192_9 = sext i19 %shl_ln728_8 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1:421  %add_ln1192_39 = add i23 %sext_ln728_9, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_1:422  %add_ln1192_49 = add i20 %trunc_ln1192_9, %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:423  %tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_39, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:424  %trunc_ln708_9 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_39, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:425  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_39, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_1:426  %tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_39, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="1">
<![CDATA[
hls_label_1:427  %zext_ln415_9 = zext i1 %tmp_177 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_9"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:428  %add_ln415_9 = add i12 %zext_ln415_9, %trunc_ln708_9

]]></Node>
<StgValue><ssdm name="add_ln415_9"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:429  %tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_9, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:430  %xor_ln416_9 = xor i1 %tmp_178, true

]]></Node>
<StgValue><ssdm name="xor_ln416_9"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:431  %and_ln416_9 = and i1 %tmp_176, %xor_ln416_9

]]></Node>
<StgValue><ssdm name="and_ln416_9"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_1:432  %tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_9, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:433  %tmp_21 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_39, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:434  %icmp_ln879_18 = icmp eq i3 %tmp_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_18"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:435  %tmp_22 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_39, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:436  %icmp_ln879_19 = icmp eq i4 %tmp_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_19"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_1:437  %icmp_ln768_9 = icmp eq i4 %tmp_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_9"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:438  %select_ln777_9 = select i1 %and_ln416_9, i1 %icmp_ln879_19, i1 %icmp_ln768_9

]]></Node>
<StgValue><ssdm name="select_ln777_9"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_1:439  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_49, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:440  %xor_ln779_9 = xor i1 %tmp_180, true

]]></Node>
<StgValue><ssdm name="xor_ln779_9"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:441  %and_ln779_9 = and i1 %icmp_ln879_18, %xor_ln779_9

]]></Node>
<StgValue><ssdm name="and_ln779_9"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:442  %select_ln416_9 = select i1 %and_ln416_9, i1 %and_ln779_9, i1 %icmp_ln879_19

]]></Node>
<StgValue><ssdm name="select_ln416_9"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:443  %and_ln781_9 = and i1 %and_ln416_9, %icmp_ln879_19

]]></Node>
<StgValue><ssdm name="and_ln781_9"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:444  %xor_ln785_9 = xor i1 %select_ln777_9, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:445  %or_ln785_9 = or i1 %tmp_179, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln785_9"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:446  %xor_ln785_19 = xor i1 %tmp_175, true

]]></Node>
<StgValue><ssdm name="xor_ln785_19"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:447  %and_ln785_9 = and i1 %or_ln785_9, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="and_ln785_9"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:448  %and_ln786_9 = and i1 %tmp_179, %select_ln416_9

]]></Node>
<StgValue><ssdm name="and_ln786_9"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:449  %or_ln786_9 = or i1 %and_ln781_9, %and_ln786_9

]]></Node>
<StgValue><ssdm name="or_ln786_9"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:450  %xor_ln786_26 = xor i1 %or_ln786_9, true

]]></Node>
<StgValue><ssdm name="xor_ln786_26"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:451  %and_ln786_43 = and i1 %tmp_175, %xor_ln786_26

]]></Node>
<StgValue><ssdm name="and_ln786_43"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:452  %or_ln340_56 = or i1 %and_ln786_43, %and_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_56"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:453  %or_ln340_57 = or i1 %and_ln786_9, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln340_57"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:454  %or_ln340_58 = or i1 %or_ln340_57, %and_ln781_9

]]></Node>
<StgValue><ssdm name="or_ln340_58"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:455  %select_ln340_9 = select i1 %or_ln340_56, i12 2047, i12 %add_ln415_9

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:456  %select_ln388_9 = select i1 %and_ln786_43, i12 -2048, i12 %add_ln415_9

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_1:457  %buf_9_V = select i1 %or_ln340_58, i12 %select_ln340_9, i12 %select_ln388_9

]]></Node>
<StgValue><ssdm name="buf_9_V"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:458  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:459  br label %.preheader261

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="30">
<![CDATA[
.preheader.preheader:0  %zext_ln32 = zext i30 %top_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader.preheader:1  %top_addr = getelementptr float* %top, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="top_addr"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %top_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %top_addr, i32 10)

]]></Node>
<StgValue><ssdm name="top_addr_wr_req"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %coo2_0 = phi i4 [ %coo, %hls_label_3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="coo2_0"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln30 = icmp eq i4 %coo2_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %coo = add i4 %coo2_0, 1

]]></Node>
<StgValue><ssdm name="coo"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln30, label %0, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="4">
<![CDATA[
hls_label_3:2  %tmp_V_4 = call i12 @_ssdm_op_Mux.ap_auto.10i12.i4(i12 %buf_0_V_0, i12 %buf_1_V_0, i12 %buf_2_V_0, i12 %buf_3_V_0, i12 %buf_4_V_0, i12 %buf_5_V_0, i12 %buf_6_V_0, i12 %buf_7_V_0, i12 %buf_8_V_0, i12 %buf_9_V_0, i4 %coo2_0)

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:3  %icmp_ln935 = icmp eq i12 %tmp_V_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_3:4  %p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_V_4, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:5  %tmp_V = sub i12 0, %tmp_V_4

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_3:6  %tmp_V_5 = select i1 %p_Result_16, i12 %tmp_V, i12 %tmp_V_4

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:7  %p_Result_s = call i12 @llvm.part.select.i12(i12 %tmp_V_5, i32 11, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
hls_label_3:8  %p_Result_17 = call i32 @_ssdm_op_BitConcatenate.i32.i20.i12(i20 -1, i12 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_3:9  %l = call i32 @llvm.cttz.i32(i32 %p_Result_17, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3:10  %sub_ln944 = sub nsw i32 12, %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="32">
<![CDATA[
hls_label_3:11  %trunc_ln944 = trunc i32 %sub_ln944 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3:12  %lsb_index = add nsw i32 -24, %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:13  %tmp_182 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_3:14  %icmp_ln947 = icmp sgt i31 %tmp_182, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="4" op_0_bw="32">
<![CDATA[
hls_label_3:15  %trunc_ln947 = trunc i32 %sub_ln944 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3:16  %sub_ln947 = sub i4 5, %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="4">
<![CDATA[
hls_label_3:17  %zext_ln947 = zext i4 %sub_ln947 to i12

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:18  %lshr_ln947 = lshr i12 -1, %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:19  %p_Result_14 = and i12 %tmp_V_5, %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:20  %icmp_ln947_1 = icmp ne i12 %p_Result_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_1"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:21  %a = and i1 %icmp_ln947, %icmp_ln947_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:22  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:23  %xor_ln949 = xor i1 %tmp_183, true

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:24  %add_ln949 = add i12 -24, %trunc_ln944

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_3:25  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i12(i12 %tmp_V_5, i12 %add_ln949)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:26  %and_ln949 = and i1 %p_Result_3, %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:27  %or_ln949 = or i1 %and_ln949, %a

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_3:28  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3:30  %icmp_ln958 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="32">
<![CDATA[
hls_label_3:41  %trunc_ln943 = trunc i32 %l to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="12">
<![CDATA[
hls_label_3:29  %m = zext i12 %tmp_V_5 to i32

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3:31  %add_ln958 = add nsw i32 -25, %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3:32  %lshr_ln958 = lshr i32 %m, %add_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3:33  %sub_ln958 = sub i32 25, %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3:34  %shl_ln958 = shl i32 %m, %sub_ln958

]]></Node>
<StgValue><ssdm name="shl_ln958"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:35  %m_1 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3:36  %m_2 = add i32 %m_1, %or_ln

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:37  %m_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="31">
<![CDATA[
hls_label_3:38  %m_6 = zext i31 %m_5 to i32

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:39  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:40  %select_ln964 = select i1 %tmp_184, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:42  %sub_ln964 = sub i8 4, %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:43  %add_ln964 = add i8 %select_ln964, %sub_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
hls_label_3:44  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_16, i8 %add_ln964)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_3:45  %p_Result_18 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_6, i9 %tmp_s, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3:46  %bitcast_ln739 = bitcast i32 %p_Result_18 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:47  %select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="684" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="685" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln31"/></StgValue>
</operation>

<operation id="686" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
hls_label_3:48  call void @_ssdm_op_Write.m_axi.floatP(float* %top_addr, float %select_ln935, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="687" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:49  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="688" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:50  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="689" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %top_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %top_addr)

]]></Node>
<StgValue><ssdm name="top_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="690" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %top_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %top_addr)

]]></Node>
<StgValue><ssdm name="top_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="691" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %top_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %top_addr)

]]></Node>
<StgValue><ssdm name="top_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="692" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %top_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %top_addr)

]]></Node>
<StgValue><ssdm name="top_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="693" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %top_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %top_addr)

]]></Node>
<StgValue><ssdm name="top_addr_wr_resp"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
