Laboratory 4: Dataflow Style Combinational Design Using Selected Signal Assignment, Conditional Signal Assignment, and Table Lookup - Gray Code to Binary Code Conversion
Objective: Four VHDL design descriptions for 4-bit Gray Code to Binary Decoders along with functional simulations for all design descriptions and a timing simulation for one design

Design Task 1: Selected Signal Assignment Approach
Design Task 2: Selected Signal Assignment Approach with Don’t Cares
Design Task 3: Conditional Signal Assignment Approach with Don’t Cares
Design Task 4: Table Lookup Approach with Don’t Cares
