# Static-Verilog-Analysis
* The **`Benchmark`** folder contains the benchmarks and detailed description we proposed. <br/>
* The **`Experiment_Results`** folder contains our detailed experiment results. <br/>
* The **`Scripts`** folder contains our experiment code. <br/>

<!-- ## Benchmark -->
<!-- ![1_Benchmark_Simple](Benchmark/1_Benchmark_Simple.png) -->
<!-- ![2_Benchmark_Medium](Benchmark/2_Benchmark_Medium.png) -->
<!-- ![3_Benchmark_Complex](Benchmark/3_Benchmark_Complex.png) -->
<!-- ## Results -->
<!-- ![1_MainResults](Experiment_Results/1_MainResults.png) -->
<!-- ![2_DetailResults_1](Experiment_Results/2_DetailResults_1.png) -->
<!-- ![3_DetailResults_2](Experiment_Results/3_DetailResults_2.png) -->
<!-- ![4_DetailResults_3](Experiment_Results/4_DetailResults_3.png) -->
<!-- ![5_DetailResults_4](Experiment_Results/5_DetailResults_4.png) -->
<!-- ![6_DetailResults_5](Experiment_Results/6_DetailResults_5.png) -->
<!-- ![7_DetailResults_6](Experiment_Results/7_DetailResults_6.png) -->

