{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744327877427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744327877427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 11:31:17 2025 " "Processing started: Fri Apr 11 11:31:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744327877427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744327877427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_quartus -c lab3_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_quartus -c lab3_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744327877427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744327880667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744327880667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/test_bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/test_bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_bcd_counter-tb " "Found design unit 1: test_bcd_counter-tb" {  } { { "../lab3_VHDL_files/Test_BCD_Counter.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/Test_BCD_Counter.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917462 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_bcd_counter " "Found entity 1: test_bcd_counter" {  } { { "../lab3_VHDL_files/Test_BCD_Counter.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/Test_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744327917462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/tb_programmable_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/tb_programmable_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_Programmable_Timer-test " "Found design unit 1: TB_Programmable_Timer-test" {  } { { "../lab3_VHDL_files/TB_Programmable_Timer.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/TB_Programmable_Timer.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917493 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_Programmable_Timer " "Found entity 1: TB_Programmable_Timer" {  } { { "../lab3_VHDL_files/TB_Programmable_Timer.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/TB_Programmable_Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744327917493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/programmable_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/programmable_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programmable_Timer-Behavioral " "Found design unit 1: Programmable_Timer-Behavioral" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Programmable_Timer " "Found entity 1: Programmable_Timer" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744327917525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/clockdivider_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/clockdivider_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_ClockDivider_1Hz-test " "Found design unit 1: TB_ClockDivider_1Hz-test" {  } { { "../lab3_VHDL_files/clockDivider_testbench.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/clockDivider_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917560 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_ClockDivider_1Hz " "Found entity 1: TB_ClockDivider_1Hz" {  } { { "../lab3_VHDL_files/clockDivider_testbench.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/clockDivider_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744327917560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/clockdivider_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/clockdivider_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider_1Hz-Behavioral " "Found design unit 1: ClockDivider_1Hz-Behavioral" {  } { { "../lab3_VHDL_files/ClockDivider_1Hz.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/ClockDivider_1Hz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917589 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider_1Hz " "Found entity 1: ClockDivider_1Hz" {  } { { "../lab3_VHDL_files/ClockDivider_1Hz.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/ClockDivider_1Hz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744327917589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "../lab3_VHDL_files/BCD_to_7Seg.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917598 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "../lab3_VHDL_files/BCD_to_7Seg.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744327917598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/bcd_counter_limit5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/bcd_counter_limit5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Counter_Limit5-Behavioral " "Found design unit 1: BCD_Counter_Limit5-Behavioral" {  } { { "../lab3_VHDL_files/BCD_Counter_Limit5.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_Counter_Limit5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917609 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter_Limit5 " "Found entity 1: BCD_Counter_Limit5" {  } { { "../lab3_VHDL_files/BCD_Counter_Limit5.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_Counter_Limit5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744327917609 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../BCD_to_7Seg.vhd " "Can't analyze file -- file ../BCD_to_7Seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1744327917615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mikae/documents/school_documents/year_3/compsys_305/compysys-305--project-repo/lab3- tonny/lab3_vhdl_files/bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Counter-Behavioral " "Found design unit 1: BCD_Counter-Behavioral" {  } { { "../lab3_VHDL_files/BCD_Counter.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_Counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917625 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter " "Found entity 1: BCD_Counter" {  } { { "../lab3_VHDL_files/BCD_Counter.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744327917625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744327917625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Programmable_Timer " "Elaborating entity \"Programmable_Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744327917701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider_1Hz ClockDivider_1Hz:Divider_inst " "Elaborating entity \"ClockDivider_1Hz\" for hierarchy \"ClockDivider_1Hz:Divider_inst\"" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "Divider_inst" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744327917731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Counter BCD_Counter:Sec1_Counter " "Elaborating entity \"BCD_Counter\" for hierarchy \"BCD_Counter:Sec1_Counter\"" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "Sec1_Counter" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744327917742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Counter_Limit5 BCD_Counter_Limit5:Sec10_Counter " "Elaborating entity \"BCD_Counter_Limit5\" for hierarchy \"BCD_Counter_Limit5:Sec10_Counter\"" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "Sec10_Counter" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744327917751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_SevenSeg BCD_to_SevenSeg:MinuteDisplay " "Elaborating entity \"BCD_to_SevenSeg\" for hierarchy \"BCD_to_SevenSeg:MinuteDisplay\"" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "MinuteDisplay" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/lab3- Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744327917762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744327918456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744327918893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744327918893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744327918965 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744327918965 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744327918965 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744327918965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744327918999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 11 11:31:58 2025 " "Processing ended: Fri Apr 11 11:31:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744327918999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744327918999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744327918999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744327918999 ""}
