Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: vga_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_test"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : vga_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX309.170526\AX309.170526\09_VERILOG\18_vga_test\ipcore_dir\pll1.v" into library work
Parsing module <pll1>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.170526\AX309.170526\09_VERILOG\18_vga_test\vga_test.v" into library work
Parsing module <vga_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_test>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX309.170526\AX309.170526\09_VERILOG\18_vga_test\vga_test.v" Line 82: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX309.170526\AX309.170526\09_VERILOG\18_vga_test\vga_test.v" Line 105: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <pll1>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=10,CLKFX_MULTIPLY=13,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.170526\AX309.170526\09_VERILOG\18_vga_test\ipcore_dir\pll1.v" Line 130: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_test>.
    Related source file is "E:\BaiduYunDownload\AX309.170526\AX309.170526\09_VERILOG\18_vga_test\vga_test.v".
        LinePeriod = 1344
        H_SyncPulse = 136
        H_BackPorch = 160
        H_ActivePix = 1024
        H_FrontPorch = 24
        Hde_start = 296
        Hde_end = 1320
        FramePeriod = 806
        V_SyncPulse = 6
        V_BackPorch = 29
        V_ActivePix = 768
        V_FrontPorch = 3
        Vde_start = 35
        Vde_end = 803
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.170526\AX309.170526\09_VERILOG\18_vga_test\vga_test.v" line 258: Output port <LOCKED> of the instance <pll1_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <vga_hs>.
    Found 1-bit register for signal <hsync_de>.
    Found 10-bit register for signal <y_cnt>.
    Found 1-bit register for signal <vga_vs>.
    Found 1-bit register for signal <vsync_de>.
    Found 16-bit register for signal <grid_data_1>.
    Found 16-bit register for signal <grid_data_2>.
    Found 16-bit register for signal <bar_data>.
    Found 5-bit register for signal <vga_r_reg>.
    Found 6-bit register for signal <vga_g_reg>.
    Found 5-bit register for signal <vga_b_reg>.
    Found 16-bit register for signal <key1_counter>.
    Found 4-bit register for signal <vga_dis_mode>.
    Found 11-bit register for signal <x_cnt>.
    Found 11-bit adder for signal <x_cnt[10]_GND_1_o_add_2_OUT> created at line 82.
    Found 10-bit adder for signal <y_cnt[9]_GND_1_o_add_14_OUT> created at line 105.
    Found 16-bit adder for signal <key1_counter[15]_GND_1_o_add_70_OUT> created at line 272.
    Found 4-bit adder for signal <vga_dis_mode[3]_GND_1_o_add_75_OUT> created at line 279.
    Found 16-bit comparator lessequal for signal <n0084> created at line 271
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  45 Multiplexer(s).
Unit <vga_test> synthesized.

Synthesizing Unit <pll1>.
    Related source file is "E:\BaiduYunDownload\AX309.170526\AX309.170526\09_VERILOG\18_vga_test\ipcore_dir\pll1.v".
    Summary:
	no macro.
Unit <pll1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 4
 10-bit register                                       : 1
 11-bit register                                       : 1
 16-bit register                                       : 4
 4-bit register                                        : 1
 5-bit register                                        : 2
 6-bit register                                        : 1
# Comparators                                          : 1
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 45
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 5
 5-bit 2-to-1 multiplexer                              : 25
 6-bit 2-to-1 multiplexer                              : 13
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <vga_test>.
The following registers are absorbed into counter <x_cnt>: 1 register on signal <x_cnt>.
The following registers are absorbed into counter <y_cnt>: 1 register on signal <y_cnt>.
The following registers are absorbed into counter <key1_counter>: 1 register on signal <key1_counter>.
The following registers are absorbed into counter <vga_dis_mode>: 1 register on signal <vga_dis_mode>.
Unit <vga_test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 68
 Flip-Flops                                            : 68
# Comparators                                          : 1
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 43
 16-bit 2-to-1 multiplexer                             : 5
 5-bit 2-to-1 multiplexer                              : 25
 6-bit 2-to-1 multiplexer                              : 13
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <grid_data_1_0> in Unit <vga_test> is equivalent to the following 15 FFs/Latches, which will be removed : <grid_data_1_1> <grid_data_1_2> <grid_data_1_3> <grid_data_1_4> <grid_data_1_5> <grid_data_1_6> <grid_data_1_7> <grid_data_1_8> <grid_data_1_9> <grid_data_1_10> <grid_data_1_11> <grid_data_1_12> <grid_data_1_13> <grid_data_1_14> <grid_data_1_15> 
INFO:Xst:2261 - The FF/Latch <grid_data_2_0> in Unit <vga_test> is equivalent to the following 15 FFs/Latches, which will be removed : <grid_data_2_1> <grid_data_2_2> <grid_data_2_3> <grid_data_2_4> <grid_data_2_5> <grid_data_2_6> <grid_data_2_7> <grid_data_2_8> <grid_data_2_9> <grid_data_2_10> <grid_data_2_11> <grid_data_2_12> <grid_data_2_13> <grid_data_2_14> <grid_data_2_15> 
INFO:Xst:2261 - The FF/Latch <bar_data_5> in Unit <vga_test> is equivalent to the following 4 FFs/Latches, which will be removed : <bar_data_6> <bar_data_7> <bar_data_8> <bar_data_9> 
INFO:Xst:2261 - The FF/Latch <bar_data_11> in Unit <vga_test> is equivalent to the following 4 FFs/Latches, which will be removed : <bar_data_12> <bar_data_13> <bar_data_14> <bar_data_15> 
INFO:Xst:2261 - The FF/Latch <bar_data_0> in Unit <vga_test> is equivalent to the following 4 FFs/Latches, which will be removed : <bar_data_1> <bar_data_2> <bar_data_3> <bar_data_4> 

Optimizing unit <vga_test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_test, actual ratio is 3.
FlipFlop x_cnt_6 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 69
 Flip-Flops                                            : 69

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 219
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 16
#      LUT2                        : 5
#      LUT3                        : 36
#      LUT4                        : 14
#      LUT5                        : 24
#      LUT6                        : 46
#      MUXCY                       : 34
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 69
#      FDR                         : 16
#      FDR_1                       : 22
#      FDRE                        : 29
#      FDS                         : 1
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 21
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 18
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              69  out of  11440     0%  
 Number of Slice LUTs:                  145  out of   5720     2%  
    Number used as Logic:               145  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    159
   Number with an unused Flip Flop:      90  out of    159    56%  
   Number with an unused LUT:            14  out of    159     8%  
   Number of fully used LUT-FF pairs:    55  out of    159    34%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    186    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fpga_gclk                          | DCM_SP:CLKFX           | 69    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.977ns (Maximum Frequency: 77.062MHz)
   Minimum input arrival time before clock: 4.552ns
   Maximum output required time after clock: 5.790ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_gclk'
  Clock period: 12.977ns (frequency: 77.062MHz)
  Total number of paths / destination ports: 3167 / 109
-------------------------------------------------------------------------
Delay:               4.991ns (Levels of Logic = 4)
  Source:            x_cnt_10 (FF)
  Destination:       bar_data_0 (FF)
  Source Clock:      fpga_gclk rising 1.3X
  Destination Clock: fpga_gclk falling 1.3X

  Data Path: x_cnt_10 to bar_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.525   1.018  x_cnt_10 (x_cnt_10)
     LUT3:I1->O            6   0.250   0.876  _n022921 (_n02292)
     LUT5:I4->O            1   0.254   0.682  GND_1_o_GND_1_o_equal_37_o<10>11 (GND_1_o_GND_1_o_equal_37_o<10>1)
     LUT6:I5->O            4   0.254   0.804  _n0285_inv2 (_n0285_inv2)
     LUT6:I5->O            1   0.254   0.000  bar_data_0_glue_set (bar_data_0_glue_set)
     FDR_1:D                   0.074          bar_data_0
    ----------------------------------------
    Total                      4.991ns (1.611ns logic, 3.380ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_gclk'
  Total number of paths / destination ports: 77 / 77
-------------------------------------------------------------------------
Offset:              4.552ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       vga_r_reg_0 (FF)
  Destination Clock: fpga_gclk falling 1.3X

  Data Path: rst_n to vga_r_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   0.840  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             41   0.255   1.670  rst_n_inv1_INV_0 (rst_n_inv)
     FDR_1:R                   0.459          vga_r_reg_0
    ----------------------------------------
    Total                      4.552ns (2.042ns logic, 2.510ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_gclk'
  Total number of paths / destination ports: 50 / 18
-------------------------------------------------------------------------
Offset:              5.790ns (Levels of Logic = 2)
  Source:            hsync_de (FF)
  Destination:       vga_r<4> (PAD)
  Source Clock:      fpga_gclk rising 1.3X

  Data Path: hsync_de to vga_r<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.525   1.437  hsync_de (hsync_de)
     LUT3:I0->O            1   0.235   0.681  Mmux_vga_r51 (vga_r_4_OBUF)
     OBUF:I->O                 2.912          vga_r_4_OBUF (vga_r<4>)
    ----------------------------------------
    Total                      5.790ns (3.672ns logic, 2.118ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fpga_gclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_gclk      |    5.999|         |    4.991|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.91 secs
 
--> 

Total memory usage is 260612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    6 (   0 filtered)

