

================================================================
== Vivado HLS Report for 'clone_stream_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_3072_s'
================================================================
* Date:           Fri Jun 27 00:22:03 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026| 5.130 us | 5.130 us |  1026|  1026|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CloneLoop  |     1024|     1024|         2|          1|          1|  1024|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     42|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        -|      -|      19|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      19|    186|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_113_p2                       |     +    |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op23          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op27          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op28          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_107_p2               |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  42|          31|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_96               |   9|          2|   11|         22|
    |real_start               |   9|          2|    1|          2|
    |res1_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res1_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res2_V_data_2_V_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 144|         31|   24|         51|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_96               |  11|   0|   11|          0|
    |icmp_ln22_reg_137        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> | return value |
|start_out                | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> | return value |
|start_write              | out |    1| ap_ctrl_hs | clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|res1_V_data_0_V_din      | out |   16|   ap_fifo  |                            res1_V_data_0_V                           |    pointer   |
|res1_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_0_V                           |    pointer   |
|res1_V_data_0_V_write    | out |    1|   ap_fifo  |                            res1_V_data_0_V                           |    pointer   |
|res1_V_data_1_V_din      | out |   16|   ap_fifo  |                            res1_V_data_1_V                           |    pointer   |
|res1_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_1_V                           |    pointer   |
|res1_V_data_1_V_write    | out |    1|   ap_fifo  |                            res1_V_data_1_V                           |    pointer   |
|res1_V_data_2_V_din      | out |   16|   ap_fifo  |                            res1_V_data_2_V                           |    pointer   |
|res1_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                            res1_V_data_2_V                           |    pointer   |
|res1_V_data_2_V_write    | out |    1|   ap_fifo  |                            res1_V_data_2_V                           |    pointer   |
|res2_V_data_0_V_din      | out |   16|   ap_fifo  |                            res2_V_data_0_V                           |    pointer   |
|res2_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_0_V                           |    pointer   |
|res2_V_data_0_V_write    | out |    1|   ap_fifo  |                            res2_V_data_0_V                           |    pointer   |
|res2_V_data_1_V_din      | out |   16|   ap_fifo  |                            res2_V_data_1_V                           |    pointer   |
|res2_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_1_V                           |    pointer   |
|res2_V_data_1_V_write    | out |    1|   ap_fifo  |                            res2_V_data_1_V                           |    pointer   |
|res2_V_data_2_V_din      | out |   16|   ap_fifo  |                            res2_V_data_2_V                           |    pointer   |
|res2_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                            res2_V_data_2_V                           |    pointer   |
|res2_V_data_2_V_write    | out |    1|   ap_fifo  |                            res2_V_data_2_V                           |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res2_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res2_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res2_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res1_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res1_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res1_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %CloneLoop ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.88ns)   --->   "%icmp_ln22 = icmp eq i11 %i_0, -1024" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 16 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %2, label %CloneLoop" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str104) nounwind" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str104)" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_stream.h:23]   --->   Operation 22 'specpipeline' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.18ns)   --->   "%empty_235 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V)" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 23 'read' 'empty_235' <Predicate = (!icmp_ln22)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16 } %empty_235, 0" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 24 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16 } %empty_235, 1" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 25 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16 } %empty_235, 2" [firmware/nnet_utils/nnet_stream.h:25]   --->   Operation 26 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %res1_V_data_0_V, i16* %res1_V_data_1_V, i16* %res1_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/nnet_utils/nnet_stream.h:38]   --->   Operation 27 'write' <Predicate = (!icmp_ln22)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 28 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %res2_V_data_0_V, i16* %res2_V_data_1_V, i16* %res2_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/nnet_utils/nnet_stream.h:39]   --->   Operation 28 'write' <Predicate = (!icmp_ln22)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_236 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str104, i32 %tmp)" [firmware/nnet_utils/nnet_stream.h:40]   --->   Operation 29 'specregionend' 'empty_236' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_stream.h:22]   --->   Operation 30 'br' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_stream.h:41]   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res1_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res2_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln22           (br               ) [ 01110]
i_0               (phi              ) [ 00100]
icmp_ln22         (icmp             ) [ 00110]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01110]
br_ln22           (br               ) [ 00000]
specloopname_ln22 (specloopname     ) [ 00000]
tmp               (specregionbegin  ) [ 00000]
specpipeline_ln23 (specpipeline     ) [ 00000]
empty_235         (read             ) [ 00000]
tmp_data_0_V      (extractvalue     ) [ 00000]
tmp_data_1_V      (extractvalue     ) [ 00000]
tmp_data_2_V      (extractvalue     ) [ 00000]
write_ln38        (write            ) [ 00000]
write_ln39        (write            ) [ 00000]
empty_236         (specregionend    ) [ 00000]
br_ln22           (br               ) [ 01110]
ret_ln41          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res1_V_data_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res1_V_data_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res1_V_data_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res1_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res2_V_data_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res2_V_data_1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res2_V_data_2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res2_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="empty_235_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="48" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="16" slack="0"/>
<pin id="64" dir="0" index="3" bw="16" slack="0"/>
<pin id="65" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_235/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln38_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="16" slack="0"/>
<pin id="74" dir="0" index="3" bw="16" slack="0"/>
<pin id="75" dir="0" index="4" bw="16" slack="0"/>
<pin id="76" dir="0" index="5" bw="16" slack="0"/>
<pin id="77" dir="0" index="6" bw="16" slack="0"/>
<pin id="78" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln39_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="0" index="2" bw="16" slack="0"/>
<pin id="87" dir="0" index="3" bw="16" slack="0"/>
<pin id="88" dir="0" index="4" bw="16" slack="0"/>
<pin id="89" dir="0" index="5" bw="16" slack="0"/>
<pin id="90" dir="0" index="6" bw="16" slack="0"/>
<pin id="91" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="i_0_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="1"/>
<pin id="98" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_0_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln22_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="0"/>
<pin id="109" dir="0" index="1" bw="11" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_data_0_V_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="48" slack="0"/>
<pin id="121" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_data_1_V_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="48" slack="0"/>
<pin id="127" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_data_2_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="48" slack="0"/>
<pin id="133" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="icmp_ln22_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="54" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="79"><net_src comp="56" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="92"><net_src comp="56" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="100" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="100" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="60" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="70" pin=4"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="83" pin=4"/></net>

<net id="128"><net_src comp="60" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="70" pin=5"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="83" pin=5"/></net>

<net id="134"><net_src comp="60" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="70" pin=6"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="83" pin=6"/></net>

<net id="140"><net_src comp="107" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="113" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res1_V_data_0_V | {3 }
	Port: res1_V_data_1_V | {3 }
	Port: res1_V_data_2_V | {3 }
	Port: res2_V_data_0_V | {3 }
	Port: res2_V_data_1_V | {3 }
	Port: res2_V_data_2_V | {3 }
 - Input state : 
	Port: clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> : data_V_data_0_V | {3 }
	Port: clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> : data_V_data_1_V | {3 }
	Port: clone_stream<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,3072> : data_V_data_2_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln22 : 1
		i : 1
		br_ln22 : 2
	State 3
		write_ln38 : 1
		write_ln39 : 1
		empty_236 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln22_fu_107    |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |        i_fu_113        |    0    |    13   |
|----------|------------------------|---------|---------|
|   read   |  empty_235_read_fu_60  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln38_write_fu_70 |    0    |    0    |
|          | write_ln39_write_fu_83 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   tmp_data_0_V_fu_119  |    0    |    0    |
|extractvalue|   tmp_data_1_V_fu_125  |    0    |    0    |
|          |   tmp_data_2_V_fu_131  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    26   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    i_0_reg_96   |   11   |
|    i_reg_141    |   11   |
|icmp_ln22_reg_137|    1   |
+-----------------+--------+
|      Total      |   23   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   23   |    -   |
+-----------+--------+--------+
|   Total   |   23   |   26   |
+-----------+--------+--------+
