/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_3z & in_data[71]);
  assign celloutsig_0_8z = ~((celloutsig_0_0z[3] | celloutsig_0_1z[0]) & celloutsig_0_7z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ in_data[178]);
  assign celloutsig_1_18z = in_data[128:117] / { 1'h1, in_data[142], celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_1_1z = in_data[175:171] === celloutsig_1_0z[5:1];
  assign celloutsig_0_12z = celloutsig_0_6z[3:1] === { celloutsig_0_2z[1:0], celloutsig_0_8z };
  assign celloutsig_1_6z = { celloutsig_1_3z[10:9], celloutsig_1_2z, celloutsig_1_1z } && in_data[165:162];
  assign celloutsig_0_3z = { in_data[40:36], celloutsig_0_1z } || { celloutsig_0_0z[4:2], celloutsig_0_2z };
  assign celloutsig_0_5z = - celloutsig_0_0z;
  assign celloutsig_0_31z = - { celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_1z = celloutsig_0_0z[4:2] | in_data[59:57];
  assign celloutsig_1_0z = in_data[177:163] >> in_data[111:97];
  assign celloutsig_1_8z = { in_data[118:112], celloutsig_1_6z } >> { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[159:145], celloutsig_1_4z, celloutsig_1_1z } << { in_data[165], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_11z = in_data[142:131] << celloutsig_1_3z[12:1];
  assign celloutsig_0_30z = { celloutsig_0_1z[1], celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_1z } << { in_data[23:20], celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_1_13z = celloutsig_1_3z[12:4] <<< celloutsig_1_0z[10:2];
  assign celloutsig_0_2z = celloutsig_0_0z <<< { celloutsig_0_0z[3:2], celloutsig_0_1z };
  assign celloutsig_0_6z = in_data[74:68] >>> { celloutsig_0_2z[4], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_15z = in_data[30:26] >>> in_data[80:76];
  assign celloutsig_1_15z = celloutsig_1_8z[3:0] ~^ { celloutsig_1_13z[6:4], celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_15z[1:0], celloutsig_1_4z } ~^ { celloutsig_1_11z[10:9], celloutsig_1_2z };
  assign celloutsig_0_23z = celloutsig_0_15z ~^ celloutsig_0_6z[5:1];
  assign celloutsig_1_4z = ~((celloutsig_1_0z[4] & celloutsig_1_2z) | in_data[117]);
  assign celloutsig_1_7z = ~((celloutsig_1_3z[5] & celloutsig_1_5z[4]) | celloutsig_1_0z[4]);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_0z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[52:48];
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 15'h0000;
    else if (clkin_data[32]) celloutsig_1_3z = { in_data[180:167], celloutsig_1_1z };
  assign { out_data[139:128], out_data[98:96], out_data[41:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
