(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (=> (bvugt (bvadd #x0fad1c66  #x564c19f0 ) (bvurem #x9c4ad7bb  #x27e9ce30 )) (bvslt (bvshl #x1e8ce949  #x9b231e6a ) (bvand #xe4859596  bv_4))))
(assert (bvuge (bvnand (bvshl bv_4 #xc655d916 ) (bvudiv #x615b0208  #x302a6a62 )) (bvnand (bvand #xecc8fe24  bv_1) (bvnor #x2e8b15f9  #x9e43d8f9 ))))
(assert (bvsge (bvnor (bvadd #xd933a4ed  #x239edf5d ) (bvsub bv_2 #xf82450b2 )) (bvand (bvashr #xc55c8a9d  bv_2) (bvnor #x9a2adafb  bv_0))))
(assert (or (bvslt (bvnand bv_2 bv_0) (bvashr bv_0 bv_1)) (bvule (bvadd bv_1 bv_4) (bvsdiv bv_2 #x3a97ddf2 ))))
(assert (and (bvule (bvor bv_1 bv_4) (bvshl bv_3 #xae4fb9a5 )) (bvsge (bvurem #x4bf24bd8  #x0b5ad228 ) (bvsmod #x77315147  #x7c7b4ada ))))
(check-sat)
(exit)
