Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Fri Apr 29 12:40:42 2016
| Host             : XHDVENKATE30 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file fir_power_routed.rpt -pb fir_power_summary_routed.pb -rpx fir_power_routed.rpx
| Design           : fir
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.159  |
| Dynamic (W)              | 0.003  |
| Device Static (W)        | 0.156  |
| Effective TJA (C/W)      | 1.8    |
| Max Ambient (C)          | 84.7   |
| Junction Temperature (C) | 25.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.000 |        3 |       --- |             --- |
| Slice Logic              |    <0.001 |      519 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      198 |    203800 |            0.10 |
|   CARRY4                 |    <0.001 |        8 |     50950 |            0.02 |
|   Register               |    <0.001 |      246 |    407600 |            0.06 |
|   LUT as Distributed RAM |    <0.001 |       32 |     64000 |            0.05 |
|   F7/F8 Muxes            |    <0.001 |        1 |    203800 |           <0.01 |
|   Others                 |     0.000 |        8 |       --- |             --- |
| Signals                  |    <0.001 |      434 |       --- |             --- |
| DSPs                     |     0.002 |        2 |       840 |            0.24 |
| Static Power             |     0.156 |          |           |                 |
| Total                    |     0.159 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.071 |       0.003 |      0.068 |
| Vccaux    |       1.800 |     0.028 |       0.000 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| fir                      |     0.003 |
|   fir_fir_io_s_axi_U     |    <0.001 |
|   shift_reg_U            |    <0.001 |
|     fir_shift_reg_ram_U  |    <0.001 |
|       ram_reg_0_15_0_0   |    <0.001 |
|       ram_reg_0_15_10_10 |    <0.001 |
|       ram_reg_0_15_11_11 |    <0.001 |
|       ram_reg_0_15_12_12 |    <0.001 |
|       ram_reg_0_15_13_13 |    <0.001 |
|       ram_reg_0_15_14_14 |    <0.001 |
|       ram_reg_0_15_15_15 |    <0.001 |
|       ram_reg_0_15_16_16 |    <0.001 |
|       ram_reg_0_15_17_17 |    <0.001 |
|       ram_reg_0_15_18_18 |    <0.001 |
|       ram_reg_0_15_19_19 |    <0.001 |
|       ram_reg_0_15_1_1   |    <0.001 |
|       ram_reg_0_15_20_20 |    <0.001 |
|       ram_reg_0_15_21_21 |    <0.001 |
|       ram_reg_0_15_22_22 |    <0.001 |
|       ram_reg_0_15_23_23 |    <0.001 |
|       ram_reg_0_15_24_24 |    <0.001 |
|       ram_reg_0_15_25_25 |    <0.001 |
|       ram_reg_0_15_26_26 |    <0.001 |
|       ram_reg_0_15_27_27 |    <0.001 |
|       ram_reg_0_15_28_28 |    <0.001 |
|       ram_reg_0_15_29_29 |    <0.001 |
|       ram_reg_0_15_2_2   |    <0.001 |
|       ram_reg_0_15_30_30 |    <0.001 |
|       ram_reg_0_15_31_31 |    <0.001 |
|       ram_reg_0_15_3_3   |    <0.001 |
|       ram_reg_0_15_4_4   |    <0.001 |
|       ram_reg_0_15_5_5   |    <0.001 |
|       ram_reg_0_15_6_6   |    <0.001 |
|       ram_reg_0_15_7_7   |    <0.001 |
|       ram_reg_0_15_8_8   |    <0.001 |
|       ram_reg_0_15_9_9   |    <0.001 |
+--------------------------+-----------+


