// Seed: 2838539532
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  if (1) wire id_8;
  logic id_9 = id_7 == -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd22
) (
    output tri1 id_0,
    input tri _id_1,
    input supply1 id_2,
    input tri1 id_3
);
  wire [id_1 : 1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
