{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540563848969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540563848974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 11:24:08 2018 " "Processing started: Fri Oct 26 11:24:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540563848974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563848974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CONTROL16 -c CONTROL16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CONTROL16 -c CONTROL16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563848974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540563849395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540563849395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL16-CONTROL16_BH " "Found design unit 1: CONTROL16-CONTROL16_BH" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540563861644 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL16 " "Found entity 1: CONTROL16" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540563861644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROL16 " "Elaborating entity \"CONTROL16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540563861670 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regDst CONTROL16.vhd(24) " "VHDL Process Statement warning at CONTROL16.vhd(24): inferring latch(es) for signal or variable \"regDst\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540563861671 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulaFont CONTROL16.vhd(24) " "VHDL Process Statement warning at CONTROL16.vhd(24): inferring latch(es) for signal or variable \"ulaFont\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540563861671 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memParaReg CONTROL16.vhd(24) " "VHDL Process Statement warning at CONTROL16.vhd(24): inferring latch(es) for signal or variable \"memParaReg\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540563861671 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escReg CONTROL16.vhd(24) " "VHDL Process Statement warning at CONTROL16.vhd(24): inferring latch(es) for signal or variable \"escReg\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540563861672 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lerMem CONTROL16.vhd(24) " "VHDL Process Statement warning at CONTROL16.vhd(24): inferring latch(es) for signal or variable \"lerMem\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540563861672 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escMem CONTROL16.vhd(24) " "VHDL Process Statement warning at CONTROL16.vhd(24): inferring latch(es) for signal or variable \"escMem\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540563861672 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "desvio CONTROL16.vhd(24) " "VHDL Process Statement warning at CONTROL16.vhd(24): inferring latch(es) for signal or variable \"desvio\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540563861672 "|CONTROL16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulaOP CONTROL16.vhd(24) " "VHDL Process Statement warning at CONTROL16.vhd(24): inferring latch(es) for signal or variable \"ulaOP\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540563861672 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[0\] CONTROL16.vhd(24) " "Inferred latch for \"ulaOP\[0\]\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861673 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[1\] CONTROL16.vhd(24) " "Inferred latch for \"ulaOP\[1\]\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861673 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[2\] CONTROL16.vhd(24) " "Inferred latch for \"ulaOP\[2\]\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861673 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[3\] CONTROL16.vhd(24) " "Inferred latch for \"ulaOP\[3\]\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861673 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[4\] CONTROL16.vhd(24) " "Inferred latch for \"ulaOP\[4\]\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861673 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[5\] CONTROL16.vhd(24) " "Inferred latch for \"ulaOP\[5\]\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861673 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[6\] CONTROL16.vhd(24) " "Inferred latch for \"ulaOP\[6\]\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861673 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP\[7\] CONTROL16.vhd(24) " "Inferred latch for \"ulaOP\[7\]\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861673 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desvio CONTROL16.vhd(24) " "Inferred latch for \"desvio\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861673 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escMem CONTROL16.vhd(24) " "Inferred latch for \"escMem\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861673 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMem CONTROL16.vhd(24) " "Inferred latch for \"lerMem\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861674 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escReg CONTROL16.vhd(24) " "Inferred latch for \"escReg\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861674 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memParaReg CONTROL16.vhd(24) " "Inferred latch for \"memParaReg\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861674 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaFont CONTROL16.vhd(24) " "Inferred latch for \"ulaFont\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861674 "|CONTROL16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst CONTROL16.vhd(24) " "Inferred latch for \"regDst\" at CONTROL16.vhd(24)" {  } { { "CONTROL16.vhd" "" { Text "C:/Users/Pichau/Documents/CONTROL/CONTROL16.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563861674 "|CONTROL16"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540563862344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540563862634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540563862634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540563862804 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540563862804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540563862804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540563862804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540563862887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 11:24:22 2018 " "Processing ended: Fri Oct 26 11:24:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540563862887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540563862887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540563862887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540563862887 ""}
