int\r\nF_1 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_4 , struct V_3 * V_5 )\r\n{\r\nstruct V_6 * V_7 = ( void * ) V_4 -> V_8 . V_9 ;\r\nstruct V_10 * V_11 = V_5 -> V_12 -> V_2 ;\r\nstruct V_13 * V_14 = V_5 -> V_2 ;\r\nT_1 V_15 ;\r\nint V_16 ;\r\nif ( ! F_2 ( & V_7 -> V_17 ) )\r\nreturn - V_18 ;\r\nF_3 ( & V_11 -> V_19 ) ;\r\nV_15 = V_11 -> V_20 ;\r\nV_11 -> V_20 += 2 ;\r\nF_4 ( & V_11 -> V_19 ) ;\r\nV_16 = F_5 ( V_4 , 5 ) ;\r\nif ( ! V_16 ) {\r\nF_6 ( V_4 , 0 , V_21 , 4 ) ;\r\nF_7 ( V_4 , V_14 -> V_22 . V_23 ) ;\r\nF_7 ( V_4 , 0 ) ;\r\nF_7 ( V_4 , V_15 + 0 ) ;\r\nF_7 ( V_4 , V_15 + 1 ) ;\r\nF_8 ( V_4 ) ;\r\n}\r\nif ( ! V_16 && ! ( V_16 = F_5 ( V_5 , 5 ) ) ) {\r\nF_6 ( V_5 , 0 , V_21 , 4 ) ;\r\nF_7 ( V_5 , V_14 -> V_22 . V_23 ) ;\r\nF_7 ( V_5 , 0 ) ;\r\nF_7 ( V_5 , V_15 + 1 ) ;\r\nF_7 ( V_5 , V_15 + 2 ) ;\r\nF_8 ( V_5 ) ;\r\n}\r\nF_9 ( & V_7 -> V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_10 ( struct V_3 * V_5 )\r\n{\r\nstruct V_10 * V_11 = V_5 -> V_12 -> V_2 ;\r\nstruct V_13 * V_14 ;\r\nstruct V_24 * V_25 = & V_11 -> V_26 -> V_26 . V_25 ;\r\nT_1 V_27 = V_25 -> V_27 * V_28 ;\r\nT_1 V_29 = V_27 + V_25 -> V_30 - 1 ;\r\nint V_16 = 0 ;\r\nV_14 = V_5 -> V_2 = F_11 ( sizeof( * V_14 ) , V_31 ) ;\r\nif ( ! V_14 )\r\nreturn - V_32 ;\r\nF_12 ( V_5 , & V_14 -> V_33 ) ;\r\nV_14 -> V_33 . V_34 = V_35 ;\r\nV_14 -> V_33 . V_36 = V_37 ;\r\nV_14 -> V_33 . V_38 = F_1 ;\r\nV_16 = F_13 (&chan->user, NvSema, NV_DMA_FROM_MEMORY,\r\n&(struct nv_dma_v0) {\r\n.target = NV_DMA_V0_TARGET_VRAM,\r\n.access = NV_DMA_V0_ACCESS_RDWR,\r\n.start = start,\r\n.limit = limit,\r\n}, sizeof(struct nv_dma_v0),\r\n&fctx->sema) ;\r\nif ( V_16 )\r\nF_14 ( V_5 ) ;\r\nreturn V_16 ;\r\n}\r\nvoid\r\nF_15 ( struct V_39 * V_12 )\r\n{\r\nstruct V_10 * V_11 = V_12 -> V_2 ;\r\nF_16 ( V_11 -> V_26 , 0 , V_11 -> V_20 ) ;\r\n}\r\nint\r\nF_17 ( struct V_39 * V_12 )\r\n{\r\nstruct V_10 * V_11 ;\r\nint V_16 = 0 ;\r\nV_11 = V_12 -> V_2 = F_11 ( sizeof( * V_11 ) , V_31 ) ;\r\nif ( ! V_11 )\r\nreturn - V_32 ;\r\nV_11 -> V_33 . V_40 = V_41 ;\r\nV_11 -> V_33 . V_42 = F_15 ;\r\nV_11 -> V_33 . V_43 = F_10 ;\r\nV_11 -> V_33 . V_44 = F_14 ;\r\nV_11 -> V_33 . V_45 = 31 ;\r\nV_11 -> V_33 . V_46 = F_18 ( V_11 -> V_33 . V_45 ) ;\r\nF_19 ( & V_11 -> V_19 ) ;\r\nV_16 = F_20 ( V_12 -> V_47 , 4096 , 0x1000 , V_48 ,\r\n0 , 0x0000 , NULL , NULL , & V_11 -> V_26 ) ;\r\nif ( ! V_16 ) {\r\nV_16 = F_21 ( V_11 -> V_26 , V_48 , false ) ;\r\nif ( ! V_16 ) {\r\nV_16 = F_22 ( V_11 -> V_26 ) ;\r\nif ( V_16 )\r\nF_23 ( V_11 -> V_26 ) ;\r\n}\r\nif ( V_16 )\r\nF_24 ( NULL , & V_11 -> V_26 ) ;\r\n}\r\nif ( V_16 ) {\r\nV_41 ( V_12 ) ;\r\nreturn V_16 ;\r\n}\r\nF_16 ( V_11 -> V_26 , 0x000 , 0x00000000 ) ;\r\nreturn V_16 ;\r\n}
