<profile>

<section name = "Vitis HLS Report for 'simd_array'" level="0">
<item name = "Date">Tue Sep 27 10:29:14 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">simdArray_simple</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 2.190 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop1_loop2">?, ?, 33, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1311, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 5, 1852, 1986, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 266, -</column>
<column name="Register">-, -, 2118, 192, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 322, 552, 0</column>
<column name="fadd_32ns_32ns_32_10_full_dsp_1_U1">fadd_32ns_32ns_32_10_full_dsp_1, 0, 2, 355, 189, 0</column>
<column name="fdiv_32ns_32ns_32_16_no_dsp_1_U3">fdiv_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_5_max_dsp_1_U2">fmul_32ns_32ns_32_5_max_dsp_1, 0, 3, 151, 85, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 2, 0, 512, 580, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 2, 0, 512, 580, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln20_fu_342_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln23_1_fu_398_p2">+, 0, 0, 40, 33, 1</column>
<column name="add_ln23_2_fu_474_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln23_3_fu_479_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln23_4_fu_484_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln23_5_fu_424_p2">+, 0, 0, 35, 28, 1</column>
<column name="add_ln23_fu_376_p2">+, 0, 0, 35, 28, 1</column>
<column name="add_ln25_fu_442_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln28_1_fu_709_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln28_2_fu_734_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln28_fu_684_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln29_1_fu_619_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln29_2_fu_644_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln29_fu_594_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_1_fu_529_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_2_fu_554_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_fu_504_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln31_1_fu_799_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln31_2_fu_824_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln31_fu_774_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_condition_196">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln23_fu_393_p2">icmp, 0, 0, 20, 33, 33</column>
<column name="icmp_ln25_fu_410_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage0_iter10">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state30_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state35_pp0_stage0_iter32">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">or, 0, 0, 2, 1, 1</column>
<column name="select_ln23_1_fu_430_p3">select, 0, 0, 28, 1, 28</column>
<column name="select_ln23_fu_416_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter32">9, 2, 1, 2</column>
<column name="gmem0_ARADDR">26, 5, 64, 320</column>
<column name="gmem0_AWADDR">26, 5, 64, 320</column>
<column name="gmem0_WDATA">26, 5, 32, 160</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem0_blk_n_B">9, 2, 1, 2</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem0_blk_n_W">9, 2, 1, 2</column>
<column name="gmem1_ARADDR">26, 5, 64, 320</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_326_p0">14, 3, 32, 96</column>
<column name="grp_fu_326_p1">14, 3, 32, 96</column>
<column name="i_fu_128">9, 2, 28, 56</column>
<column name="indvar_flatten_fu_132">9, 2, 33, 66</column>
<column name="k_fu_124">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln23_2_reg_965">64, 0, 64, 0</column>
<column name="add_ln23_3_reg_973">64, 0, 64, 0</column>
<column name="add_ln23_4_reg_981">64, 0, 64, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="din_a_read_reg_934">64, 0, 64, 0</column>
<column name="din_b_read_reg_929">64, 0, 64, 0</column>
<column name="div_reg_1146">32, 0, 32, 0</column>
<column name="gmem0_addr_1_reg_1055">64, 0, 64, 0</column>
<column name="gmem0_addr_2_read_reg_1081">32, 0, 32, 0</column>
<column name="gmem0_addr_2_reg_1025">64, 0, 64, 0</column>
<column name="gmem0_addr_3_reg_1037">64, 0, 64, 0</column>
<column name="gmem0_addr_4_read_reg_1071">32, 0, 32, 0</column>
<column name="gmem0_addr_4_reg_1007">64, 0, 64, 0</column>
<column name="gmem0_addr_5_reg_1019">64, 0, 64, 0</column>
<column name="gmem0_addr_6_read_reg_1061">32, 0, 32, 0</column>
<column name="gmem0_addr_6_reg_989">64, 0, 64, 0</column>
<column name="gmem0_addr_7_reg_1001">64, 0, 64, 0</column>
<column name="gmem0_addr_read_reg_1091">32, 0, 32, 0</column>
<column name="gmem0_addr_reg_1043">64, 0, 64, 0</column>
<column name="gmem1_addr_1_read_reg_1086">32, 0, 32, 0</column>
<column name="gmem1_addr_1_reg_1031">64, 0, 64, 0</column>
<column name="gmem1_addr_2_read_reg_1076">32, 0, 32, 0</column>
<column name="gmem1_addr_2_reg_1013">64, 0, 64, 0</column>
<column name="gmem1_addr_3_read_reg_1066">32, 0, 32, 0</column>
<column name="gmem1_addr_3_reg_995">64, 0, 64, 0</column>
<column name="gmem1_addr_read_reg_1096">32, 0, 32, 0</column>
<column name="gmem1_addr_reg_1049">64, 0, 64, 0</column>
<column name="i_fu_128">28, 0, 28, 0</column>
<column name="indvar_flatten_fu_132">33, 0, 33, 0</column>
<column name="k_fu_124">6, 0, 6, 0</column>
<column name="mul_reg_1141">32, 0, 32, 0</column>
<column name="opcode_read_reg_920">32, 0, 32, 0</column>
<column name="out_read_reg_924">64, 0, 64, 0</column>
<column name="reg_338">32, 0, 32, 0</column>
<column name="select_ln23_reg_952">6, 0, 6, 0</column>
<column name="select_ln23_reg_952_pp0_iter1_reg">6, 0, 6, 0</column>
<column name="tmp_reg_944">28, 0, 33, 5</column>
<column name="trunc_ln23_reg_960">27, 0, 27, 0</column>
<column name="trunc_ln_reg_939">27, 0, 27, 0</column>
<column name="gmem0_addr_1_reg_1055">64, 32, 64, 0</column>
<column name="gmem0_addr_3_reg_1037">64, 32, 64, 0</column>
<column name="gmem0_addr_5_reg_1019">64, 32, 64, 0</column>
<column name="gmem0_addr_7_reg_1001">64, 32, 64, 0</column>
<column name="mul_reg_1141">64, 32, 32, 0</column>
<column name="reg_338">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, simd_array, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, simd_array, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, simd_array, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
</table>
</item>
</section>
</profile>
