Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 11:45:10 2025
| Host         : DESKTOP-I99LGQ1 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/matrix_cyclic_block_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                                     Instance                                    |                                             Module                                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                                                    |                                                                                         (top) |        469 |        210 |     256 |    3 | 274 |      0 |      0 |         12 |
|   bd_0_i                                                                        |                                                                                          bd_0 |        469 |        210 |     256 |    3 | 274 |      0 |      0 |         12 |
|     hls_inst                                                                    |                                                                               bd_0_hls_inst_0 |        469 |        210 |     256 |    3 | 274 |      0 |      0 |         12 |
|       (hls_inst)                                                                |                                                                               bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                                                                      |                                                           bd_0_hls_inst_0_matrix_cyclic_block |        469 |        210 |     256 |    3 | 274 |      0 |      0 |         12 |
|         (inst)                                                                  |                                                           bd_0_hls_inst_0_matrix_cyclic_block |          0 |          0 |       0 |    0 |  39 |      0 |      0 |          0 |
|         A_1_U                                                                   |                                           bd_0_hls_inst_0_matrix_cyclic_block_A_RAM_AUTO_1R1W |         32 |          0 |      32 |    0 |   0 |      0 |      0 |          0 |
|         A_2_U                                                                   |                                         bd_0_hls_inst_0_matrix_cyclic_block_A_RAM_AUTO_1R1W_0 |         32 |          0 |      32 |    0 |   0 |      0 |      0 |          0 |
|         A_3_U                                                                   |                                         bd_0_hls_inst_0_matrix_cyclic_block_A_RAM_AUTO_1R1W_1 |         32 |          0 |      32 |    0 |   0 |      0 |      0 |          0 |
|         A_U                                                                     |                                         bd_0_hls_inst_0_matrix_cyclic_block_A_RAM_AUTO_1R1W_2 |         32 |          0 |      32 |    0 |   0 |      0 |      0 |          0 |
|         B_1_U                                                                   |                                         bd_0_hls_inst_0_matrix_cyclic_block_A_RAM_AUTO_1R1W_3 |         32 |          0 |      32 |    0 |   0 |      0 |      0 |          0 |
|         B_2_U                                                                   |                                         bd_0_hls_inst_0_matrix_cyclic_block_A_RAM_AUTO_1R1W_4 |         32 |          0 |      32 |    0 |   0 |      0 |      0 |          0 |
|         B_3_U                                                                   |                                         bd_0_hls_inst_0_matrix_cyclic_block_A_RAM_AUTO_1R1W_5 |         32 |          0 |      32 |    0 |   0 |      0 |      0 |          0 |
|         B_U                                                                     |                                         bd_0_hls_inst_0_matrix_cyclic_block_A_RAM_AUTO_1R1W_6 |         32 |          0 |      32 |    0 |   0 |      0 |      0 |          0 |
|         grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126     |  bd_0_hls_inst_0_matrix_cyclic_block_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2 |        189 |        186 |       0 |    3 | 222 |      0 |      0 |         12 |
|           (grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126) |  bd_0_hls_inst_0_matrix_cyclic_block_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2 |        114 |        111 |       0 |    3 | 152 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                              |                  bd_0_hls_inst_0_matrix_cyclic_block_flow_control_loop_pipe_sequential_init_7 |         13 |         13 |       0 |    0 |   2 |      0 |      0 |          0 |
|           mul_32s_32s_32_2_1_U17                                                |                                        bd_0_hls_inst_0_matrix_cyclic_block_mul_32s_32s_32_2_1 |         15 |         15 |       0 |    0 |  17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U18                                                |                                      bd_0_hls_inst_0_matrix_cyclic_block_mul_32s_32s_32_2_1_8 |         18 |         18 |       0 |    0 |  17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U19                                                |                                      bd_0_hls_inst_0_matrix_cyclic_block_mul_32s_32s_32_2_1_9 |         15 |         15 |       0 |    0 |  17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U20                                                |                                     bd_0_hls_inst_0_matrix_cyclic_block_mul_32s_32s_32_2_1_10 |         15 |         15 |       0 |    0 |  17 |      0 |      0 |          3 |
|         grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90     | bd_0_hls_inst_0_matrix_cyclic_block_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1 |         24 |         24 |       0 |    0 |  13 |      0 |      0 |          0 |
|           (grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90) | bd_0_hls_inst_0_matrix_cyclic_block_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1 |         11 |         11 |       0 |    0 |  11 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                              |                    bd_0_hls_inst_0_matrix_cyclic_block_flow_control_loop_pipe_sequential_init |         13 |         13 |       0 |    0 |   2 |      0 |      0 |          0 |
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


