<stg><name>fiat_25519_carry_square</name>


<trans_list>

<trans id="447" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1

]]></Node>
<StgValue><ssdm name="arg1_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1

]]></Node>
<StgValue><ssdm name="out1_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %add8118_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add8118_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %arg1_r = alloca i64 1

]]></Node>
<StgValue><ssdm name="arg1_r"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="27" op_0_bw="64">
<![CDATA[
entry:12 %out1_w = alloca i64 1

]]></Node>
<StgValue><ssdm name="out1_w"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
entry:13 %arr = alloca i64 1

]]></Node>
<StgValue><ssdm name="arr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:365 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="62">
<![CDATA[
entry:16 %sext_ln17 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:17 %mem_addr = getelementptr i32 %mem, i64 %sext_ln17

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="57" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:14 %call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:19 %call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="59" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:14 %call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:19 %call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="61" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="arg1_r_addr"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:21 %arg1_r_load = load i4 %arg1_r_addr

]]></Node>
<StgValue><ssdm name="arg1_r_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="63" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:21 %arg1_r_load = load i4 %arg1_r_addr

]]></Node>
<StgValue><ssdm name="arg1_r_load"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %mul16 = mul i32 %arg1_r_load, i32 38

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="65" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i32 %arg1_r, i64 %arr, i32 %mul16, i32 %mul16

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="66" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i32 %arg1_r, i64 %arr, i32 %mul16, i32 %mul16

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="67" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %arg1_r_addr_2 = getelementptr i32 %arg1_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="arg1_r_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:26 %arg1_r_load_1 = load i4 %arg1_r_addr_2

]]></Node>
<StgValue><ssdm name="arg1_r_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="69" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:26 %arg1_r_load_1 = load i4 %arg1_r_addr_2

]]></Node>
<StgValue><ssdm name="arg1_r_load_1"/></StgValue>
</operation>

<operation id="70" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %arg1_r_addr_3 = getelementptr i32 %arg1_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="arg1_r_addr_3"/></StgValue>
</operation>

<operation id="71" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:30 %arg1_r_load_2 = load i4 %arg1_r_addr_3

]]></Node>
<StgValue><ssdm name="arg1_r_load_2"/></StgValue>
</operation>

<operation id="72" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %arg1_r_addr_4 = getelementptr i32 %arg1_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="arg1_r_addr_4"/></StgValue>
</operation>

<operation id="73" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:39 %arg1_r_load_3 = load i4 %arg1_r_addr_4

]]></Node>
<StgValue><ssdm name="arg1_r_load_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="74" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:30 %arg1_r_load_2 = load i4 %arg1_r_addr_3

]]></Node>
<StgValue><ssdm name="arg1_r_load_2"/></StgValue>
</operation>

<operation id="75" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:39 %arg1_r_load_3 = load i4 %arg1_r_addr_4

]]></Node>
<StgValue><ssdm name="arg1_r_load_3"/></StgValue>
</operation>

<operation id="76" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %arg1_r_addr_5 = getelementptr i32 %arg1_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="arg1_r_addr_5"/></StgValue>
</operation>

<operation id="77" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:47 %arg1_r_load_4 = load i4 %arg1_r_addr_5

]]></Node>
<StgValue><ssdm name="arg1_r_load_4"/></StgValue>
</operation>

<operation id="78" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %arg1_r_addr_6 = getelementptr i32 %arg1_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="arg1_r_addr_6"/></StgValue>
</operation>

<operation id="79" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:55 %arg1_r_load_5 = load i4 %arg1_r_addr_6

]]></Node>
<StgValue><ssdm name="arg1_r_load_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="80" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:47 %arg1_r_load_4 = load i4 %arg1_r_addr_5

]]></Node>
<StgValue><ssdm name="arg1_r_load_4"/></StgValue>
</operation>

<operation id="81" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:55 %arg1_r_load_5 = load i4 %arg1_r_addr_6

]]></Node>
<StgValue><ssdm name="arg1_r_load_5"/></StgValue>
</operation>

<operation id="82" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %arg1_r_addr_7 = getelementptr i32 %arg1_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="arg1_r_addr_7"/></StgValue>
</operation>

<operation id="83" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:63 %arg1_r_load_6 = load i4 %arg1_r_addr_7

]]></Node>
<StgValue><ssdm name="arg1_r_load_6"/></StgValue>
</operation>

<operation id="84" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %arg1_r_addr_8 = getelementptr i32 %arg1_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="arg1_r_addr_8"/></StgValue>
</operation>

<operation id="85" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:72 %arg1_r_load_7 = load i4 %arg1_r_addr_8

]]></Node>
<StgValue><ssdm name="arg1_r_load_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="86" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %arr_addr = getelementptr i64 %arr, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="arr_addr"/></StgValue>
</operation>

<operation id="87" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:37 %arr_load = load i4 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="88" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:63 %arg1_r_load_6 = load i4 %arg1_r_addr_7

]]></Node>
<StgValue><ssdm name="arg1_r_load_6"/></StgValue>
</operation>

<operation id="89" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:72 %arg1_r_load_7 = load i4 %arg1_r_addr_8

]]></Node>
<StgValue><ssdm name="arg1_r_load_7"/></StgValue>
</operation>

<operation id="90" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %arr_addr_6 = getelementptr i64 %arr, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="arr_addr_6"/></StgValue>
</operation>

<operation id="91" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:81 %arr_load_6 = load i4 %arr_addr_6

]]></Node>
<StgValue><ssdm name="arr_load_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="92" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:37 %arr_load = load i4 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="93" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %arr_addr_1 = getelementptr i64 %arr, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="arr_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:45 %arr_load_1 = load i4 %arr_addr_1

]]></Node>
<StgValue><ssdm name="arr_load_1"/></StgValue>
</operation>

<operation id="95" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %arr_addr_2 = getelementptr i64 %arr, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="arr_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:53 %arr_load_2 = load i4 %arr_addr_2

]]></Node>
<StgValue><ssdm name="arr_load_2"/></StgValue>
</operation>

<operation id="97" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:81 %arr_load_6 = load i4 %arr_addr_6

]]></Node>
<StgValue><ssdm name="arr_load_6"/></StgValue>
</operation>

<operation id="98" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:82 %call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_load_6, i32 %arg1_r, i64 %add8118_loc

]]></Node>
<StgValue><ssdm name="call_ln50"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="99" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:45 %arr_load_1 = load i4 %arr_addr_1

]]></Node>
<StgValue><ssdm name="arr_load_1"/></StgValue>
</operation>

<operation id="100" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:53 %arr_load_2 = load i4 %arr_addr_2

]]></Node>
<StgValue><ssdm name="arr_load_2"/></StgValue>
</operation>

<operation id="101" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %arr_addr_3 = getelementptr i64 %arr, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="arr_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:61 %arr_load_3 = load i4 %arr_addr_3

]]></Node>
<StgValue><ssdm name="arr_load_3"/></StgValue>
</operation>

<operation id="103" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %arr_addr_4 = getelementptr i64 %arr, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="arr_addr_4"/></StgValue>
</operation>

<operation id="104" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:70 %arr_load_4 = load i4 %arr_addr_4

]]></Node>
<StgValue><ssdm name="arr_load_4"/></StgValue>
</operation>

<operation id="105" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
entry:82 %call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_load_6, i32 %arg1_r, i64 %add8118_loc

]]></Node>
<StgValue><ssdm name="call_ln50"/></StgValue>
</operation>

<operation id="106" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="26" op_0_bw="64">
<![CDATA[
entry:254 %trunc_ln106 = trunc i64 %arr_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="107" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %mul45 = mul i32 %arg1_r_load_1, i32 19

]]></Node>
<StgValue><ssdm name="mul45"/></StgValue>
</operation>

<operation id="108" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:61 %arr_load_3 = load i4 %arr_addr_3

]]></Node>
<StgValue><ssdm name="arr_load_3"/></StgValue>
</operation>

<operation id="109" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:70 %arr_load_4 = load i4 %arr_addr_4

]]></Node>
<StgValue><ssdm name="arr_load_4"/></StgValue>
</operation>

<operation id="110" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %arr_addr_5 = getelementptr i64 %arr, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="arr_addr_5"/></StgValue>
</operation>

<operation id="111" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:79 %arr_load_5 = load i4 %arr_addr_5

]]></Node>
<StgValue><ssdm name="arr_load_5"/></StgValue>
</operation>

<operation id="112" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:85 %arr_addr_7 = getelementptr i64 %arr, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="arr_addr_7"/></StgValue>
</operation>

<operation id="113" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %arg1_r_addr_9 = getelementptr i32 %arg1_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="arg1_r_addr_9"/></StgValue>
</operation>

<operation id="114" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:91 %arg1_r_load_8 = load i4 %arg1_r_addr_9

]]></Node>
<StgValue><ssdm name="arg1_r_load_8"/></StgValue>
</operation>

<operation id="115" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:96 %arr_load_7 = load i4 %arr_addr_7

]]></Node>
<StgValue><ssdm name="arr_load_7"/></StgValue>
</operation>

<operation id="116" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %arg1_r_addr_10 = getelementptr i32 %arg1_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="arg1_r_addr_10"/></StgValue>
</operation>

<operation id="117" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:109 %arg1_r_load_9 = load i4 %arg1_r_addr_10

]]></Node>
<StgValue><ssdm name="arg1_r_load_9"/></StgValue>
</operation>

<operation id="118" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:162 %mul219 = mul i32 %arg1_r_load_2, i32 38

]]></Node>
<StgValue><ssdm name="mul219"/></StgValue>
</operation>

<operation id="119" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:169 %mul244 = mul i32 %arg1_r_load_3, i32 19

]]></Node>
<StgValue><ssdm name="mul244"/></StgValue>
</operation>

<operation id="120" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:186 %mul316 = mul i32 %arg1_r_load_4, i32 38

]]></Node>
<StgValue><ssdm name="mul316"/></StgValue>
</operation>

<operation id="121" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="26" op_0_bw="64">
<![CDATA[
entry:219 %trunc_ln89 = trunc i64 %arr_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="122" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="25" op_0_bw="64">
<![CDATA[
entry:230 %trunc_ln94_1 = trunc i64 %arr_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln94_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="123" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
entry:23 %zext_ln30_1 = zext i32 %mul16

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="124" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
entry:28 %conv46 = zext i32 %mul45

]]></Node>
<StgValue><ssdm name="conv46"/></StgValue>
</operation>

<operation id="125" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
entry:31 %zext_ln40 = zext i32 %arg1_r_load_2

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="126" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="63" op_0_bw="32">
<![CDATA[
entry:32 %zext_ln40_6 = zext i32 %mul45

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="127" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="63" op_0_bw="32">
<![CDATA[
entry:33 %zext_ln40_7 = zext i32 %arg1_r_load_2

]]></Node>
<StgValue><ssdm name="zext_ln40_7"/></StgValue>
</operation>

<operation id="128" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:34 %mul_ln40_1 = mul i63 %zext_ln40_6, i63 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="129" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
entry:35 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="130" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
entry:40 %zext_ln40_1 = zext i32 %arg1_r_load_3

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="131" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="63" op_0_bw="32">
<![CDATA[
entry:41 %zext_ln40_8 = zext i32 %arg1_r_load_3

]]></Node>
<StgValue><ssdm name="zext_ln40_8"/></StgValue>
</operation>

<operation id="132" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:42 %mul_ln40 = mul i63 %zext_ln40_6, i63 %zext_ln40_8

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
entry:43 %shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln40_1"/></StgValue>
</operation>

<operation id="134" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
entry:48 %zext_ln40_2 = zext i32 %arg1_r_load_4

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="135" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="63" op_0_bw="32">
<![CDATA[
entry:49 %zext_ln40_9 = zext i32 %arg1_r_load_4

]]></Node>
<StgValue><ssdm name="zext_ln40_9"/></StgValue>
</operation>

<operation id="136" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:50 %mul_ln40_2 = mul i63 %zext_ln40_6, i63 %zext_ln40_9

]]></Node>
<StgValue><ssdm name="mul_ln40_2"/></StgValue>
</operation>

<operation id="137" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
entry:51 %shl_ln40_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln40_2"/></StgValue>
</operation>

<operation id="138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
entry:56 %zext_ln40_3 = zext i32 %arg1_r_load_5

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="139" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="63" op_0_bw="32">
<![CDATA[
entry:57 %zext_ln40_10 = zext i32 %arg1_r_load_5

]]></Node>
<StgValue><ssdm name="zext_ln40_10"/></StgValue>
</operation>

<operation id="140" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:58 %mul_ln40_3 = mul i63 %zext_ln40_6, i63 %zext_ln40_10

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="141" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
entry:59 %shl_ln40_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln40_3"/></StgValue>
</operation>

<operation id="142" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
entry:64 %zext_ln40_4 = zext i32 %arg1_r_load_6

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="143" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="63" op_0_bw="32">
<![CDATA[
entry:65 %zext_ln40_11 = zext i32 %arg1_r_load_6

]]></Node>
<StgValue><ssdm name="zext_ln40_11"/></StgValue>
</operation>

<operation id="144" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:66 %mul_ln40_4 = mul i63 %zext_ln40_6, i63 %zext_ln40_11

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>

<operation id="145" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="63">
<![CDATA[
entry:67 %trunc_ln40 = trunc i63 %mul_ln40_4

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="146" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
entry:68 %shl_ln40_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_4, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln40_4"/></StgValue>
</operation>

<operation id="147" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
entry:73 %zext_ln40_5 = zext i32 %arg1_r_load_7

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="148" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="63" op_0_bw="32">
<![CDATA[
entry:74 %zext_ln40_12 = zext i32 %arg1_r_load_7

]]></Node>
<StgValue><ssdm name="zext_ln40_12"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:75 %mul_ln40_5 = mul i63 %zext_ln40_6, i63 %zext_ln40_12

]]></Node>
<StgValue><ssdm name="mul_ln40_5"/></StgValue>
</operation>

<operation id="150" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="25" op_0_bw="63">
<![CDATA[
entry:76 %trunc_ln40_1 = trunc i63 %mul_ln40_5

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="151" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
entry:77 %shl_ln40_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_5, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln40_5"/></StgValue>
</operation>

<operation id="152" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:79 %arr_load_5 = load i4 %arr_addr_5

]]></Node>
<StgValue><ssdm name="arr_load_5"/></StgValue>
</operation>

<operation id="153" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %arr_addr_8 = getelementptr i64 %arr, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="arr_addr_8"/></StgValue>
</operation>

<operation id="154" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %arr_addr_9 = getelementptr i64 %arr, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="arr_addr_9"/></StgValue>
</operation>

<operation id="155" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="32">
<![CDATA[
entry:88 %conv153 = zext i32 %arg1_r_load_1

]]></Node>
<StgValue><ssdm name="conv153"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:89 %mul157 = mul i64 %conv46, i64 %conv153

]]></Node>
<StgValue><ssdm name="mul157"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:91 %arg1_r_load_8 = load i4 %arg1_r_addr_9

]]></Node>
<StgValue><ssdm name="arg1_r_load_8"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="32">
<![CDATA[
entry:92 %zext_ln60 = zext i32 %arg1_r_load_8

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %shl_ln60 = shl i32 %arg1_r_load_1, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln60"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="32">
<![CDATA[
entry:94 %zext_ln60_1 = zext i32 %shl_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:95 %mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="mul_ln60"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:96 %arr_load_7 = load i4 %arr_addr_7

]]></Node>
<StgValue><ssdm name="arr_load_7"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:97 %shl_ln61 = shl i32 %arg1_r_load_2, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln61"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="32">
<![CDATA[
entry:98 %zext_ln61 = zext i32 %shl_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:99 %mul_ln61 = mul i64 %zext_ln60, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln61"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:100 %arr_load_8 = load i4 %arr_addr_8

]]></Node>
<StgValue><ssdm name="arr_load_8"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101 %shl_ln62 = shl i32 %arg1_r_load_3, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln62"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="32">
<![CDATA[
entry:102 %zext_ln62 = zext i32 %shl_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:103 %mul_ln62 = mul i64 %zext_ln60, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:104 %arr_load_9 = load i4 %arr_addr_9

]]></Node>
<StgValue><ssdm name="arr_load_9"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105 %shl_ln64 = shl i32 %arg1_r_load_4, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln64"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
entry:106 %zext_ln64 = zext i32 %shl_ln64

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:107 %mul_ln64 = mul i64 %zext_ln60, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="mul_ln64"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:109 %arg1_r_load_9 = load i4 %arg1_r_addr_10

]]></Node>
<StgValue><ssdm name="arg1_r_load_9"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
entry:110 %zext_ln60_2 = zext i32 %arg1_r_load_9

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:111 %shl_ln60_1 = shl i32 %arg1_r_load_2, i32 2

]]></Node>
<StgValue><ssdm name="shl_ln60_1"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
entry:112 %zext_ln60_3 = zext i32 %shl_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:113 %mul_ln60_1 = mul i64 %zext_ln60_2, i64 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="mul_ln60_1"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:114 %mul_ln61_1 = mul i64 %zext_ln60_2, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="mul_ln61_1"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:119 %shl_ln64_1 = shl i32 %arg1_r_load_5, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln64_1"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
entry:120 %zext_ln64_1 = zext i32 %shl_ln64_1

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:121 %mul_ln64_1 = mul i64 %zext_ln60_2, i64 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="mul_ln64_1"/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:122 %mul_ln60_2 = mul i64 %zext_ln40_5, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="mul_ln60_2"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:123 %mul_ln61_2 = mul i64 %zext_ln40_5, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="mul_ln61_2"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:124 %mul_ln62_2 = mul i64 %zext_ln40_5, i64 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="mul_ln62_2"/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:125 %shl_ln64_2 = shl i32 %arg1_r_load_6, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln64_2"/></StgValue>
</operation>

<operation id="187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
entry:126 %zext_ln64_2 = zext i32 %shl_ln64_2

]]></Node>
<StgValue><ssdm name="zext_ln64_2"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:127 %mul_ln64_2 = mul i64 %zext_ln40_5, i64 %zext_ln64_2

]]></Node>
<StgValue><ssdm name="mul_ln64_2"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:128 %add_ln64 = add i64 %arr_load, i64 %mul_ln64_2

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:129 %add_ln64_1 = add i64 %shl_ln, i64 %mul_ln64_1

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:130 %add_ln64_3 = add i64 %add_ln64_1, i64 %mul_ln64

]]></Node>
<StgValue><ssdm name="add_ln64_3"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="25" op_0_bw="64">
<![CDATA[
entry:131 %trunc_ln64 = trunc i64 %add_ln64

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="25" op_0_bw="64">
<![CDATA[
entry:132 %trunc_ln64_1 = trunc i64 %add_ln64_3

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:133 %add_ln64_2 = add i64 %add_ln64_3, i64 %add_ln64

]]></Node>
<StgValue><ssdm name="add_ln64_2"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:135 %shl_ln60_2 = shl i32 %arg1_r_load_4, i32 2

]]></Node>
<StgValue><ssdm name="shl_ln60_2"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
entry:136 %zext_ln60_4 = zext i32 %shl_ln60_2

]]></Node>
<StgValue><ssdm name="zext_ln60_4"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:137 %mul_ln60_3 = mul i64 %zext_ln40_4, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="mul_ln60_3"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:138 %mul_ln61_3 = mul i64 %zext_ln40_4, i64 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="mul_ln61_3"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:140 %add_ln61_1 = add i64 %mul_ln61_2, i64 %mul_ln61_1

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:141 %add_ln61_2 = add i64 %add_ln61_1, i64 %mul_ln61

]]></Node>
<StgValue><ssdm name="add_ln61_2"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="25" op_0_bw="64">
<![CDATA[
entry:143 %trunc_ln61_1 = trunc i64 %add_ln61_2

]]></Node>
<StgValue><ssdm name="trunc_ln61_1"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:146 %mul_ln62_3 = mul i64 %zext_ln64_2, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="mul_ln62_3"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:147 %add_ln62 = add i64 %mul157, i64 %mul_ln62_2

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:148 %add_ln62_2 = add i64 %mul_ln62_3, i64 %mul_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="26" op_0_bw="64">
<![CDATA[
entry:149 %trunc_ln62 = trunc i64 %add_ln62

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="26" op_0_bw="64">
<![CDATA[
entry:150 %trunc_ln62_1 = trunc i64 %add_ln62_2

]]></Node>
<StgValue><ssdm name="trunc_ln62_1"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:151 %add_ln62_1 = add i64 %add_ln62_2, i64 %add_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:153 %add_ln62_4 = add i26 %trunc_ln62_1, i26 %trunc_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_4"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:159 %mul202 = mul i64 %zext_ln40_3, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="mul202"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="32">
<![CDATA[
entry:160 %conv206 = zext i32 %arg1_r_load

]]></Node>
<StgValue><ssdm name="conv206"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:161 %mul211 = mul i64 %zext_ln30_1, i64 %conv206

]]></Node>
<StgValue><ssdm name="mul211"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
entry:163 %conv220 = zext i32 %mul219

]]></Node>
<StgValue><ssdm name="conv220"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:164 %mul221 = mul i64 %zext_ln40_1, i64 %conv220

]]></Node>
<StgValue><ssdm name="mul221"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:165 %mul229 = mul i64 %zext_ln60, i64 %zext_ln64_2

]]></Node>
<StgValue><ssdm name="mul229"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:166 %empty_23 = shl i32 %arg1_r_load_7, i32 1

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="32">
<![CDATA[
entry:167 %conv236 = zext i32 %empty_23

]]></Node>
<StgValue><ssdm name="conv236"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:168 %mul237 = mul i64 %zext_ln60_2, i64 %conv236

]]></Node>
<StgValue><ssdm name="mul237"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="32">
<![CDATA[
entry:170 %conv245 = zext i32 %mul244

]]></Node>
<StgValue><ssdm name="conv245"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:171 %mul246 = mul i64 %conv245, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="mul246"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:172 %mul254 = mul i64 %zext_ln60, i64 %conv236

]]></Node>
<StgValue><ssdm name="mul254"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:173 %empty_24 = shl i32 %arg1_r_load_9, i32 1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="222" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="32">
<![CDATA[
entry:174 %conv261 = zext i32 %empty_24

]]></Node>
<StgValue><ssdm name="conv261"/></StgValue>
</operation>

<operation id="223" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:175 %mul262 = mul i64 %conv261, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="mul262"/></StgValue>
</operation>

<operation id="224" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="63" op_0_bw="32">
<![CDATA[
entry:176 %mul219_cast = zext i32 %mul219

]]></Node>
<StgValue><ssdm name="mul219_cast"/></StgValue>
</operation>

<operation id="225" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:177 %mul2722230 = mul i63 %mul219_cast, i63 %zext_ln40_9

]]></Node>
<StgValue><ssdm name="mul2722230"/></StgValue>
</operation>

<operation id="226" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
entry:178 %mul2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2722230, i1 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="63" op_0_bw="32">
<![CDATA[
entry:179 %mul244_cast = zext i32 %mul244

]]></Node>
<StgValue><ssdm name="mul244_cast"/></StgValue>
</operation>

<operation id="228" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:180 %mul2822128 = mul i63 %mul244_cast, i63 %zext_ln40_9

]]></Node>
<StgValue><ssdm name="mul2822128"/></StgValue>
</operation>

<operation id="229" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
entry:181 %mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2822128, i1 0

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="230" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:182 %mul290 = mul i64 %conv261, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="mul290"/></StgValue>
</operation>

<operation id="231" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:183 %mul299 = mul i64 %zext_ln40_3, i64 %conv220

]]></Node>
<StgValue><ssdm name="mul299"/></StgValue>
</operation>

<operation id="232" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:184 %mul3092026 = mul i63 %mul244_cast, i63 %zext_ln40_10

]]></Node>
<StgValue><ssdm name="mul3092026"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
entry:185 %mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3092026, i1 0

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="32">
<![CDATA[
entry:187 %conv317 = zext i32 %mul316

]]></Node>
<StgValue><ssdm name="conv317"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:188 %mul318 = mul i64 %conv317, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="mul318"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:189 %mul325 = mul i64 %zext_ln60, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="mul325"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:190 %mul3351924 = mul i63 %mul219_cast, i63 %zext_ln40_11

]]></Node>
<StgValue><ssdm name="mul3351924"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
entry:191 %mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3351924, i1 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:192 %mul344 = mul i64 %zext_ln60, i64 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="mul344"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:193 %empty_25 = shl i32 %arg1_r_load_6, i32 2

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="32">
<![CDATA[
entry:194 %conv352 = zext i32 %empty_25

]]></Node>
<StgValue><ssdm name="conv352"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:195 %mul353 = mul i64 %zext_ln60_2, i64 %conv352

]]></Node>
<StgValue><ssdm name="mul353"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:196 %mul360 = mul i64 %zext_ln40_5, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="mul360"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:197 %mul369 = mul i64 %conv220, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="mul369"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:198 %add_ln78_1 = add i64 %mul_ln60_2, i64 %mul_ln60

]]></Node>
<StgValue><ssdm name="add_ln78_1"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="26" op_0_bw="64">
<![CDATA[
entry:199 %trunc_ln78 = trunc i64 %arr_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="26" op_0_bw="64">
<![CDATA[
entry:200 %trunc_ln78_1 = trunc i64 %add_ln78_1

]]></Node>
<StgValue><ssdm name="trunc_ln78_1"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:201 %add_ln78_2 = add i64 %add_ln78_1, i64 %arr_load_7

]]></Node>
<StgValue><ssdm name="add_ln78_2"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:202 %add_ln78_3 = add i64 %mul_ln60_3, i64 %mul211

]]></Node>
<StgValue><ssdm name="add_ln78_3"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:203 %add_ln78_4 = add i64 %mul202, i64 %mul_ln60_1

]]></Node>
<StgValue><ssdm name="add_ln78_4"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="26" op_0_bw="64">
<![CDATA[
entry:204 %trunc_ln78_2 = trunc i64 %add_ln78_3

]]></Node>
<StgValue><ssdm name="trunc_ln78_2"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="26" op_0_bw="64">
<![CDATA[
entry:205 %trunc_ln78_3 = trunc i64 %add_ln78_4

]]></Node>
<StgValue><ssdm name="trunc_ln78_3"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:206 %add_ln78_5 = add i64 %add_ln78_4, i64 %add_ln78_3

]]></Node>
<StgValue><ssdm name="add_ln78_5"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:207 %add_ln78_6 = add i26 %trunc_ln78_1, i26 %trunc_ln78

]]></Node>
<StgValue><ssdm name="add_ln78_6"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:208 %add_ln78_7 = add i26 %trunc_ln78_3, i26 %trunc_ln78_2

]]></Node>
<StgValue><ssdm name="add_ln78_7"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:209 %add_ln78 = add i64 %add_ln78_5, i64 %add_ln78_2

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:211 %add_ln83_1 = add i64 %arr_load_2, i64 %mul221

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:212 %add_ln83_2 = add i64 %shl_ln40_2, i64 %mul237

]]></Node>
<StgValue><ssdm name="add_ln83_2"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:213 %add_ln83_3 = add i64 %add_ln83_2, i64 %mul229

]]></Node>
<StgValue><ssdm name="add_ln83_3"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="25" op_0_bw="64">
<![CDATA[
entry:214 %trunc_ln83 = trunc i64 %add_ln83_1

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="25" op_0_bw="64">
<![CDATA[
entry:215 %trunc_ln83_1 = trunc i64 %add_ln83_3

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:216 %add_ln83 = add i64 %add_ln83_3, i64 %add_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:218 %add_ln89_1 = add i64 %shl_ln40_3, i64 %mul254

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="26" op_0_bw="64">
<![CDATA[
entry:220 %trunc_ln89_1 = trunc i64 %add_ln89_1

]]></Node>
<StgValue><ssdm name="trunc_ln89_1"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:221 %add_ln89_2 = add i64 %add_ln89_1, i64 %arr_load_3

]]></Node>
<StgValue><ssdm name="add_ln89_2"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:222 %add_ln89_3 = add i64 %mul2, i64 %mul262

]]></Node>
<StgValue><ssdm name="add_ln89_3"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:223 %add_ln89_4 = add i64 %add_ln89_3, i64 %mul246

]]></Node>
<StgValue><ssdm name="add_ln89_4"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:224 %add_ln89_5 = add i26 %trunc_ln89_1, i26 %trunc_ln89

]]></Node>
<StgValue><ssdm name="add_ln89_5"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="26" op_0_bw="64">
<![CDATA[
entry:225 %trunc_ln89_2 = trunc i64 %add_ln89_4

]]></Node>
<StgValue><ssdm name="trunc_ln89_2"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:226 %add_ln89 = add i64 %add_ln89_4, i64 %add_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="63">
<![CDATA[
entry:228 %trunc_ln94 = trunc i63 %mul2822128

]]></Node>
<StgValue><ssdm name="trunc_ln94"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="25" op_0_bw="25" op_1_bw="24" op_2_bw="1">
<![CDATA[
entry:229 %trunc_ln7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %trunc_ln94, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:231 %add_ln94_1 = add i64 %arr_load_4, i64 %mul3

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:232 %add_ln94_2 = add i64 %mul299, i64 %mul290

]]></Node>
<StgValue><ssdm name="add_ln94_2"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="25" op_0_bw="25" op_1_bw="24" op_2_bw="1">
<![CDATA[
entry:233 %trunc_ln94_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %trunc_ln40, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln94_2"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="25" op_0_bw="64">
<![CDATA[
entry:234 %trunc_ln94_3 = trunc i64 %add_ln94_2

]]></Node>
<StgValue><ssdm name="trunc_ln94_3"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:235 %add_ln94_3 = add i64 %add_ln94_2, i64 %shl_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln94_3"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:236 %add_ln94_4 = add i25 %trunc_ln94_1, i25 %trunc_ln7

]]></Node>
<StgValue><ssdm name="add_ln94_4"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:237 %add_ln94_5 = add i25 %trunc_ln94_3, i25 %trunc_ln94_2

]]></Node>
<StgValue><ssdm name="add_ln94_5"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:238 %add_ln94 = add i64 %add_ln94_3, i64 %add_ln94_1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
entry:240 %trunc_ln8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln40_1, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="25" op_0_bw="63">
<![CDATA[
entry:241 %trunc_ln100 = trunc i63 %mul3351924

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
entry:242 %trunc_ln100_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln100, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln100_1"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:243 %add_ln100_1 = add i64 %mul5, i64 %shl_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="26" op_0_bw="64">
<![CDATA[
entry:244 %trunc_ln100_2 = trunc i64 %arr_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln100_2"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:245 %add_ln100_2 = add i26 %trunc_ln100_1, i26 %trunc_ln8

]]></Node>
<StgValue><ssdm name="add_ln100_2"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:246 %add_ln100_3 = add i64 %add_ln100_1, i64 %arr_load_5

]]></Node>
<StgValue><ssdm name="add_ln100_3"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:247 %add_ln100_4 = add i64 %mul4, i64 %mul325

]]></Node>
<StgValue><ssdm name="add_ln100_4"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:248 %add_ln100_5 = add i64 %add_ln100_4, i64 %mul318

]]></Node>
<StgValue><ssdm name="add_ln100_5"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:249 %add_ln100_6 = add i26 %add_ln100_2, i26 %trunc_ln100_2

]]></Node>
<StgValue><ssdm name="add_ln100_6"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="26" op_0_bw="64">
<![CDATA[
entry:250 %trunc_ln100_3 = trunc i64 %add_ln100_5

]]></Node>
<StgValue><ssdm name="trunc_ln100_3"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:251 %add_ln100 = add i64 %add_ln100_5, i64 %add_ln100_3

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:253 %add_ln106_1 = add i64 %mul360, i64 %mul344

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="26" op_0_bw="64">
<![CDATA[
entry:255 %trunc_ln106_1 = trunc i64 %add_ln106_1

]]></Node>
<StgValue><ssdm name="trunc_ln106_1"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:256 %add_ln106_2 = add i64 %add_ln106_1, i64 %arr_load_1

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:257 %add_ln106_3 = add i64 %shl_ln40_1, i64 %mul353

]]></Node>
<StgValue><ssdm name="add_ln106_3"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:258 %add_ln106_4 = add i64 %add_ln106_3, i64 %mul369

]]></Node>
<StgValue><ssdm name="add_ln106_4"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:259 %add_ln106_5 = add i26 %trunc_ln106_1, i26 %trunc_ln106

]]></Node>
<StgValue><ssdm name="add_ln106_5"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="26" op_0_bw="64">
<![CDATA[
entry:260 %trunc_ln106_2 = trunc i64 %add_ln106_4

]]></Node>
<StgValue><ssdm name="trunc_ln106_2"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:261 %add_ln106 = add i64 %add_ln106_4, i64 %add_ln106_2

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:263 %add_ln113_10 = add i26 %trunc_ln100_3, i26 %add_ln100_6

]]></Node>
<StgValue><ssdm name="add_ln113_10"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:264 %lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln100, i32 26, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:266 %trunc_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln100, i32 26, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:267 %add_ln113_11 = add i25 %add_ln94_5, i25 %add_ln94_4

]]></Node>
<StgValue><ssdm name="add_ln113_11"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:321 %add_ln114_2 = add i25 %add_ln113_11, i25 %trunc_ln1

]]></Node>
<StgValue><ssdm name="add_ln114_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="306" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
entry:83 %add8118_loc_load = load i64 %add8118_loc

]]></Node>
<StgValue><ssdm name="add8118_loc_load"/></StgValue>
</operation>

<operation id="307" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:84 %store_ln50 = store i64 %add8118_loc_load, i4 %arr_addr_6

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="308" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:100 %arr_load_8 = load i4 %arr_addr_8

]]></Node>
<StgValue><ssdm name="arr_load_8"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:104 %arr_load_9 = load i4 %arr_addr_9

]]></Node>
<StgValue><ssdm name="arr_load_9"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="63" op_0_bw="32">
<![CDATA[
entry:115 %zext_ln62_1 = zext i32 %shl_ln64

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="63" op_0_bw="32">
<![CDATA[
entry:116 %zext_ln62_2 = zext i32 %arg1_r_load_9

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:117 %mul_ln62_1 = mul i63 %zext_ln62_1, i63 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_1"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
entry:118 %shl_ln62_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln62_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln62_1"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:134 %store_ln64 = store i64 %add_ln64_2, i4 %arr_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:139 %add_ln61 = add i64 %arr_load_8, i64 %mul_ln61_3

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="25" op_0_bw="64">
<![CDATA[
entry:142 %trunc_ln61 = trunc i64 %add_ln61

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:144 %add_ln61_3 = add i64 %add_ln61_2, i64 %add_ln61

]]></Node>
<StgValue><ssdm name="add_ln61_3"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="26" op_0_bw="64">
<![CDATA[
entry:152 %trunc_ln62_3 = trunc i64 %arr_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln62_3"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="25" op_0_bw="63">
<![CDATA[
entry:154 %trunc_ln62_4 = trunc i63 %mul_ln62_1

]]></Node>
<StgValue><ssdm name="trunc_ln62_4"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
entry:155 %trunc_ln62_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln62_4, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln62_2"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:156 %add_ln62_5 = add i64 %add_ln62_1, i64 %shl_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62_5"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:157 %add_ln62_3 = add i64 %add_ln62_5, i64 %arr_load_9

]]></Node>
<StgValue><ssdm name="add_ln62_3"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="38">
<![CDATA[
entry:265 %zext_ln113_2 = zext i38 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:268 %add_ln113 = add i64 %add_ln94, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:269 %lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln113_1"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="39">
<![CDATA[
entry:270 %zext_ln113_3 = zext i39 %lshr_ln113_1

]]></Node>
<StgValue><ssdm name="zext_ln113_3"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:271 %add_ln113_12 = add i26 %trunc_ln89_2, i26 %add_ln89_5

]]></Node>
<StgValue><ssdm name="add_ln113_12"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:272 %trunc_ln113_2 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln113_2"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:273 %add_ln113_1 = add i64 %zext_ln113_3, i64 %add_ln89

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:274 %lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln113_2"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="38">
<![CDATA[
entry:275 %zext_ln113_4 = zext i38 %lshr_ln113_2

]]></Node>
<StgValue><ssdm name="zext_ln113_4"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:276 %add_ln113_13 = add i25 %trunc_ln83_1, i25 %trunc_ln83

]]></Node>
<StgValue><ssdm name="add_ln113_13"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:277 %trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln113_3"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:278 %add_ln113_2 = add i64 %zext_ln113_4, i64 %add_ln83

]]></Node>
<StgValue><ssdm name="add_ln113_2"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:279 %lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln113_3"/></StgValue>
</operation>

<operation id="336" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="39">
<![CDATA[
entry:280 %zext_ln113_5 = zext i39 %lshr_ln113_3

]]></Node>
<StgValue><ssdm name="zext_ln113_5"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:281 %add_ln113_14 = add i26 %trunc_ln106_2, i26 %add_ln106_5

]]></Node>
<StgValue><ssdm name="add_ln113_14"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:282 %trunc_ln113_4 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln113_4"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:283 %add_ln113_3 = add i64 %zext_ln113_5, i64 %add_ln106

]]></Node>
<StgValue><ssdm name="add_ln113_3"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:284 %lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln113_4"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="38">
<![CDATA[
entry:285 %zext_ln113_6 = zext i38 %lshr_ln113_4

]]></Node>
<StgValue><ssdm name="zext_ln113_6"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:286 %add_ln113_15 = add i25 %trunc_ln64_1, i25 %trunc_ln64

]]></Node>
<StgValue><ssdm name="add_ln113_15"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:287 %trunc_ln113_5 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln113_5"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:288 %add_ln113_4 = add i64 %zext_ln113_6, i64 %add_ln64_2

]]></Node>
<StgValue><ssdm name="add_ln113_4"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:289 %lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln113_5"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="39">
<![CDATA[
entry:290 %zext_ln113_7 = zext i39 %lshr_ln113_5

]]></Node>
<StgValue><ssdm name="zext_ln113_7"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:291 %trunc_ln113_6 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln113_6"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:292 %add_ln113_5 = add i64 %zext_ln113_7, i64 %add_ln62_3

]]></Node>
<StgValue><ssdm name="add_ln113_5"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:293 %lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln113_6"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:295 %add_ln113_16 = add i25 %trunc_ln61_1, i25 %trunc_ln61

]]></Node>
<StgValue><ssdm name="add_ln113_16"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:296 %trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln113_7"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="25" op_0_bw="64">
<![CDATA[
entry:305 %trunc_ln113 = trunc i64 %add8118_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:330 %add_ln115_2 = add i26 %trunc_ln113_2, i26 %add_ln113_12

]]></Node>
<StgValue><ssdm name="add_ln115_2"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:335 %add_ln116 = add i25 %trunc_ln113_3, i25 %add_ln113_13

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:339 %add_ln117 = add i26 %trunc_ln113_4, i26 %add_ln113_14

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:343 %add_ln118 = add i25 %trunc_ln113_5, i25 %add_ln113_15

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:347 %add_ln119_1 = add i26 %add_ln62_4, i26 %trunc_ln62_3

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:348 %add_ln119_2 = add i26 %trunc_ln62_2, i26 %trunc_ln113_6

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:349 %add_ln119 = add i26 %add_ln119_2, i26 %add_ln119_1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:353 %add_ln120 = add i25 %trunc_ln113_7, i25 %add_ln113_16

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="361" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:145 %store_ln61 = store i64 %add_ln61_3, i4 %arr_addr_8

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:158 %store_ln63 = store i64 %add_ln62_3, i4 %arr_addr_9

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="38">
<![CDATA[
entry:294 %zext_ln113_8 = zext i38 %lshr_ln113_6

]]></Node>
<StgValue><ssdm name="zext_ln113_8"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:297 %add_ln113_6 = add i64 %zext_ln113_8, i64 %add_ln61_3

]]></Node>
<StgValue><ssdm name="add_ln113_6"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:298 %lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln113_7"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="39">
<![CDATA[
entry:299 %zext_ln113_9 = zext i39 %lshr_ln113_7

]]></Node>
<StgValue><ssdm name="zext_ln113_9"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:300 %add_ln113_17 = add i26 %add_ln78_7, i26 %add_ln78_6

]]></Node>
<StgValue><ssdm name="add_ln113_17"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:301 %trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln113_8"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:302 %add_ln113_7 = add i64 %zext_ln113_9, i64 %add_ln78

]]></Node>
<StgValue><ssdm name="add_ln113_7"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:303 %lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln113_8"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="38">
<![CDATA[
entry:304 %zext_ln113_10 = zext i38 %lshr_ln113_8

]]></Node>
<StgValue><ssdm name="zext_ln113_10"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:306 %trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln113_s"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:307 %add_ln113_8 = add i64 %zext_ln113_10, i64 %add8118_loc_load

]]></Node>
<StgValue><ssdm name="add_ln113_8"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:308 %trunc_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln113_1"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:357 %add_ln121 = add i26 %trunc_ln113_8, i26 %add_ln113_17

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:361 %add_ln122 = add i25 %trunc_ln113_s, i25 %trunc_ln113

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="377" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:210 %store_ln78 = store i64 %add_ln78, i4 %arr_addr_7

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:217 %store_ln83 = store i64 %add_ln83, i4 %arr_addr_2

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="44" op_0_bw="39">
<![CDATA[
entry:309 %zext_ln113 = zext i39 %trunc_ln113_1

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:310 %mul_ln113 = mul i44 %zext_ln113, i44 19

]]></Node>
<StgValue><ssdm name="mul_ln113"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="26" op_0_bw="44">
<![CDATA[
entry:311 %trunc_ln113_9 = trunc i44 %mul_ln113

]]></Node>
<StgValue><ssdm name="trunc_ln113_9"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:312 %add_ln113_9 = add i26 %trunc_ln113_9, i26 %add_ln113_10

]]></Node>
<StgValue><ssdm name="add_ln113_9"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="27" op_0_bw="26">
<![CDATA[
entry:313 %zext_ln113_1 = zext i26 %add_ln113_9

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:314 %out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="out1_w_addr"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="27" op_1_bw="4">
<![CDATA[
entry:315 %store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="44" op_0_bw="26">
<![CDATA[
entry:316 %zext_ln114 = zext i26 %add_ln113_10

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:317 %add_ln114 = add i44 %mul_ln113, i44 %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="18" op_0_bw="18" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:318 %tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="26" op_0_bw="18">
<![CDATA[
entry:319 %zext_ln114_2 = zext i18 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="25" op_0_bw="18">
<![CDATA[
entry:320 %zext_ln114_3 = zext i18 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln114_3"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:322 %add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="27" op_0_bw="25">
<![CDATA[
entry:323 %zext_ln114_1 = zext i25 %add_ln114_1

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:324 %out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="out1_w_addr_1"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="27" op_1_bw="4">
<![CDATA[
entry:325 %store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="26" op_0_bw="25">
<![CDATA[
entry:326 %zext_ln115 = zext i25 %add_ln114_2

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:327 %add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry:328 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="398" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:227 %store_ln89 = store i64 %add_ln89, i4 %arr_addr_3

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:239 %store_ln94 = store i64 %add_ln94, i4 %arr_addr_4

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="27" op_0_bw="1">
<![CDATA[
entry:329 %zext_ln115_1 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="27" op_0_bw="26">
<![CDATA[
entry:331 %zext_ln115_2 = zext i26 %add_ln115_2

]]></Node>
<StgValue><ssdm name="zext_ln115_2"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:332 %add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:333 %out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="out1_w_addr_2"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="27" op_1_bw="4">
<![CDATA[
entry:334 %store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="27" op_0_bw="25">
<![CDATA[
entry:336 %zext_ln116 = zext i25 %add_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:337 %out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="out1_w_addr_3"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="27" op_1_bw="4">
<![CDATA[
entry:338 %store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="408" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:252 %store_ln100 = store i64 %add_ln100, i4 %arr_addr_5

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:262 %store_ln106 = store i64 %add_ln106, i4 %arr_addr_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="27" op_0_bw="26">
<![CDATA[
entry:340 %zext_ln117 = zext i26 %add_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:341 %out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="out1_w_addr_4"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="27" op_1_bw="4">
<![CDATA[
entry:342 %store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="27" op_0_bw="25">
<![CDATA[
entry:344 %zext_ln118 = zext i25 %add_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:345 %out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="out1_w_addr_5"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="27" op_1_bw="4">
<![CDATA[
entry:346 %store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="416" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="27" op_0_bw="26">
<![CDATA[
entry:350 %zext_ln119 = zext i26 %add_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:351 %out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="out1_w_addr_6"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="27" op_1_bw="4">
<![CDATA[
entry:352 %store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="27" op_0_bw="25">
<![CDATA[
entry:354 %zext_ln120 = zext i25 %add_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:355 %out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="out1_w_addr_7"/></StgValue>
</operation>

<operation id="421" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="27" op_1_bw="4">
<![CDATA[
entry:356 %store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="422" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="27" op_0_bw="26">
<![CDATA[
entry:358 %zext_ln121 = zext i26 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:359 %out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="out1_w_addr_8"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="27" op_1_bw="4">
<![CDATA[
entry:360 %store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="27" op_0_bw="25">
<![CDATA[
entry:362 %zext_ln122 = zext i25 %add_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:363 %out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="out1_w_addr_9"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="27" op_1_bw="4">
<![CDATA[
entry:364 %store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="62">
<![CDATA[
entry:366 %sext_ln126 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:367 %mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126

]]></Node>
<StgValue><ssdm name="mem_addr_1"/></StgValue>
</operation>

<operation id="430" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:368 %empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="431" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="27" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry:369 %call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w

]]></Node>
<StgValue><ssdm name="call_ln126"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="432" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="27" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
entry:369 %call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w

]]></Node>
<StgValue><ssdm name="call_ln126"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="433" st_id="34" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:370 %empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="434" st_id="35" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:370 %empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="435" st_id="36" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:370 %empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="436" st_id="37" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:370 %empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="437" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="438" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_12, i32 0, i32 0, void @empty, i32 0, i32 10, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="439" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="440" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="441" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="442" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="443" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="444" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="445" st_id="38" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:370 %empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="446" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0">
<![CDATA[
entry:371 %ret_ln131 = ret

]]></Node>
<StgValue><ssdm name="ret_ln131"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
