// Seed: 2072751887
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_1
  );
  output wire id_5;
  inout tri0 id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1 & id_4;
  wire id_9;
  assign id_5 = id_9;
endmodule
