//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.2.01Beta"
//Mon Nov 29 06:48:27 2021

//Source file index table:
//file0 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_channel_mixer.v"
//file1 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_channel_volume.v"
//file2 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_core.v"
//file3 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_ram.v"
//file4 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_register.v"
//file5 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_for_cartridge.v"
//file6 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_selector.v"
//file7 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_tone_generator_5ch.v"
`timescale 100 ps/100 ps
module \u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  (\ff_active[1] ,\ff_frequency_count_a[11] ,\ff_frequency_count_b[11] ,\ff_active[0] ,\ff_frequency_count_c[11] ,\ff_frequency_count_d[11] ,\ff_frequency_count_a[10] ,\ff_frequency_count_b[10] ,\ff_frequency_count_c[10] ,\ff_frequency_count_d[10] ,\ff_frequency_count_a[9] ,\ff_frequency_count_b[9] ,\ff_frequency_count_c[9] ,\ff_frequency_count_d[9] ,\ff_frequency_count_a[8] ,\ff_frequency_count_b[8] ,\ff_frequency_count_c[8] ,\ff_frequency_count_d[8] ,\ff_frequency_count_a[7] ,\ff_frequency_count_b[7] ,\ff_frequency_count_c[7] ,\ff_frequency_count_d[7] ,\ff_frequency_count_a[6] ,\ff_frequency_count_b[6] ,\ff_frequency_count_c[6] ,\ff_frequency_count_d[6] ,\ff_frequency_count_a[5] ,\ff_frequency_count_b[5] ,\ff_frequency_count_c[5] ,\ff_frequency_count_d[5] ,\ff_frequency_count_a[4] ,\ff_frequency_count_b[4] ,\ff_frequency_count_c[4] ,\ff_frequency_count_d[4] ,\ff_frequency_count_a[3] ,\ff_frequency_count_b[3] ,\ff_frequency_count_c[3] ,\ff_frequency_count_d[3] ,\ff_frequency_count_a[2] ,\ff_frequency_count_b[2] ,\ff_frequency_count_c[2] ,\ff_frequency_count_d[2] ,\ff_frequency_count_a[1] ,\ff_frequency_count_b[1] ,\ff_frequency_count_c[1] ,\ff_frequency_count_d[1] ,\ff_frequency_count_a[0] ,\ff_frequency_count_b[0] ,\ff_frequency_count_c[0] ,\ff_frequency_count_d[0] ,n3_25_0,n3_27_1,n3_29_2,n3_31_3,n3_33_4,n3_35_5,n3_37_6,n3_39_7,n3_41_8,n3_43_9,n3_45_10,n3_47);
input \ff_active[1] ;
input \ff_frequency_count_a[11] ;
input \ff_frequency_count_b[11] ;
input \ff_active[0] ;
input \ff_frequency_count_c[11] ;
input \ff_frequency_count_d[11] ;
input \ff_frequency_count_a[10] ;
input \ff_frequency_count_b[10] ;
input \ff_frequency_count_c[10] ;
input \ff_frequency_count_d[10] ;
input \ff_frequency_count_a[9] ;
input \ff_frequency_count_b[9] ;
input \ff_frequency_count_c[9] ;
input \ff_frequency_count_d[9] ;
input \ff_frequency_count_a[8] ;
input \ff_frequency_count_b[8] ;
input \ff_frequency_count_c[8] ;
input \ff_frequency_count_d[8] ;
input \ff_frequency_count_a[7] ;
input \ff_frequency_count_b[7] ;
input \ff_frequency_count_c[7] ;
input \ff_frequency_count_d[7] ;
input \ff_frequency_count_a[6] ;
input \ff_frequency_count_b[6] ;
input \ff_frequency_count_c[6] ;
input \ff_frequency_count_d[6] ;
input \ff_frequency_count_a[5] ;
input \ff_frequency_count_b[5] ;
input \ff_frequency_count_c[5] ;
input \ff_frequency_count_d[5] ;
input \ff_frequency_count_a[4] ;
input \ff_frequency_count_b[4] ;
input \ff_frequency_count_c[4] ;
input \ff_frequency_count_d[4] ;
input \ff_frequency_count_a[3] ;
input \ff_frequency_count_b[3] ;
input \ff_frequency_count_c[3] ;
input \ff_frequency_count_d[3] ;
input \ff_frequency_count_a[2] ;
input \ff_frequency_count_b[2] ;
input \ff_frequency_count_c[2] ;
input \ff_frequency_count_d[2] ;
input \ff_frequency_count_a[1] ;
input \ff_frequency_count_b[1] ;
input \ff_frequency_count_c[1] ;
input \ff_frequency_count_d[1] ;
input \ff_frequency_count_a[0] ;
input \ff_frequency_count_b[0] ;
input \ff_frequency_count_c[0] ;
input \ff_frequency_count_d[0] ;
output n3_25_0;
output n3_27_1;
output n3_29_2;
output n3_31_3;
output n3_33_4;
output n3_35_5;
output n3_37_6;
output n3_39_7;
output n3_41_8;
output n3_43_9;
output n3_45_10;
output n3_47;
wire n3_25_0;
wire n3_27_1;
wire n3_29_2;
wire n3_31_3;
wire n3_33_4;
wire n3_35_5;
wire n3_37_6;
wire n3_39_7;
wire n3_41_8;
wire n3_43_9;
wire n3_45_10;
wire n3_47;
wire n1;
wire n2;
wire n1_29;
wire n2_27;
wire n1_31;
wire n2_29;
wire n1_33;
wire n2_31;
wire n1_35;
wire n2_33;
wire n1_37;
wire n2_35;
wire n1_39;
wire n2_37;
wire n1_41;
wire n2_39;
wire n1_43;
wire n2_41;
wire n1_45;
wire n2_43;
wire n1_47;
wire n2_45;
wire n1_49;
wire n2_47;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins4887 (
.I0(n1),
.I1(n2),
.S0(\ff_active[1] ),
.O(n3_25_0) 
);
MUX2_LUT5 n3_ins4888 (
.I0(n1_29),
.I1(n2_27),
.S0(\ff_active[1] ),
.O(n3_27_1) 
);
MUX2_LUT5 n3_ins4889 (
.I0(n1_31),
.I1(n2_29),
.S0(\ff_active[1] ),
.O(n3_29_2) 
);
MUX2_LUT5 n3_ins4890 (
.I0(n1_33),
.I1(n2_31),
.S0(\ff_active[1] ),
.O(n3_31_3) 
);
MUX2_LUT5 n3_ins4891 (
.I0(n1_35),
.I1(n2_33),
.S0(\ff_active[1] ),
.O(n3_33_4) 
);
MUX2_LUT5 n3_ins4892 (
.I0(n1_37),
.I1(n2_35),
.S0(\ff_active[1] ),
.O(n3_35_5) 
);
MUX2_LUT5 n3_ins4893 (
.I0(n1_39),
.I1(n2_37),
.S0(\ff_active[1] ),
.O(n3_37_6) 
);
MUX2_LUT5 n3_ins4894 (
.I0(n1_41),
.I1(n2_39),
.S0(\ff_active[1] ),
.O(n3_39_7) 
);
MUX2_LUT5 n3_ins4895 (
.I0(n1_43),
.I1(n2_41),
.S0(\ff_active[1] ),
.O(n3_41_8) 
);
MUX2_LUT5 n3_ins4896 (
.I0(n1_45),
.I1(n2_43),
.S0(\ff_active[1] ),
.O(n3_43_9) 
);
MUX2_LUT5 n3_ins4897 (
.I0(n1_47),
.I1(n2_45),
.S0(\ff_active[1] ),
.O(n3_45_10) 
);
MUX2_LUT5 n3_ins4898 (
.I0(n1_49),
.I1(n2_47),
.S0(\ff_active[1] ),
.O(n3_47) 
);
LUT3 n1_ins4944 (
.I0(\ff_frequency_count_a[11] ),
.I1(\ff_frequency_count_b[11] ),
.I2(\ff_active[0] ),
.F(n1) 
);
defparam n1_ins4944.INIT=8'hCA;
LUT3 n2_ins4945 (
.I0(\ff_frequency_count_c[11] ),
.I1(\ff_frequency_count_d[11] ),
.I2(\ff_active[0] ),
.F(n2) 
);
defparam n2_ins4945.INIT=8'hCA;
LUT3 n1_ins4946 (
.I0(\ff_frequency_count_a[10] ),
.I1(\ff_frequency_count_b[10] ),
.I2(\ff_active[0] ),
.F(n1_29) 
);
defparam n1_ins4946.INIT=8'hCA;
LUT3 n2_ins4947 (
.I0(\ff_frequency_count_c[10] ),
.I1(\ff_frequency_count_d[10] ),
.I2(\ff_active[0] ),
.F(n2_27) 
);
defparam n2_ins4947.INIT=8'hCA;
LUT3 n1_ins4948 (
.I0(\ff_frequency_count_a[9] ),
.I1(\ff_frequency_count_b[9] ),
.I2(\ff_active[0] ),
.F(n1_31) 
);
defparam n1_ins4948.INIT=8'hCA;
LUT3 n2_ins4949 (
.I0(\ff_frequency_count_c[9] ),
.I1(\ff_frequency_count_d[9] ),
.I2(\ff_active[0] ),
.F(n2_29) 
);
defparam n2_ins4949.INIT=8'hCA;
LUT3 n1_ins4950 (
.I0(\ff_frequency_count_a[8] ),
.I1(\ff_frequency_count_b[8] ),
.I2(\ff_active[0] ),
.F(n1_33) 
);
defparam n1_ins4950.INIT=8'hCA;
LUT3 n2_ins4951 (
.I0(\ff_frequency_count_c[8] ),
.I1(\ff_frequency_count_d[8] ),
.I2(\ff_active[0] ),
.F(n2_31) 
);
defparam n2_ins4951.INIT=8'hCA;
LUT3 n1_ins4952 (
.I0(\ff_frequency_count_a[7] ),
.I1(\ff_frequency_count_b[7] ),
.I2(\ff_active[0] ),
.F(n1_35) 
);
defparam n1_ins4952.INIT=8'hCA;
LUT3 n2_ins4953 (
.I0(\ff_frequency_count_c[7] ),
.I1(\ff_frequency_count_d[7] ),
.I2(\ff_active[0] ),
.F(n2_33) 
);
defparam n2_ins4953.INIT=8'hCA;
LUT3 n1_ins4954 (
.I0(\ff_frequency_count_a[6] ),
.I1(\ff_frequency_count_b[6] ),
.I2(\ff_active[0] ),
.F(n1_37) 
);
defparam n1_ins4954.INIT=8'hCA;
LUT3 n2_ins4955 (
.I0(\ff_frequency_count_c[6] ),
.I1(\ff_frequency_count_d[6] ),
.I2(\ff_active[0] ),
.F(n2_35) 
);
defparam n2_ins4955.INIT=8'hCA;
LUT3 n1_ins4956 (
.I0(\ff_frequency_count_a[5] ),
.I1(\ff_frequency_count_b[5] ),
.I2(\ff_active[0] ),
.F(n1_39) 
);
defparam n1_ins4956.INIT=8'hCA;
LUT3 n2_ins4957 (
.I0(\ff_frequency_count_c[5] ),
.I1(\ff_frequency_count_d[5] ),
.I2(\ff_active[0] ),
.F(n2_37) 
);
defparam n2_ins4957.INIT=8'hCA;
LUT3 n1_ins4958 (
.I0(\ff_frequency_count_a[4] ),
.I1(\ff_frequency_count_b[4] ),
.I2(\ff_active[0] ),
.F(n1_41) 
);
defparam n1_ins4958.INIT=8'hCA;
LUT3 n2_ins4959 (
.I0(\ff_frequency_count_c[4] ),
.I1(\ff_frequency_count_d[4] ),
.I2(\ff_active[0] ),
.F(n2_39) 
);
defparam n2_ins4959.INIT=8'hCA;
LUT3 n1_ins4960 (
.I0(\ff_frequency_count_a[3] ),
.I1(\ff_frequency_count_b[3] ),
.I2(\ff_active[0] ),
.F(n1_43) 
);
defparam n1_ins4960.INIT=8'hCA;
LUT3 n2_ins4961 (
.I0(\ff_frequency_count_c[3] ),
.I1(\ff_frequency_count_d[3] ),
.I2(\ff_active[0] ),
.F(n2_41) 
);
defparam n2_ins4961.INIT=8'hCA;
LUT3 n1_ins4962 (
.I0(\ff_frequency_count_a[2] ),
.I1(\ff_frequency_count_b[2] ),
.I2(\ff_active[0] ),
.F(n1_45) 
);
defparam n1_ins4962.INIT=8'hCA;
LUT3 n2_ins4963 (
.I0(\ff_frequency_count_c[2] ),
.I1(\ff_frequency_count_d[2] ),
.I2(\ff_active[0] ),
.F(n2_43) 
);
defparam n2_ins4963.INIT=8'hCA;
LUT3 n1_ins4964 (
.I0(\ff_frequency_count_a[1] ),
.I1(\ff_frequency_count_b[1] ),
.I2(\ff_active[0] ),
.F(n1_47) 
);
defparam n1_ins4964.INIT=8'hCA;
LUT3 n2_ins4965 (
.I0(\ff_frequency_count_c[1] ),
.I1(\ff_frequency_count_d[1] ),
.I2(\ff_active[0] ),
.F(n2_45) 
);
defparam n2_ins4965.INIT=8'hCA;
LUT3 n1_ins4966 (
.I0(\ff_frequency_count_a[0] ),
.I1(\ff_frequency_count_b[0] ),
.I2(\ff_active[0] ),
.F(n1_49) 
);
defparam n1_ins4966.INIT=8'hCA;
LUT3 n2_ins4967 (
.I0(\ff_frequency_count_c[0] ),
.I1(\ff_frequency_count_d[0] ),
.I2(\ff_active[0] ),
.F(n2_47) 
);
defparam n2_ins4967.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  (\ff_active[1] ,\ff_wave_address_a[4] ,\ff_wave_address_b[4] ,\ff_active[0] ,\ff_wave_address_c[4] ,\ff_wave_address_d[4] ,\ff_wave_address_a[3] ,\ff_wave_address_b[3] ,\ff_wave_address_c[3] ,\ff_wave_address_d[3] ,\ff_wave_address_a[2] ,\ff_wave_address_b[2] ,\ff_wave_address_c[2] ,\ff_wave_address_d[2] ,\ff_wave_address_a[1] ,\ff_wave_address_b[1] ,\ff_wave_address_c[1] ,\ff_wave_address_d[1] ,\ff_wave_address_a[0] ,\ff_wave_address_b[0] ,\ff_wave_address_c[0] ,\ff_wave_address_d[0] ,n3_11,n3_13,n3_15,n3_17,n3_19);
input \ff_active[1] ;
input \ff_wave_address_a[4] ;
input \ff_wave_address_b[4] ;
input \ff_active[0] ;
input \ff_wave_address_c[4] ;
input \ff_wave_address_d[4] ;
input \ff_wave_address_a[3] ;
input \ff_wave_address_b[3] ;
input \ff_wave_address_c[3] ;
input \ff_wave_address_d[3] ;
input \ff_wave_address_a[2] ;
input \ff_wave_address_b[2] ;
input \ff_wave_address_c[2] ;
input \ff_wave_address_d[2] ;
input \ff_wave_address_a[1] ;
input \ff_wave_address_b[1] ;
input \ff_wave_address_c[1] ;
input \ff_wave_address_d[1] ;
input \ff_wave_address_a[0] ;
input \ff_wave_address_b[0] ;
input \ff_wave_address_c[0] ;
input \ff_wave_address_d[0] ;
output n3_11;
output n3_13;
output n3_15;
output n3_17;
output n3_19;
wire n3_11;
wire n3_13;
wire n3_15;
wire n3_17;
wire n3_19;
wire n1_13;
wire n2_11;
wire n1_15;
wire n2_13;
wire n1_17;
wire n2_15;
wire n1_19;
wire n2_17;
wire n1_21;
wire n2_19;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins4911 (
.I0(n1_13),
.I1(n2_11),
.S0(\ff_active[1] ),
.O(n3_11) 
);
MUX2_LUT5 n3_ins4912 (
.I0(n1_15),
.I1(n2_13),
.S0(\ff_active[1] ),
.O(n3_13) 
);
MUX2_LUT5 n3_ins4913 (
.I0(n1_17),
.I1(n2_15),
.S0(\ff_active[1] ),
.O(n3_15) 
);
MUX2_LUT5 n3_ins4914 (
.I0(n1_19),
.I1(n2_17),
.S0(\ff_active[1] ),
.O(n3_17) 
);
MUX2_LUT5 n3_ins4915 (
.I0(n1_21),
.I1(n2_19),
.S0(\ff_active[1] ),
.O(n3_19) 
);
LUT3 n1_ins4934 (
.I0(\ff_wave_address_a[4] ),
.I1(\ff_wave_address_b[4] ),
.I2(\ff_active[0] ),
.F(n1_13) 
);
defparam n1_ins4934.INIT=8'hCA;
LUT3 n2_ins4935 (
.I0(\ff_wave_address_c[4] ),
.I1(\ff_wave_address_d[4] ),
.I2(\ff_active[0] ),
.F(n2_11) 
);
defparam n2_ins4935.INIT=8'hCA;
LUT3 n1_ins4936 (
.I0(\ff_wave_address_a[3] ),
.I1(\ff_wave_address_b[3] ),
.I2(\ff_active[0] ),
.F(n1_15) 
);
defparam n1_ins4936.INIT=8'hCA;
LUT3 n2_ins4937 (
.I0(\ff_wave_address_c[3] ),
.I1(\ff_wave_address_d[3] ),
.I2(\ff_active[0] ),
.F(n2_13) 
);
defparam n2_ins4937.INIT=8'hCA;
LUT3 n1_ins4938 (
.I0(\ff_wave_address_a[2] ),
.I1(\ff_wave_address_b[2] ),
.I2(\ff_active[0] ),
.F(n1_17) 
);
defparam n1_ins4938.INIT=8'hCA;
LUT3 n2_ins4939 (
.I0(\ff_wave_address_c[2] ),
.I1(\ff_wave_address_d[2] ),
.I2(\ff_active[0] ),
.F(n2_15) 
);
defparam n2_ins4939.INIT=8'hCA;
LUT3 n1_ins4940 (
.I0(\ff_wave_address_a[1] ),
.I1(\ff_wave_address_b[1] ),
.I2(\ff_active[0] ),
.F(n1_19) 
);
defparam n1_ins4940.INIT=8'hCA;
LUT3 n2_ins4941 (
.I0(\ff_wave_address_c[1] ),
.I1(\ff_wave_address_d[1] ),
.I2(\ff_active[0] ),
.F(n2_17) 
);
defparam n2_ins4941.INIT=8'hCA;
LUT3 n1_ins4942 (
.I0(\ff_wave_address_a[0] ),
.I1(\ff_wave_address_b[0] ),
.I2(\ff_active[0] ),
.F(n1_21) 
);
defparam n1_ins4942.INIT=8'hCA;
LUT3 n2_ins4943 (
.I0(\ff_wave_address_c[0] ),
.I1(\ff_wave_address_d[0] ),
.I2(\ff_active[0] ),
.F(n2_19) 
);
defparam n2_ins4943.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0  (clk_3,n42,\ff_active[0] ,ff_wave_reset,n283,n145,\ff_reg_frequency_count_e0[0] ,\ff_active[2] ,n3,\ff_reg_frequency_count_e0[1] ,n3_45,\ff_reg_frequency_count_e0[2] ,n3_43,\ff_reg_frequency_count_e0[3] ,n3_41,\ff_reg_frequency_count_e0[4] ,n3_39,n908,\ff_active[1] ,slot_a_5,n891,n891_13,\w_sram_a0[4] ,\w_sram_a0[0] ,\w_sram_a0[1] ,\w_sram_a0[2] ,\w_sram_a0[3] ,n1437,n1437_11,slot_a_13,slot_a_11,slot_a_9,slot_a_7,n952,\ff_reg_frequency_count_e0[6] ,n3_29,n3_37,n3_33,\ff_reg_frequency_count_e0[5] ,\ff_reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e0[8] ,n3_25,n3_27,n3_31,\ff_reg_frequency_count_e0[9] ,n3_35,reg_scci_enable,\ff_wave_address_e[4] ,\ff_wave_address_e[3] ,\ff_wave_address_e[2] ,\ff_wave_address_e[1] ,\ff_wave_address_e[0] ,n545,n535,n535_7,n545_9,n545_11,wave_update,n3_11,n3_13,n3_15,n3_17,n3_19);
input clk_3;
input n42;
input \ff_active[0] ;
input ff_wave_reset;
input n283;
input n145;
input \ff_reg_frequency_count_e0[0] ;
input \ff_active[2] ;
input n3;
input \ff_reg_frequency_count_e0[1] ;
input n3_45;
input \ff_reg_frequency_count_e0[2] ;
input n3_43;
input \ff_reg_frequency_count_e0[3] ;
input n3_41;
input \ff_reg_frequency_count_e0[4] ;
input n3_39;
input n908;
input \ff_active[1] ;
input slot_a_5;
input n891;
input n891_13;
input \w_sram_a0[4] ;
input \w_sram_a0[0] ;
input \w_sram_a0[1] ;
input \w_sram_a0[2] ;
input \w_sram_a0[3] ;
input n1437;
input n1437_11;
input slot_a_13;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input n952;
input \ff_reg_frequency_count_e0[6] ;
input n3_29;
input n3_37;
input n3_33;
input \ff_reg_frequency_count_e0[5] ;
input \ff_reg_frequency_count_e0[7] ;
input \ff_reg_frequency_count_e0[11] ;
input \ff_reg_frequency_count_e0[10] ;
input \ff_reg_frequency_count_e0[8] ;
input n3_25;
input n3_27;
input n3_31;
input \ff_reg_frequency_count_e0[9] ;
input n3_35;
input reg_scci_enable;
output \ff_wave_address_e[4] ;
output \ff_wave_address_e[3] ;
output \ff_wave_address_e[2] ;
output \ff_wave_address_e[1] ;
output \ff_wave_address_e[0] ;
output n545;
output n535;
output n535_7;
output n545_9;
output n545_11;
output wave_update;
output n3_11;
output n3_13;
output n3_15;
output n3_17;
output n3_19;
wire \ff_error_count_d[4] ;
wire \ff_error_count_d[3] ;
wire \ff_error_count_d[2] ;
wire \ff_error_count_d[1] ;
wire \ff_error_count_d[0] ;
wire \ff_error_count_e[4] ;
wire \ff_error_count_e[3] ;
wire \ff_error_count_e[2] ;
wire \ff_error_count_e[1] ;
wire \ff_error_count_e[0] ;
wire \ff_wave_address_a[3] ;
wire \ff_wave_address_a[2] ;
wire \ff_wave_address_a[1] ;
wire \ff_wave_address_a[0] ;
wire \ff_frequency_count_a[11] ;
wire \ff_frequency_count_a[10] ;
wire \ff_frequency_count_a[9] ;
wire \ff_frequency_count_a[8] ;
wire \ff_frequency_count_a[7] ;
wire \ff_frequency_count_a[6] ;
wire \ff_frequency_count_a[5] ;
wire \ff_frequency_count_a[4] ;
wire \ff_frequency_count_a[3] ;
wire \ff_frequency_count_a[2] ;
wire \ff_frequency_count_a[1] ;
wire \ff_frequency_count_a[0] ;
wire \ff_wave_address_b[4] ;
wire \ff_wave_address_b[3] ;
wire \ff_wave_address_b[2] ;
wire \ff_wave_address_b[1] ;
wire \ff_wave_address_b[0] ;
wire \ff_frequency_count_b[11] ;
wire \ff_frequency_count_b[10] ;
wire \ff_frequency_count_b[9] ;
wire \ff_frequency_count_b[8] ;
wire \ff_frequency_count_b[7] ;
wire \ff_frequency_count_b[6] ;
wire \ff_frequency_count_b[5] ;
wire \ff_frequency_count_b[4] ;
wire \ff_frequency_count_b[3] ;
wire \ff_frequency_count_b[2] ;
wire \ff_frequency_count_b[1] ;
wire \ff_frequency_count_b[0] ;
wire \ff_wave_address_c[4] ;
wire \ff_wave_address_c[3] ;
wire \ff_wave_address_c[2] ;
wire \ff_wave_address_c[1] ;
wire \ff_wave_address_c[0] ;
wire \ff_frequency_count_c[11] ;
wire \ff_frequency_count_c[10] ;
wire \ff_frequency_count_c[9] ;
wire \ff_frequency_count_c[8] ;
wire \ff_frequency_count_c[7] ;
wire \ff_frequency_count_c[6] ;
wire \ff_frequency_count_c[5] ;
wire \ff_frequency_count_c[4] ;
wire \ff_frequency_count_c[3] ;
wire \ff_frequency_count_c[2] ;
wire \ff_frequency_count_c[1] ;
wire \ff_frequency_count_c[0] ;
wire \ff_wave_address_d[4] ;
wire \ff_wave_address_d[3] ;
wire \ff_wave_address_d[2] ;
wire \ff_wave_address_d[1] ;
wire \ff_wave_address_d[0] ;
wire \ff_frequency_count_d[11] ;
wire \ff_frequency_count_d[10] ;
wire \ff_frequency_count_d[9] ;
wire \ff_frequency_count_d[8] ;
wire \ff_frequency_count_d[7] ;
wire \ff_frequency_count_d[6] ;
wire \ff_frequency_count_d[5] ;
wire \ff_frequency_count_d[4] ;
wire \ff_frequency_count_d[3] ;
wire \ff_frequency_count_d[2] ;
wire \ff_frequency_count_d[1] ;
wire \ff_frequency_count_d[0] ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire \ff_frequency_count_e[11] ;
wire \ff_frequency_count_e[10] ;
wire \ff_frequency_count_e[9] ;
wire \ff_frequency_count_e[8] ;
wire \ff_frequency_count_e[7] ;
wire \ff_frequency_count_e[6] ;
wire \ff_frequency_count_e[5] ;
wire \ff_frequency_count_e[4] ;
wire \ff_frequency_count_e[3] ;
wire \ff_frequency_count_e[2] ;
wire \ff_frequency_count_e[1] ;
wire \ff_frequency_count_e[0] ;
wire \ff_wave_address_a[4] ;
wire \w_next_error_count[0]_1 ;
wire \w_next_error_count[0]_1_0_COUT ;
wire \w_next_error_count[1]_1 ;
wire \w_next_error_count[1]_1_0_COUT ;
wire \w_next_error_count[2]_1 ;
wire \w_next_error_count[2]_1_0_COUT ;
wire \w_next_error_count[3]_1 ;
wire \w_next_error_count[3]_1_0_COUT ;
wire \w_next_error_count[4]_1 ;
wire \w_next_error_count[4]_1_0_COUT ;
wire \w_error_count[4] ;
wire \w_error_count[3] ;
wire \w_error_count[2] ;
wire \w_error_count[1] ;
wire \w_error_count[0] ;
wire \ff_wave_address_a[3]_13 ;
wire \ff_wave_address_b[4]_13 ;
wire \ff_wave_address_c[4]_13 ;
wire \ff_wave_address_d[4]_13 ;
wire \ff_wave_address_e[4]_13 ;
wire \w_next_error_count[0]_1_5 ;
wire \w_next_error_count[1]_1_5 ;
wire \w_next_error_count[2]_1_5 ;
wire \w_next_error_count[3]_1_5 ;
wire \w_next_error_count[4]_1_5 ;
wire n292;
wire n291;
wire n290;
wire n289;
wire n311;
wire n309;
wire n308;
wire n307;
wire wave_update_7;
wire n545_5;
wire n545;
wire n535;
wire n535_7;
wire \ff_wave_address_a[3]_15 ;
wire \ff_wave_address_a[3]_17 ;
wire \ff_wave_address_b[4]_15 ;
wire \ff_wave_address_c[4]_15 ;
wire n107_7;
wire n369_7;
wire n368_7;
wire n367_7;
wire n389_7;
wire n388_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n384_7;
wire n383_7;
wire n382_7;
wire n381_7;
wire n380_7;
wire n379_7;
wire n378_7;
wire wave_update_9;
wire wave_update_11;
wire n545_9;
wire n545_11;
wire n535_9;
wire \ff_wave_address_a[3]_19 ;
wire \ff_wave_address_b[4]_17 ;
wire \ff_wave_address_c[4]_17 ;
wire n107_9;
wire n368_9;
wire n367_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n385_11;
wire n384_11;
wire n383_9;
wire n383_11;
wire n382_9;
wire n381_9;
wire n381_11;
wire n380_11;
wire n379_9;
wire n379_11;
wire n378_9;
wire wave_update_13;
wire wave_update_15;
wire wave_update_17;
wire wave_update_19;
wire wave_update_21;
wire wave_update_23;
wire n387_13;
wire n387_15;
wire n386_11;
wire wave_update_25;
wire wave_update_27;
wire wave_update_29;
wire wave_update_31;
wire wave_update_33;
wire wave_update_35;
wire wave_update_37;
wire wave_update_39;
wire wave_update_41;
wire wave_update_43;
wire wave_update_45;
wire wave_update;
wire \ff_wave_address_b[4]_19 ;
wire wave_update_51;
wire n118;
wire n119;
wire n120;
wire n121;
wire n122;
wire n129;
wire n179;
wire n180;
wire n181;
wire n182;
wire n183;
wire n190;
wire n240;
wire n241;
wire n242;
wire n243;
wire n244;
wire n251;
wire n302;
wire n303;
wire n304;
wire n305;
wire n306;
wire n313;
wire n378;
wire n379;
wire n380;
wire n381;
wire n382;
wire n389;
wire n111;
wire n171;
wire n232;
wire n293;
wire n370;
wire n383;
wire n384;
wire n385;
wire n386;
wire n387;
wire n388;
wire n366;
wire n367;
wire n368;
wire n369;
wire \ff_wave_address_e[4]_15 ;
wire n545_13;
wire \ff_wave_address_d[4]_15 ;
wire n535_11;
wire \ff_wave_address_c[4]_19 ;
wire \ff_wave_address_a[3]_21 ;
wire n123;
wire n124;
wire n125;
wire n126;
wire n127;
wire n128;
wire n108;
wire n109;
wire n110;
wire n107;
wire n184;
wire n185;
wire n186;
wire n187;
wire n188;
wire n189;
wire n167;
wire n168;
wire n169;
wire n170;
wire n245;
wire n246;
wire n247;
wire n248;
wire n249;
wire n250;
wire n228;
wire n229;
wire n230;
wire n231;
wire n312;
wire n310;
wire n380_15;
wire n384_15;
wire n387_19;
wire n3_25_0;
wire n3_27_1;
wire n3_29_2;
wire n3_31_3;
wire n3_33_4;
wire n3_35_5;
wire n3_37_6;
wire n3_39_7;
wire n3_41_8;
wire n3_43_9;
wire n3_45_10;
wire n3_47;
wire n3_11;
wire n3_13;
wire n3_15;
wire n3_17;
wire n3_19;
wire VCC;
wire GND;
DFFCE \ff_error_count_d[4]_ins3888  (
.D(\w_next_error_count[4]_1 ),
.CLK(clk_3),
.CE(n535_11),
.CLEAR(n42),
.Q(\ff_error_count_d[4] ) 
);
DFFCE \ff_error_count_d[3]_ins3889  (
.D(\w_next_error_count[3]_1 ),
.CLK(clk_3),
.CE(n535_11),
.CLEAR(n42),
.Q(\ff_error_count_d[3] ) 
);
DFFCE \ff_error_count_d[2]_ins3890  (
.D(\w_next_error_count[2]_1 ),
.CLK(clk_3),
.CE(n535_11),
.CLEAR(n42),
.Q(\ff_error_count_d[2] ) 
);
DFFCE \ff_error_count_d[1]_ins3891  (
.D(\w_next_error_count[1]_1 ),
.CLK(clk_3),
.CE(n535_11),
.CLEAR(n42),
.Q(\ff_error_count_d[1] ) 
);
DFFCE \ff_error_count_d[0]_ins3892  (
.D(\w_next_error_count[0]_1 ),
.CLK(clk_3),
.CE(n535_11),
.CLEAR(n42),
.Q(\ff_error_count_d[0] ) 
);
DFFCE \ff_error_count_e[4]_ins3910  (
.D(\w_next_error_count[4]_1 ),
.CLK(clk_3),
.CE(n545_13),
.CLEAR(n42),
.Q(\ff_error_count_e[4] ) 
);
DFFCE \ff_error_count_e[3]_ins3911  (
.D(\w_next_error_count[3]_1 ),
.CLK(clk_3),
.CE(n545_13),
.CLEAR(n42),
.Q(\ff_error_count_e[3] ) 
);
DFFCE \ff_error_count_e[2]_ins3912  (
.D(\w_next_error_count[2]_1 ),
.CLK(clk_3),
.CE(n545_13),
.CLEAR(n42),
.Q(\ff_error_count_e[2] ) 
);
DFFCE \ff_error_count_e[1]_ins3913  (
.D(\w_next_error_count[1]_1 ),
.CLK(clk_3),
.CE(n545_13),
.CLEAR(n42),
.Q(\ff_error_count_e[1] ) 
);
DFFCE \ff_error_count_e[0]_ins3914  (
.D(\w_next_error_count[0]_1 ),
.CLK(clk_3),
.CE(n545_13),
.CLEAR(n42),
.Q(\ff_error_count_e[0] ) 
);
DFFCE \ff_wave_address_a[3]_ins4104  (
.D(n108),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_a[3] ) 
);
defparam \ff_wave_address_a[3]_ins4104 .INIT=1'b0;
DFFCE \ff_wave_address_a[2]_ins4107  (
.D(n109),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_a[2] ) 
);
defparam \ff_wave_address_a[2]_ins4107 .INIT=1'b0;
DFFCE \ff_wave_address_a[1]_ins4110  (
.D(n110),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_a[1] ) 
);
defparam \ff_wave_address_a[1]_ins4110 .INIT=1'b0;
DFFCE \ff_wave_address_a[0]_ins4113  (
.D(n111),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_a[0] ) 
);
defparam \ff_wave_address_a[0]_ins4113 .INIT=1'b0;
DFFCE \ff_frequency_count_a[11]_ins4116  (
.D(n118),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_21 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[11] ) 
);
defparam \ff_frequency_count_a[11]_ins4116 .INIT=1'b0;
DFFCE \ff_frequency_count_a[10]_ins4119  (
.D(n119),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_21 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[10] ) 
);
defparam \ff_frequency_count_a[10]_ins4119 .INIT=1'b0;
DFFCE \ff_frequency_count_a[9]_ins4122  (
.D(n120),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_21 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[9] ) 
);
defparam \ff_frequency_count_a[9]_ins4122 .INIT=1'b0;
DFFCE \ff_frequency_count_a[8]_ins4125  (
.D(n121),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_21 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[8] ) 
);
defparam \ff_frequency_count_a[8]_ins4125 .INIT=1'b0;
DFFCE \ff_frequency_count_a[7]_ins4128  (
.D(n122),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_21 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[7] ) 
);
defparam \ff_frequency_count_a[7]_ins4128 .INIT=1'b0;
DFFCE \ff_frequency_count_a[6]_ins4131  (
.D(n123),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_21 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[6] ) 
);
defparam \ff_frequency_count_a[6]_ins4131 .INIT=1'b0;
DFFCE \ff_frequency_count_a[5]_ins4134  (
.D(n124),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_21 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[5] ) 
);
defparam \ff_frequency_count_a[5]_ins4134 .INIT=1'b0;
DFFCE \ff_frequency_count_a[4]_ins4137  (
.D(n125),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_21 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[4] ) 
);
defparam \ff_frequency_count_a[4]_ins4137 .INIT=1'b0;
DFFCE \ff_frequency_count_a[3]_ins4140  (
.D(n126),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_21 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[3] ) 
);
defparam \ff_frequency_count_a[3]_ins4140 .INIT=1'b0;
DFFCE \ff_frequency_count_a[2]_ins4143  (
.D(n127),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_21 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[2] ) 
);
defparam \ff_frequency_count_a[2]_ins4143 .INIT=1'b0;
DFFCE \ff_frequency_count_a[1]_ins4146  (
.D(n128),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_21 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[1] ) 
);
defparam \ff_frequency_count_a[1]_ins4146 .INIT=1'b0;
DFFCE \ff_frequency_count_a[0]_ins4149  (
.D(n129),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_21 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[0] ) 
);
defparam \ff_frequency_count_a[0]_ins4149 .INIT=1'b0;
DFFCE \ff_wave_address_b[4]_ins4152  (
.D(n167),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_b[4] ) 
);
defparam \ff_wave_address_b[4]_ins4152 .INIT=1'b0;
DFFCE \ff_wave_address_b[3]_ins4155  (
.D(n168),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_b[3] ) 
);
defparam \ff_wave_address_b[3]_ins4155 .INIT=1'b0;
DFFCE \ff_wave_address_b[2]_ins4158  (
.D(n169),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_b[2] ) 
);
defparam \ff_wave_address_b[2]_ins4158 .INIT=1'b0;
DFFCE \ff_wave_address_b[1]_ins4161  (
.D(n170),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_b[1] ) 
);
defparam \ff_wave_address_b[1]_ins4161 .INIT=1'b0;
DFFCE \ff_wave_address_b[0]_ins4164  (
.D(n171),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_b[0] ) 
);
defparam \ff_wave_address_b[0]_ins4164 .INIT=1'b0;
DFFCE \ff_frequency_count_b[11]_ins4167  (
.D(n179),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[11] ) 
);
defparam \ff_frequency_count_b[11]_ins4167 .INIT=1'b0;
DFFCE \ff_frequency_count_b[10]_ins4170  (
.D(n180),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[10] ) 
);
defparam \ff_frequency_count_b[10]_ins4170 .INIT=1'b0;
DFFCE \ff_frequency_count_b[9]_ins4173  (
.D(n181),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[9] ) 
);
defparam \ff_frequency_count_b[9]_ins4173 .INIT=1'b0;
DFFCE \ff_frequency_count_b[8]_ins4176  (
.D(n182),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[8] ) 
);
defparam \ff_frequency_count_b[8]_ins4176 .INIT=1'b0;
DFFCE \ff_frequency_count_b[7]_ins4179  (
.D(n183),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[7] ) 
);
defparam \ff_frequency_count_b[7]_ins4179 .INIT=1'b0;
DFFCE \ff_frequency_count_b[6]_ins4182  (
.D(n184),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[6] ) 
);
defparam \ff_frequency_count_b[6]_ins4182 .INIT=1'b0;
DFFCE \ff_frequency_count_b[5]_ins4185  (
.D(n185),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[5] ) 
);
defparam \ff_frequency_count_b[5]_ins4185 .INIT=1'b0;
DFFCE \ff_frequency_count_b[4]_ins4188  (
.D(n186),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[4] ) 
);
defparam \ff_frequency_count_b[4]_ins4188 .INIT=1'b0;
DFFCE \ff_frequency_count_b[3]_ins4191  (
.D(n187),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[3] ) 
);
defparam \ff_frequency_count_b[3]_ins4191 .INIT=1'b0;
DFFCE \ff_frequency_count_b[2]_ins4194  (
.D(n188),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[2] ) 
);
defparam \ff_frequency_count_b[2]_ins4194 .INIT=1'b0;
DFFCE \ff_frequency_count_b[1]_ins4197  (
.D(n189),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[1] ) 
);
defparam \ff_frequency_count_b[1]_ins4197 .INIT=1'b0;
DFFCE \ff_frequency_count_b[0]_ins4200  (
.D(n190),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[0] ) 
);
defparam \ff_frequency_count_b[0]_ins4200 .INIT=1'b0;
DFFCE \ff_wave_address_c[4]_ins4203  (
.D(n228),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_c[4] ) 
);
defparam \ff_wave_address_c[4]_ins4203 .INIT=1'b0;
DFFCE \ff_wave_address_c[3]_ins4206  (
.D(n229),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_c[3] ) 
);
defparam \ff_wave_address_c[3]_ins4206 .INIT=1'b0;
DFFCE \ff_wave_address_c[2]_ins4209  (
.D(n230),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_c[2] ) 
);
defparam \ff_wave_address_c[2]_ins4209 .INIT=1'b0;
DFFCE \ff_wave_address_c[1]_ins4212  (
.D(n231),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_c[1] ) 
);
defparam \ff_wave_address_c[1]_ins4212 .INIT=1'b0;
DFFCE \ff_wave_address_c[0]_ins4215  (
.D(n232),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_c[0] ) 
);
defparam \ff_wave_address_c[0]_ins4215 .INIT=1'b0;
DFFCE \ff_frequency_count_c[11]_ins4218  (
.D(n240),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[11] ) 
);
defparam \ff_frequency_count_c[11]_ins4218 .INIT=1'b0;
DFFCE \ff_frequency_count_c[10]_ins4221  (
.D(n241),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[10] ) 
);
defparam \ff_frequency_count_c[10]_ins4221 .INIT=1'b0;
DFFCE \ff_frequency_count_c[9]_ins4224  (
.D(n242),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[9] ) 
);
defparam \ff_frequency_count_c[9]_ins4224 .INIT=1'b0;
DFFCE \ff_frequency_count_c[8]_ins4227  (
.D(n243),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[8] ) 
);
defparam \ff_frequency_count_c[8]_ins4227 .INIT=1'b0;
DFFCE \ff_frequency_count_c[7]_ins4230  (
.D(n244),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[7] ) 
);
defparam \ff_frequency_count_c[7]_ins4230 .INIT=1'b0;
DFFCE \ff_frequency_count_c[6]_ins4233  (
.D(n245),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[6] ) 
);
defparam \ff_frequency_count_c[6]_ins4233 .INIT=1'b0;
DFFCE \ff_frequency_count_c[5]_ins4236  (
.D(n246),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[5] ) 
);
defparam \ff_frequency_count_c[5]_ins4236 .INIT=1'b0;
DFFCE \ff_frequency_count_c[4]_ins4239  (
.D(n247),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[4] ) 
);
defparam \ff_frequency_count_c[4]_ins4239 .INIT=1'b0;
DFFCE \ff_frequency_count_c[3]_ins4242  (
.D(n248),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[3] ) 
);
defparam \ff_frequency_count_c[3]_ins4242 .INIT=1'b0;
DFFCE \ff_frequency_count_c[2]_ins4245  (
.D(n249),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[2] ) 
);
defparam \ff_frequency_count_c[2]_ins4245 .INIT=1'b0;
DFFCE \ff_frequency_count_c[1]_ins4248  (
.D(n250),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[1] ) 
);
defparam \ff_frequency_count_c[1]_ins4248 .INIT=1'b0;
DFFCE \ff_frequency_count_c[0]_ins4251  (
.D(n251),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_19 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[0] ) 
);
defparam \ff_frequency_count_c[0]_ins4251 .INIT=1'b0;
DFFCE \ff_wave_address_d[4]_ins4254  (
.D(n289),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_d[4] ) 
);
defparam \ff_wave_address_d[4]_ins4254 .INIT=1'b0;
DFFCE \ff_wave_address_d[3]_ins4257  (
.D(n290),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_d[3] ) 
);
defparam \ff_wave_address_d[3]_ins4257 .INIT=1'b0;
DFFCE \ff_wave_address_d[2]_ins4260  (
.D(n291),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_d[2] ) 
);
defparam \ff_wave_address_d[2]_ins4260 .INIT=1'b0;
DFFCE \ff_wave_address_d[1]_ins4263  (
.D(n292),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_d[1] ) 
);
defparam \ff_wave_address_d[1]_ins4263 .INIT=1'b0;
DFFCE \ff_wave_address_d[0]_ins4266  (
.D(n293),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_d[0] ) 
);
defparam \ff_wave_address_d[0]_ins4266 .INIT=1'b0;
DFFCE \ff_frequency_count_d[11]_ins4269  (
.D(n302),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[11] ) 
);
defparam \ff_frequency_count_d[11]_ins4269 .INIT=1'b0;
DFFCE \ff_frequency_count_d[10]_ins4272  (
.D(n303),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[10] ) 
);
defparam \ff_frequency_count_d[10]_ins4272 .INIT=1'b0;
DFFCE \ff_frequency_count_d[9]_ins4275  (
.D(n304),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[9] ) 
);
defparam \ff_frequency_count_d[9]_ins4275 .INIT=1'b0;
DFFCE \ff_frequency_count_d[8]_ins4278  (
.D(n305),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[8] ) 
);
defparam \ff_frequency_count_d[8]_ins4278 .INIT=1'b0;
DFFCE \ff_frequency_count_d[7]_ins4281  (
.D(n306),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[7] ) 
);
defparam \ff_frequency_count_d[7]_ins4281 .INIT=1'b0;
DFFCE \ff_frequency_count_d[6]_ins4284  (
.D(n307),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[6] ) 
);
defparam \ff_frequency_count_d[6]_ins4284 .INIT=1'b0;
DFFCE \ff_frequency_count_d[5]_ins4287  (
.D(n308),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[5] ) 
);
defparam \ff_frequency_count_d[5]_ins4287 .INIT=1'b0;
DFFCE \ff_frequency_count_d[4]_ins4290  (
.D(n309),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[4] ) 
);
defparam \ff_frequency_count_d[4]_ins4290 .INIT=1'b0;
DFFCE \ff_frequency_count_d[3]_ins4293  (
.D(n310),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[3] ) 
);
defparam \ff_frequency_count_d[3]_ins4293 .INIT=1'b0;
DFFCE \ff_frequency_count_d[2]_ins4296  (
.D(n311),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[2] ) 
);
defparam \ff_frequency_count_d[2]_ins4296 .INIT=1'b0;
DFFCE \ff_frequency_count_d[1]_ins4299  (
.D(n312),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[1] ) 
);
defparam \ff_frequency_count_d[1]_ins4299 .INIT=1'b0;
DFFCE \ff_frequency_count_d[0]_ins4302  (
.D(n313),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[0] ) 
);
defparam \ff_frequency_count_d[0]_ins4302 .INIT=1'b0;
DFFCE \ff_wave_address_e[4]_ins4305  (
.D(n366),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_e[4] ) 
);
defparam \ff_wave_address_e[4]_ins4305 .INIT=1'b0;
DFFCE \ff_wave_address_e[3]_ins4308  (
.D(n367),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_e[3] ) 
);
defparam \ff_wave_address_e[3]_ins4308 .INIT=1'b0;
DFFCE \ff_wave_address_e[2]_ins4311  (
.D(n368),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_e[2] ) 
);
defparam \ff_wave_address_e[2]_ins4311 .INIT=1'b0;
DFFCE \ff_wave_address_e[1]_ins4314  (
.D(n369),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_e[1] ) 
);
defparam \ff_wave_address_e[1]_ins4314 .INIT=1'b0;
DFFCE \ff_wave_address_e[0]_ins4317  (
.D(n370),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_e[0] ) 
);
defparam \ff_wave_address_e[0]_ins4317 .INIT=1'b0;
DFFCE \ff_frequency_count_e[11]_ins4320  (
.D(n378),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[11] ) 
);
defparam \ff_frequency_count_e[11]_ins4320 .INIT=1'b0;
DFFCE \ff_frequency_count_e[10]_ins4323  (
.D(n379),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[10] ) 
);
defparam \ff_frequency_count_e[10]_ins4323 .INIT=1'b0;
DFFCE \ff_frequency_count_e[9]_ins4326  (
.D(n380),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[9] ) 
);
defparam \ff_frequency_count_e[9]_ins4326 .INIT=1'b0;
DFFCE \ff_frequency_count_e[8]_ins4329  (
.D(n381),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[8] ) 
);
defparam \ff_frequency_count_e[8]_ins4329 .INIT=1'b0;
DFFCE \ff_frequency_count_e[7]_ins4332  (
.D(n382),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[7] ) 
);
defparam \ff_frequency_count_e[7]_ins4332 .INIT=1'b0;
DFFCE \ff_frequency_count_e[6]_ins4335  (
.D(n383),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[6] ) 
);
defparam \ff_frequency_count_e[6]_ins4335 .INIT=1'b0;
DFFCE \ff_frequency_count_e[5]_ins4338  (
.D(n384),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[5] ) 
);
defparam \ff_frequency_count_e[5]_ins4338 .INIT=1'b0;
DFFCE \ff_frequency_count_e[4]_ins4341  (
.D(n385),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[4] ) 
);
defparam \ff_frequency_count_e[4]_ins4341 .INIT=1'b0;
DFFCE \ff_frequency_count_e[3]_ins4344  (
.D(n386),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[3] ) 
);
defparam \ff_frequency_count_e[3]_ins4344 .INIT=1'b0;
DFFCE \ff_frequency_count_e[2]_ins4347  (
.D(n387),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[2] ) 
);
defparam \ff_frequency_count_e[2]_ins4347 .INIT=1'b0;
DFFCE \ff_frequency_count_e[1]_ins4350  (
.D(n388),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[1] ) 
);
defparam \ff_frequency_count_e[1]_ins4350 .INIT=1'b0;
DFFCE \ff_frequency_count_e[0]_ins4353  (
.D(n389),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[0] ) 
);
defparam \ff_frequency_count_e[0]_ins4353 .INIT=1'b0;
DFFCE \ff_wave_address_a[4]_ins4356  (
.D(n107),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_a[4] ) 
);
defparam \ff_wave_address_a[4]_ins4356 .INIT=1'b0;
ALU \w_next_error_count[0]_1_ins4635  (
.I0(\w_error_count[0] ),
.I1(\w_next_error_count[0]_1_5 ),
.I3(GND),
.CIN(GND),
.SUM(\w_next_error_count[0]_1 ),
.COUT(\w_next_error_count[0]_1_0_COUT ) 
);
defparam \w_next_error_count[0]_1_ins4635 .ALU_MODE=0;
ALU \w_next_error_count[1]_1_ins4637  (
.I0(\w_error_count[1] ),
.I1(\w_next_error_count[1]_1_5 ),
.I3(GND),
.CIN(\w_next_error_count[0]_1_0_COUT ),
.SUM(\w_next_error_count[1]_1 ),
.COUT(\w_next_error_count[1]_1_0_COUT ) 
);
defparam \w_next_error_count[1]_1_ins4637 .ALU_MODE=0;
ALU \w_next_error_count[2]_1_ins4639  (
.I0(\w_error_count[2] ),
.I1(\w_next_error_count[2]_1_5 ),
.I3(GND),
.CIN(\w_next_error_count[1]_1_0_COUT ),
.SUM(\w_next_error_count[2]_1 ),
.COUT(\w_next_error_count[2]_1_0_COUT ) 
);
defparam \w_next_error_count[2]_1_ins4639 .ALU_MODE=0;
ALU \w_next_error_count[3]_1_ins4641  (
.I0(\w_error_count[3] ),
.I1(\w_next_error_count[3]_1_5 ),
.I3(GND),
.CIN(\w_next_error_count[2]_1_0_COUT ),
.SUM(\w_next_error_count[3]_1 ),
.COUT(\w_next_error_count[3]_1_0_COUT ) 
);
defparam \w_next_error_count[3]_1_ins4641 .ALU_MODE=0;
ALU \w_next_error_count[4]_1_ins4643  (
.I0(\w_error_count[4] ),
.I1(\w_next_error_count[4]_1_5 ),
.I3(GND),
.CIN(\w_next_error_count[3]_1_0_COUT ),
.SUM(\w_next_error_count[4]_1 ),
.COUT(\w_next_error_count[4]_1_0_COUT ) 
);
defparam \w_next_error_count[4]_1_ins4643 .ALU_MODE=0;
LUT3 \w_error_count[4]_ins4926  (
.I0(\ff_error_count_e[4] ),
.I1(\ff_error_count_d[4] ),
.I2(\ff_active[0] ),
.F(\w_error_count[4] ) 
);
defparam \w_error_count[4]_ins4926 .INIT=8'hCA;
LUT3 \w_error_count[3]_ins4927  (
.I0(\ff_error_count_e[3] ),
.I1(\ff_error_count_d[3] ),
.I2(\ff_active[0] ),
.F(\w_error_count[3] ) 
);
defparam \w_error_count[3]_ins4927 .INIT=8'hCA;
LUT3 \w_error_count[2]_ins4928  (
.I0(\ff_error_count_e[2] ),
.I1(\ff_error_count_d[2] ),
.I2(\ff_active[0] ),
.F(\w_error_count[2] ) 
);
defparam \w_error_count[2]_ins4928 .INIT=8'hCA;
LUT3 \w_error_count[1]_ins4929  (
.I0(\ff_error_count_e[1] ),
.I1(\ff_error_count_d[1] ),
.I2(\ff_active[0] ),
.F(\w_error_count[1] ) 
);
defparam \w_error_count[1]_ins4929 .INIT=8'hCA;
LUT3 \w_error_count[0]_ins4930  (
.I0(\ff_error_count_e[0] ),
.I1(\ff_error_count_d[0] ),
.I2(\ff_active[0] ),
.F(\w_error_count[0] ) 
);
defparam \w_error_count[0]_ins4930 .INIT=8'hCA;
LUT3 \ff_wave_address_a[3]_ins5044  (
.I0(\ff_wave_address_a[3]_15 ),
.I1(ff_wave_reset),
.I2(\ff_wave_address_a[3]_17 ),
.F(\ff_wave_address_a[3]_13 ) 
);
defparam \ff_wave_address_a[3]_ins5044 .INIT=8'hCA;
LUT3 \ff_wave_address_b[4]_ins5045  (
.I0(n283),
.I1(ff_wave_reset),
.I2(\ff_wave_address_b[4]_15 ),
.F(\ff_wave_address_b[4]_13 ) 
);
defparam \ff_wave_address_b[4]_ins5045 .INIT=8'hCA;
LUT3 \ff_wave_address_c[4]_ins5046  (
.I0(n145),
.I1(ff_wave_reset),
.I2(\ff_wave_address_c[4]_15 ),
.F(\ff_wave_address_c[4]_13 ) 
);
defparam \ff_wave_address_c[4]_ins5046 .INIT=8'hCA;
LUT3 \ff_wave_address_d[4]_ins5047  (
.I0(n535_7),
.I1(ff_wave_reset),
.I2(n535),
.F(\ff_wave_address_d[4]_13 ) 
);
defparam \ff_wave_address_d[4]_ins5047 .INIT=8'hCA;
LUT3 \ff_wave_address_e[4]_ins5048  (
.I0(n545),
.I1(ff_wave_reset),
.I2(n545_5),
.F(\ff_wave_address_e[4]_13 ) 
);
defparam \ff_wave_address_e[4]_ins5048 .INIT=8'hCA;
LUT4 \w_next_error_count[0]_1_ins5081  (
.I0(\ff_reg_frequency_count_e0[0] ),
.I1(n545),
.I2(\ff_active[2] ),
.I3(n3),
.F(\w_next_error_count[0]_1_5 ) 
);
defparam \w_next_error_count[0]_1_ins5081 .INIT=16'h7077;
LUT4 \w_next_error_count[1]_1_ins5082  (
.I0(\ff_reg_frequency_count_e0[1] ),
.I1(n545),
.I2(\ff_active[2] ),
.I3(n3_45),
.F(\w_next_error_count[1]_1_5 ) 
);
defparam \w_next_error_count[1]_1_ins5082 .INIT=16'h7077;
LUT4 \w_next_error_count[2]_1_ins5083  (
.I0(\ff_reg_frequency_count_e0[2] ),
.I1(n545),
.I2(\ff_active[2] ),
.I3(n3_43),
.F(\w_next_error_count[2]_1_5 ) 
);
defparam \w_next_error_count[2]_1_ins5083 .INIT=16'h7077;
LUT4 \w_next_error_count[3]_1_ins5084  (
.I0(\ff_reg_frequency_count_e0[3] ),
.I1(n545),
.I2(\ff_active[2] ),
.I3(n3_41),
.F(\w_next_error_count[3]_1_5 ) 
);
defparam \w_next_error_count[3]_1_ins5084 .INIT=16'h7077;
LUT4 \w_next_error_count[4]_1_ins5085  (
.I0(\ff_reg_frequency_count_e0[4] ),
.I1(n545),
.I2(\ff_active[2] ),
.I3(n3_39),
.F(\w_next_error_count[4]_1_5 ) 
);
defparam \w_next_error_count[4]_1_ins5085 .INIT=16'h7077;
LUT2 n292_ins5093 (
.I0(n535),
.I1(n369_7),
.F(n292) 
);
defparam n292_ins5093.INIT=4'h1;
LUT2 n291_ins5094 (
.I0(n535),
.I1(n368_7),
.F(n291) 
);
defparam n291_ins5094.INIT=4'h1;
LUT2 n290_ins5095 (
.I0(n535),
.I1(n367_7),
.F(n290) 
);
defparam n290_ins5095.INIT=4'h1;
LUT2 n289_ins5096 (
.I0(n535),
.I1(n107_7),
.F(n289) 
);
defparam n289_ins5096.INIT=4'h1;
LUT2 n311_ins5126 (
.I0(n535),
.I1(n387_7),
.F(n311) 
);
defparam n311_ins5126.INIT=4'h4;
LUT2 n309_ins5128 (
.I0(n535),
.I1(n385_7),
.F(n309) 
);
defparam n309_ins5128.INIT=4'h4;
LUT2 n308_ins5129 (
.I0(n535),
.I1(n384_7),
.F(n308) 
);
defparam n308_ins5129.INIT=4'h4;
LUT2 n307_ins5130 (
.I0(n535),
.I1(n383_7),
.F(n307) 
);
defparam n307_ins5130.INIT=4'h4;
LUT2 wave_update_ins5203 (
.I0(wave_update_9),
.I1(wave_update_11),
.F(wave_update_7) 
);
defparam wave_update_ins5203.INIT=4'h8;
LUT3 n545_ins5204 (
.I0(n545_9),
.I1(n908),
.I2(n545_11),
.F(n545_5) 
);
defparam n545_ins5204.INIT=8'h40;
LUT3 n545_ins5205 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(n545) 
);
defparam n545_ins5205.INIT=8'h10;
LUT4 n535_ins5206 (
.I0(n545_9),
.I1(slot_a_5),
.I2(n891),
.I3(n535_9),
.F(n535) 
);
defparam n535_ins5206.INIT=16'h4000;
LUT3 n535_ins5207 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n535_7) 
);
defparam n535_ins5207.INIT=8'h40;
LUT3 \ff_wave_address_a[3]_ins5235  (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(\ff_wave_address_a[3]_15 ) 
);
defparam \ff_wave_address_a[3]_ins5235 .INIT=8'h01;
LUT3 \ff_wave_address_a[3]_ins5236  (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_a[3]_19 ),
.F(\ff_wave_address_a[3]_17 ) 
);
defparam \ff_wave_address_a[3]_ins5236 .INIT=8'h40;
LUT3 \ff_wave_address_b[4]_ins5237  (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_b[4]_17 ),
.F(\ff_wave_address_b[4]_15 ) 
);
defparam \ff_wave_address_b[4]_ins5237 .INIT=8'h40;
LUT3 \ff_wave_address_c[4]_ins5238  (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_c[4]_17 ),
.F(\ff_wave_address_c[4]_15 ) 
);
defparam \ff_wave_address_c[4]_ins5238 .INIT=8'h40;
LUT4 n107_ins5253 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n107_9),
.I3(\w_sram_a0[4] ),
.F(n107_7) 
);
defparam n107_ins5253.INIT=16'h7F80;
LUT4 n369_ins5254 (
.I0(\w_sram_a0[0] ),
.I1(wave_update_9),
.I2(wave_update_11),
.I3(\w_sram_a0[1] ),
.F(n369_7) 
);
defparam n369_ins5254.INIT=16'hBF40;
LUT4 n368_ins5255 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n368_9),
.I3(\w_sram_a0[2] ),
.F(n368_7) 
);
defparam n368_ins5255.INIT=16'h7F80;
LUT4 n367_ins5256 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n367_9),
.I3(\w_sram_a0[3] ),
.F(n367_7) 
);
defparam n367_ins5256.INIT=16'h7F80;
LUT4 n389_ins5257 (
.I0(\ff_frequency_count_e[0] ),
.I1(n545),
.I2(\ff_active[2] ),
.I3(n3_47),
.F(n389_7) 
);
defparam n389_ins5257.INIT=16'h7077;
LUT3 n388_ins5258 (
.I0(wave_update_11),
.I1(wave_update_9),
.I2(n388_9),
.F(n388_7) 
);
defparam n388_ins5258.INIT=8'h70;
LUT4 n387_ins5259 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n387_9),
.I3(n387_19),
.F(n387_7) 
);
defparam n387_ins5259.INIT=16'h7007;
LUT3 n386_ins5260 (
.I0(wave_update_11),
.I1(wave_update_9),
.I2(n386_9),
.F(n386_7) 
);
defparam n386_ins5260.INIT=8'h70;
LUT4 n385_ins5261 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n385_9),
.I3(n385_11),
.F(n385_7) 
);
defparam n385_ins5261.INIT=16'h0770;
LUT4 n384_ins5262 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n384_15),
.I3(n384_11),
.F(n384_7) 
);
defparam n384_ins5262.INIT=16'h0770;
LUT4 n383_ins5263 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n383_9),
.I3(n383_11),
.F(n383_7) 
);
defparam n383_ins5263.INIT=16'h0770;
LUT3 n382_ins5264 (
.I0(n383_11),
.I1(n383_9),
.I2(n382_9),
.F(n382_7) 
);
defparam n382_ins5264.INIT=8'h78;
LUT3 n381_ins5265 (
.I0(n384_15),
.I1(n381_9),
.I2(n381_11),
.F(n381_7) 
);
defparam n381_ins5265.INIT=8'h78;
LUT4 n380_ins5266 (
.I0(n385_9),
.I1(n381_9),
.I2(n380_15),
.I3(n380_11),
.F(n380_7) 
);
defparam n380_ins5266.INIT=16'h7F80;
LUT4 n379_ins5267 (
.I0(n385_9),
.I1(n381_9),
.I2(n379_9),
.I3(n379_11),
.F(n379_7) 
);
defparam n379_ins5267.INIT=16'h7F80;
LUT4 n378_ins5268 (
.I0(\ff_frequency_count_e[11] ),
.I1(n3_25_0),
.I2(\ff_active[2] ),
.I3(n378_9),
.F(n378_7) 
);
defparam n378_ins5268.INIT=16'h53AC;
LUT4 wave_update_ins5272 (
.I0(wave_update_13),
.I1(wave_update_15),
.I2(\w_next_error_count[0]_1_5 ),
.I3(n389_7),
.F(wave_update_9) 
);
defparam wave_update_ins5272.INIT=16'h1001;
LUT4 wave_update_ins5273 (
.I0(wave_update_17),
.I1(wave_update_19),
.I2(wave_update_21),
.I3(wave_update_23),
.F(wave_update_11) 
);
defparam wave_update_ins5273.INIT=16'h0001;
LUT3 n545_ins5274 (
.I0(n1437),
.I1(n1437_11),
.I2(slot_a_13),
.F(n545_9) 
);
defparam n545_ins5274.INIT=8'h07;
LUT3 n545_ins5275 (
.I0(slot_a_5),
.I1(slot_a_11),
.I2(slot_a_9),
.F(n545_11) 
);
defparam n545_ins5275.INIT=8'h10;
LUT2 n535_ins5276 (
.I0(slot_a_9),
.I1(slot_a_11),
.F(n535_9) 
);
defparam n535_ins5276.INIT=4'h1;
LUT3 \ff_wave_address_a[3]_ins5287  (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(n952),
.F(\ff_wave_address_a[3]_19 ) 
);
defparam \ff_wave_address_a[3]_ins5287 .INIT=8'h10;
LUT3 \ff_wave_address_b[4]_ins5288  (
.I0(slot_a_7),
.I1(slot_a_5),
.I2(n952),
.F(\ff_wave_address_b[4]_17 ) 
);
defparam \ff_wave_address_b[4]_ins5288 .INIT=8'h40;
LUT3 \ff_wave_address_c[4]_ins5289  (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(n952),
.F(\ff_wave_address_c[4]_17 ) 
);
defparam \ff_wave_address_c[4]_ins5289 .INIT=8'h40;
LUT4 n107_ins5317 (
.I0(\w_sram_a0[3] ),
.I1(\w_sram_a0[2] ),
.I2(\w_sram_a0[1] ),
.I3(\w_sram_a0[0] ),
.F(n107_9) 
);
defparam n107_ins5317.INIT=16'h0001;
LUT2 n368_ins5318 (
.I0(\w_sram_a0[1] ),
.I1(\w_sram_a0[0] ),
.F(n368_9) 
);
defparam n368_ins5318.INIT=4'h1;
LUT3 n367_ins5319 (
.I0(\w_sram_a0[2] ),
.I1(\w_sram_a0[1] ),
.I2(\w_sram_a0[0] ),
.F(n367_9) 
);
defparam n367_ins5319.INIT=8'h01;
LUT4 n388_ins5320 (
.I0(\ff_frequency_count_e[1] ),
.I1(n3_45_10),
.I2(\ff_active[2] ),
.I3(n389_7),
.F(n388_9) 
);
defparam n388_ins5320.INIT=16'hAC53;
LUT3 n387_ins5321 (
.I0(n3_43_9),
.I1(\ff_frequency_count_e[2] ),
.I2(\ff_active[2] ),
.F(n387_9) 
);
defparam n387_ins5321.INIT=8'hCA;
LUT3 n386_ins5323 (
.I0(n387_9),
.I1(n387_19),
.I2(n386_11),
.F(n386_9) 
);
defparam n386_ins5323.INIT=8'hD2;
LUT4 n385_ins5324 (
.I0(n387_15),
.I1(n387_13),
.I2(n387_9),
.I3(n386_11),
.F(n385_9) 
);
defparam n385_ins5324.INIT=16'hE000;
LUT3 n385_ins5325 (
.I0(n3_39_7),
.I1(\ff_frequency_count_e[4] ),
.I2(\ff_active[2] ),
.F(n385_11) 
);
defparam n385_ins5325.INIT=8'hCA;
LUT3 n384_ins5327 (
.I0(n3_37_6),
.I1(\ff_frequency_count_e[5] ),
.I2(\ff_active[2] ),
.F(n384_11) 
);
defparam n384_ins5327.INIT=8'hCA;
LUT3 n383_ins5328 (
.I0(n385_11),
.I1(n384_11),
.I2(n385_9),
.F(n383_9) 
);
defparam n383_ins5328.INIT=8'h80;
LUT3 n383_ins5329 (
.I0(n3_35_5),
.I1(\ff_frequency_count_e[6] ),
.I2(\ff_active[2] ),
.F(n383_11) 
);
defparam n383_ins5329.INIT=8'hCA;
LUT3 n382_ins5330 (
.I0(n3_33_4),
.I1(\ff_frequency_count_e[7] ),
.I2(\ff_active[2] ),
.F(n382_9) 
);
defparam n382_ins5330.INIT=8'hCA;
LUT3 n381_ins5331 (
.I0(n384_11),
.I1(n383_11),
.I2(n382_9),
.F(n381_9) 
);
defparam n381_ins5331.INIT=8'h80;
LUT3 n381_ins5332 (
.I0(n3_31_3),
.I1(\ff_frequency_count_e[8] ),
.I2(\ff_active[2] ),
.F(n381_11) 
);
defparam n381_ins5332.INIT=8'hCA;
LUT3 n380_ins5334 (
.I0(n3_29_2),
.I1(\ff_frequency_count_e[9] ),
.I2(\ff_active[2] ),
.F(n380_11) 
);
defparam n380_ins5334.INIT=8'hCA;
LUT3 n379_ins5335 (
.I0(n385_11),
.I1(n381_11),
.I2(n380_11),
.F(n379_9) 
);
defparam n379_ins5335.INIT=8'h80;
LUT3 n379_ins5336 (
.I0(n3_27_1),
.I1(\ff_frequency_count_e[10] ),
.I2(\ff_active[2] ),
.F(n379_11) 
);
defparam n379_ins5336.INIT=8'hCA;
LUT4 n378_ins5337 (
.I0(n379_11),
.I1(n381_9),
.I2(n379_9),
.I3(n385_9),
.F(n378_9) 
);
defparam n378_ins5337.INIT=16'h8000;
LUT3 wave_update_ins5338 (
.I0(wave_update_25),
.I1(wave_update_27),
.I2(\ff_active[2] ),
.F(wave_update_13) 
);
defparam wave_update_ins5338.INIT=8'h07;
LUT3 wave_update_ins5339 (
.I0(wave_update_29),
.I1(wave_update_31),
.I2(n545),
.F(wave_update_15) 
);
defparam wave_update_ins5339.INIT=8'h70;
LUT3 wave_update_ins5340 (
.I0(wave_update_33),
.I1(wave_update_35),
.I2(n545),
.F(wave_update_17) 
);
defparam wave_update_ins5340.INIT=8'h70;
LUT3 wave_update_ins5341 (
.I0(wave_update_37),
.I1(wave_update_39),
.I2(\ff_active[2] ),
.F(wave_update_19) 
);
defparam wave_update_ins5341.INIT=8'h07;
LUT4 wave_update_ins5342 (
.I0(wave_update_41),
.I1(\ff_reg_frequency_count_e0[6] ),
.I2(\ff_frequency_count_e[6] ),
.I3(n545),
.F(wave_update_21) 
);
defparam wave_update_ins5342.INIT=16'h7D00;
LUT4 wave_update_ins5343 (
.I0(wave_update_43),
.I1(n3_29_2),
.I2(n3_29),
.I3(\ff_active[2] ),
.F(wave_update_23) 
);
defparam wave_update_ins5343.INIT=16'h007D;
LUT3 n387_ins5351 (
.I0(\ff_active[2] ),
.I1(\ff_frequency_count_e[1] ),
.I2(\ff_frequency_count_e[0] ),
.F(n387_13) 
);
defparam n387_ins5351.INIT=8'h80;
LUT3 n387_ins5352 (
.I0(\ff_active[2] ),
.I1(n3_45_10),
.I2(n3_47),
.F(n387_15) 
);
defparam n387_ins5352.INIT=8'h40;
LUT3 n386_ins5353 (
.I0(n3_41_8),
.I1(\ff_frequency_count_e[3] ),
.I2(\ff_active[2] ),
.F(n386_11) 
);
defparam n386_ins5353.INIT=8'hCA;
LUT4 wave_update_ins5354 (
.I0(n3_37_6),
.I1(n3_37),
.I2(n3_43_9),
.I3(n3_43),
.F(wave_update_25) 
);
defparam wave_update_ins5354.INIT=16'h9009;
LUT4 wave_update_ins5355 (
.I0(n3_33_4),
.I1(n3_33),
.I2(n3_41_8),
.I3(n3_41),
.F(wave_update_27) 
);
defparam wave_update_ins5355.INIT=16'h9009;
LUT4 wave_update_ins5356 (
.I0(\ff_reg_frequency_count_e0[5] ),
.I1(\ff_frequency_count_e[5] ),
.I2(\ff_reg_frequency_count_e0[2] ),
.I3(\ff_frequency_count_e[2] ),
.F(wave_update_29) 
);
defparam wave_update_ins5356.INIT=16'h9009;
LUT4 wave_update_ins5357 (
.I0(\ff_reg_frequency_count_e0[7] ),
.I1(\ff_frequency_count_e[7] ),
.I2(\ff_reg_frequency_count_e0[3] ),
.I3(\ff_frequency_count_e[3] ),
.F(wave_update_31) 
);
defparam wave_update_ins5357.INIT=16'h9009;
LUT4 wave_update_ins5358 (
.I0(\ff_reg_frequency_count_e0[11] ),
.I1(\ff_frequency_count_e[11] ),
.I2(\ff_reg_frequency_count_e0[10] ),
.I3(\ff_frequency_count_e[10] ),
.F(wave_update_33) 
);
defparam wave_update_ins5358.INIT=16'h9009;
LUT4 wave_update_ins5359 (
.I0(\ff_reg_frequency_count_e0[8] ),
.I1(\ff_frequency_count_e[8] ),
.I2(\ff_reg_frequency_count_e0[4] ),
.I3(\ff_frequency_count_e[4] ),
.F(wave_update_35) 
);
defparam wave_update_ins5359.INIT=16'h9009;
LUT4 wave_update_ins5360 (
.I0(n3_25_0),
.I1(n3_25),
.I2(n3_27_1),
.I3(n3_27),
.F(wave_update_37) 
);
defparam wave_update_ins5360.INIT=16'h9009;
LUT4 wave_update_ins5361 (
.I0(n3_31_3),
.I1(n3_31),
.I2(n3_39_7),
.I3(n3_39),
.F(wave_update_39) 
);
defparam wave_update_ins5361.INIT=16'h9009;
LUT4 wave_update_ins5362 (
.I0(\ff_reg_frequency_count_e0[9] ),
.I1(\ff_frequency_count_e[9] ),
.I2(\ff_reg_frequency_count_e0[1] ),
.I3(\ff_frequency_count_e[1] ),
.F(wave_update_41) 
);
defparam wave_update_ins5362.INIT=16'h9009;
LUT4 wave_update_ins5363 (
.I0(n3_35_5),
.I1(n3_35),
.I2(n3_45_10),
.I3(n3_45),
.F(wave_update_43) 
);
defparam wave_update_ins5363.INIT=16'h9009;
LUT4 wave_update_ins5364 (
.I0(wave_update_7),
.I1(\w_next_error_count[4]_1_0_COUT ),
.I2(reg_scci_enable),
.I3(n545),
.F(wave_update_45) 
);
defparam wave_update_ins5364.INIT=16'hA2AA;
MUX2_LUT5 wave_update_ins5366 (
.I0(wave_update_45),
.I1(wave_update_51),
.S0(n535_7),
.O(wave_update) 
);
LUT4 \ff_wave_address_b[4]_ins5411  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(\ff_wave_address_b[4]_15 ),
.F(\ff_wave_address_b[4]_19 ) 
);
defparam \ff_wave_address_b[4]_ins5411 .INIT=16'hFF10;
LUT4 wave_update_ins5420 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\w_next_error_count[4]_1_0_COUT ),
.I3(reg_scci_enable),
.F(wave_update_51) 
);
defparam wave_update_ins5420.INIT=16'h8808;
LUT4 n118_ins5421 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_a[3]_17 ),
.I3(n378_7),
.F(n118) 
);
defparam n118_ins5421.INIT=16'h0700;
LUT4 n119_ins5422 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_a[3]_17 ),
.I3(n379_7),
.F(n119) 
);
defparam n119_ins5422.INIT=16'h0700;
LUT4 n120_ins5423 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_a[3]_17 ),
.I3(n380_7),
.F(n120) 
);
defparam n120_ins5423.INIT=16'h0700;
LUT4 n121_ins5424 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_a[3]_17 ),
.I3(n381_7),
.F(n121) 
);
defparam n121_ins5424.INIT=16'h0700;
LUT4 n122_ins5425 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_a[3]_17 ),
.I3(n382_7),
.F(n122) 
);
defparam n122_ins5425.INIT=16'h0700;
LUT4 n129_ins5426 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_a[3]_17 ),
.I3(n389_7),
.F(n129) 
);
defparam n129_ins5426.INIT=16'h0700;
LUT4 n179_ins5427 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_b[4]_15 ),
.I3(n378_7),
.F(n179) 
);
defparam n179_ins5427.INIT=16'h0700;
LUT4 n180_ins5428 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_b[4]_15 ),
.I3(n379_7),
.F(n180) 
);
defparam n180_ins5428.INIT=16'h0700;
LUT4 n181_ins5429 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_b[4]_15 ),
.I3(n380_7),
.F(n181) 
);
defparam n181_ins5429.INIT=16'h0700;
LUT4 n182_ins5430 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_b[4]_15 ),
.I3(n381_7),
.F(n182) 
);
defparam n182_ins5430.INIT=16'h0700;
LUT4 n183_ins5431 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_b[4]_15 ),
.I3(n382_7),
.F(n183) 
);
defparam n183_ins5431.INIT=16'h0700;
LUT4 n190_ins5432 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_b[4]_15 ),
.I3(n389_7),
.F(n190) 
);
defparam n190_ins5432.INIT=16'h0700;
LUT4 n240_ins5433 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_c[4]_15 ),
.I3(n378_7),
.F(n240) 
);
defparam n240_ins5433.INIT=16'h0700;
LUT4 n241_ins5434 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_c[4]_15 ),
.I3(n379_7),
.F(n241) 
);
defparam n241_ins5434.INIT=16'h0700;
LUT4 n242_ins5435 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_c[4]_15 ),
.I3(n380_7),
.F(n242) 
);
defparam n242_ins5435.INIT=16'h0700;
LUT4 n243_ins5436 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_c[4]_15 ),
.I3(n381_7),
.F(n243) 
);
defparam n243_ins5436.INIT=16'h0700;
LUT4 n244_ins5437 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_c[4]_15 ),
.I3(n382_7),
.F(n244) 
);
defparam n244_ins5437.INIT=16'h0700;
LUT4 n251_ins5438 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(\ff_wave_address_c[4]_15 ),
.I3(n389_7),
.F(n251) 
);
defparam n251_ins5438.INIT=16'h0700;
LUT4 n302_ins5439 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n535),
.I3(n378_7),
.F(n302) 
);
defparam n302_ins5439.INIT=16'h0700;
LUT4 n303_ins5440 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n535),
.I3(n379_7),
.F(n303) 
);
defparam n303_ins5440.INIT=16'h0700;
LUT4 n304_ins5441 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n535),
.I3(n380_7),
.F(n304) 
);
defparam n304_ins5441.INIT=16'h0700;
LUT4 n305_ins5442 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n535),
.I3(n381_7),
.F(n305) 
);
defparam n305_ins5442.INIT=16'h0700;
LUT4 n306_ins5443 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n535),
.I3(n382_7),
.F(n306) 
);
defparam n306_ins5443.INIT=16'h0700;
LUT4 n313_ins5444 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n535),
.I3(n389_7),
.F(n313) 
);
defparam n313_ins5444.INIT=16'h0700;
LUT4 n378_ins5445 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n545_5),
.I3(n378_7),
.F(n378) 
);
defparam n378_ins5445.INIT=16'h0700;
LUT4 n379_ins5446 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n545_5),
.I3(n379_7),
.F(n379) 
);
defparam n379_ins5446.INIT=16'h0700;
LUT4 n380_ins5447 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n545_5),
.I3(n380_7),
.F(n380) 
);
defparam n380_ins5447.INIT=16'h0700;
LUT4 n381_ins5448 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n545_5),
.I3(n381_7),
.F(n381) 
);
defparam n381_ins5448.INIT=16'h0700;
LUT4 n382_ins5449 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n545_5),
.I3(n382_7),
.F(n382) 
);
defparam n382_ins5449.INIT=16'h0700;
LUT4 n389_ins5450 (
.I0(wave_update_9),
.I1(wave_update_11),
.I2(n545_5),
.I3(n389_7),
.F(n389) 
);
defparam n389_ins5450.INIT=16'h0700;
LUT4 n111_ins5451 (
.I0(\ff_wave_address_a[3]_17 ),
.I1(wave_update_9),
.I2(wave_update_11),
.I3(\w_sram_a0[0] ),
.F(n111) 
);
defparam n111_ins5451.INIT=16'h4015;
LUT4 n171_ins5452 (
.I0(\ff_wave_address_b[4]_15 ),
.I1(wave_update_9),
.I2(wave_update_11),
.I3(\w_sram_a0[0] ),
.F(n171) 
);
defparam n171_ins5452.INIT=16'h4015;
LUT4 n232_ins5453 (
.I0(\ff_wave_address_c[4]_15 ),
.I1(wave_update_9),
.I2(wave_update_11),
.I3(\w_sram_a0[0] ),
.F(n232) 
);
defparam n232_ins5453.INIT=16'h4015;
LUT4 n293_ins5454 (
.I0(n535),
.I1(wave_update_9),
.I2(wave_update_11),
.I3(\w_sram_a0[0] ),
.F(n293) 
);
defparam n293_ins5454.INIT=16'h4015;
LUT4 n370_ins5455 (
.I0(n545_5),
.I1(wave_update_9),
.I2(wave_update_11),
.I3(\w_sram_a0[0] ),
.F(n370) 
);
defparam n370_ins5455.INIT=16'h4015;
LUT4 n383_ins5456 (
.I0(n545_9),
.I1(n908),
.I2(n545_11),
.I3(n383_7),
.F(n383) 
);
defparam n383_ins5456.INIT=16'hBF00;
LUT4 n384_ins5457 (
.I0(n545_9),
.I1(n908),
.I2(n545_11),
.I3(n384_7),
.F(n384) 
);
defparam n384_ins5457.INIT=16'hBF00;
LUT4 n385_ins5458 (
.I0(n545_9),
.I1(n908),
.I2(n545_11),
.I3(n385_7),
.F(n385) 
);
defparam n385_ins5458.INIT=16'hBF00;
LUT4 n386_ins5459 (
.I0(n545_9),
.I1(n908),
.I2(n545_11),
.I3(n386_7),
.F(n386) 
);
defparam n386_ins5459.INIT=16'hBF00;
LUT4 n387_ins5460 (
.I0(n545_9),
.I1(n908),
.I2(n545_11),
.I3(n387_7),
.F(n387) 
);
defparam n387_ins5460.INIT=16'hBF00;
LUT4 n388_ins5461 (
.I0(n545_9),
.I1(n908),
.I2(n545_11),
.I3(n388_7),
.F(n388) 
);
defparam n388_ins5461.INIT=16'hBF00;
LUT4 n366_ins5462 (
.I0(n545_9),
.I1(n908),
.I2(n545_11),
.I3(n107_7),
.F(n366) 
);
defparam n366_ins5462.INIT=16'h00BF;
LUT4 n367_ins5463 (
.I0(n545_9),
.I1(n908),
.I2(n545_11),
.I3(n367_7),
.F(n367) 
);
defparam n367_ins5463.INIT=16'h00BF;
LUT4 n368_ins5464 (
.I0(n545_9),
.I1(n908),
.I2(n545_11),
.I3(n368_7),
.F(n368) 
);
defparam n368_ins5464.INIT=16'h00BF;
LUT4 n369_ins5465 (
.I0(n545_9),
.I1(n908),
.I2(n545_11),
.I3(n369_7),
.F(n369) 
);
defparam n369_ins5465.INIT=16'h00BF;
LUT4 \ff_wave_address_e[4]_ins5466  (
.I0(n545),
.I1(n545_9),
.I2(n908),
.I3(n545_11),
.F(\ff_wave_address_e[4]_15 ) 
);
defparam \ff_wave_address_e[4]_ins5466 .INIT=16'hBAAA;
LUT4 n545_ins5469 (
.I0(n545_9),
.I1(n908),
.I2(n545_11),
.I3(n545),
.F(n545_13) 
);
defparam n545_ins5469.INIT=16'hBF00;
LUT4 \ff_wave_address_d[4]_ins5471  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n535),
.F(\ff_wave_address_d[4]_15 ) 
);
defparam \ff_wave_address_d[4]_ins5471 .INIT=16'hFF40;
LUT4 n535_ins5473 (
.I0(n535),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n535_11) 
);
defparam n535_ins5473.INIT=16'h1000;
LUT4 \ff_wave_address_c[4]_ins5478  (
.I0(\ff_active[0] ),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(\ff_wave_address_c[4]_15 ),
.F(\ff_wave_address_c[4]_19 ) 
);
defparam \ff_wave_address_c[4]_ins5478 .INIT=16'hFF10;
LUT4 \ff_wave_address_a[3]_ins5492  (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(\ff_wave_address_a[3]_17 ),
.F(\ff_wave_address_a[3]_21 ) 
);
defparam \ff_wave_address_a[3]_ins5492 .INIT=16'hFF01;
LUT4 n123_ins5493 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_a[3]_19 ),
.I3(n383_7),
.F(n123) 
);
defparam n123_ins5493.INIT=16'hBF00;
LUT4 n124_ins5494 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_a[3]_19 ),
.I3(n384_7),
.F(n124) 
);
defparam n124_ins5494.INIT=16'hBF00;
LUT4 n125_ins5495 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_a[3]_19 ),
.I3(n385_7),
.F(n125) 
);
defparam n125_ins5495.INIT=16'hBF00;
LUT4 n126_ins5496 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_a[3]_19 ),
.I3(n386_7),
.F(n126) 
);
defparam n126_ins5496.INIT=16'hBF00;
LUT4 n127_ins5497 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_a[3]_19 ),
.I3(n387_7),
.F(n127) 
);
defparam n127_ins5497.INIT=16'hBF00;
LUT4 n128_ins5498 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_a[3]_19 ),
.I3(n388_7),
.F(n128) 
);
defparam n128_ins5498.INIT=16'hBF00;
LUT4 n108_ins5499 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_a[3]_19 ),
.I3(n367_7),
.F(n108) 
);
defparam n108_ins5499.INIT=16'h00BF;
LUT4 n109_ins5500 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_a[3]_19 ),
.I3(n368_7),
.F(n109) 
);
defparam n109_ins5500.INIT=16'h00BF;
LUT4 n110_ins5501 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_a[3]_19 ),
.I3(n369_7),
.F(n110) 
);
defparam n110_ins5501.INIT=16'h00BF;
LUT4 n107_ins5502 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_a[3]_19 ),
.I3(n107_7),
.F(n107) 
);
defparam n107_ins5502.INIT=16'h00BF;
LUT4 n184_ins5503 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_b[4]_17 ),
.I3(n383_7),
.F(n184) 
);
defparam n184_ins5503.INIT=16'hBF00;
LUT4 n185_ins5504 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_b[4]_17 ),
.I3(n384_7),
.F(n185) 
);
defparam n185_ins5504.INIT=16'hBF00;
LUT4 n186_ins5505 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_b[4]_17 ),
.I3(n385_7),
.F(n186) 
);
defparam n186_ins5505.INIT=16'hBF00;
LUT4 n187_ins5506 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_b[4]_17 ),
.I3(n386_7),
.F(n187) 
);
defparam n187_ins5506.INIT=16'hBF00;
LUT4 n188_ins5507 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_b[4]_17 ),
.I3(n387_7),
.F(n188) 
);
defparam n188_ins5507.INIT=16'hBF00;
LUT4 n189_ins5508 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_b[4]_17 ),
.I3(n388_7),
.F(n189) 
);
defparam n189_ins5508.INIT=16'hBF00;
LUT4 n167_ins5509 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_b[4]_17 ),
.I3(n107_7),
.F(n167) 
);
defparam n167_ins5509.INIT=16'h00BF;
LUT4 n168_ins5510 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_b[4]_17 ),
.I3(n367_7),
.F(n168) 
);
defparam n168_ins5510.INIT=16'h00BF;
LUT4 n169_ins5511 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_b[4]_17 ),
.I3(n368_7),
.F(n169) 
);
defparam n169_ins5511.INIT=16'h00BF;
LUT4 n170_ins5512 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_b[4]_17 ),
.I3(n369_7),
.F(n170) 
);
defparam n170_ins5512.INIT=16'h00BF;
LUT4 n245_ins5513 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_c[4]_17 ),
.I3(n383_7),
.F(n245) 
);
defparam n245_ins5513.INIT=16'hBF00;
LUT4 n246_ins5514 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_c[4]_17 ),
.I3(n384_7),
.F(n246) 
);
defparam n246_ins5514.INIT=16'hBF00;
LUT4 n247_ins5515 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_c[4]_17 ),
.I3(n385_7),
.F(n247) 
);
defparam n247_ins5515.INIT=16'hBF00;
LUT4 n248_ins5516 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_c[4]_17 ),
.I3(n386_7),
.F(n248) 
);
defparam n248_ins5516.INIT=16'hBF00;
LUT4 n249_ins5517 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_c[4]_17 ),
.I3(n387_7),
.F(n249) 
);
defparam n249_ins5517.INIT=16'hBF00;
LUT4 n250_ins5518 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_c[4]_17 ),
.I3(n388_7),
.F(n250) 
);
defparam n250_ins5518.INIT=16'hBF00;
LUT4 n228_ins5519 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_c[4]_17 ),
.I3(n107_7),
.F(n228) 
);
defparam n228_ins5519.INIT=16'h00BF;
LUT4 n229_ins5520 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_c[4]_17 ),
.I3(n367_7),
.F(n229) 
);
defparam n229_ins5520.INIT=16'h00BF;
LUT4 n230_ins5521 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_c[4]_17 ),
.I3(n368_7),
.F(n230) 
);
defparam n230_ins5521.INIT=16'h00BF;
LUT4 n231_ins5522 (
.I0(n545_9),
.I1(n891_13),
.I2(\ff_wave_address_c[4]_17 ),
.I3(n369_7),
.F(n231) 
);
defparam n231_ins5522.INIT=16'h00BF;
LUT4 n312_ins5531 (
.I0(n535),
.I1(wave_update_11),
.I2(wave_update_9),
.I3(n388_9),
.F(n312) 
);
defparam n312_ins5531.INIT=16'h1500;
LUT4 n310_ins5532 (
.I0(n535),
.I1(wave_update_11),
.I2(wave_update_9),
.I3(n386_9),
.F(n310) 
);
defparam n310_ins5532.INIT=16'h1500;
LUT4 n380_ins5536 (
.I0(n3_39_7),
.I1(\ff_frequency_count_e[4] ),
.I2(\ff_active[2] ),
.I3(n381_11),
.F(n380_15) 
);
defparam n380_ins5536.INIT=16'hCA00;
LUT4 n384_ins5537 (
.I0(n3_39_7),
.I1(\ff_frequency_count_e[4] ),
.I2(\ff_active[2] ),
.I3(n385_9),
.F(n384_15) 
);
defparam n384_ins5537.INIT=16'hCA00;
LUT4 n387_ins5539 (
.I0(\ff_active[2] ),
.I1(\ff_frequency_count_e[1] ),
.I2(\ff_frequency_count_e[0] ),
.I3(n387_15),
.F(n387_19) 
);
defparam n387_ins5539.INIT=16'h007F;
\u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  u_wave_frequency_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_frequency_count_a[11] (\ff_frequency_count_a[11] ),
.\ff_frequency_count_b[11] (\ff_frequency_count_b[11] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_frequency_count_c[11] (\ff_frequency_count_c[11] ),
.\ff_frequency_count_d[11] (\ff_frequency_count_d[11] ),
.\ff_frequency_count_a[10] (\ff_frequency_count_a[10] ),
.\ff_frequency_count_b[10] (\ff_frequency_count_b[10] ),
.\ff_frequency_count_c[10] (\ff_frequency_count_c[10] ),
.\ff_frequency_count_d[10] (\ff_frequency_count_d[10] ),
.\ff_frequency_count_a[9] (\ff_frequency_count_a[9] ),
.\ff_frequency_count_b[9] (\ff_frequency_count_b[9] ),
.\ff_frequency_count_c[9] (\ff_frequency_count_c[9] ),
.\ff_frequency_count_d[9] (\ff_frequency_count_d[9] ),
.\ff_frequency_count_a[8] (\ff_frequency_count_a[8] ),
.\ff_frequency_count_b[8] (\ff_frequency_count_b[8] ),
.\ff_frequency_count_c[8] (\ff_frequency_count_c[8] ),
.\ff_frequency_count_d[8] (\ff_frequency_count_d[8] ),
.\ff_frequency_count_a[7] (\ff_frequency_count_a[7] ),
.\ff_frequency_count_b[7] (\ff_frequency_count_b[7] ),
.\ff_frequency_count_c[7] (\ff_frequency_count_c[7] ),
.\ff_frequency_count_d[7] (\ff_frequency_count_d[7] ),
.\ff_frequency_count_a[6] (\ff_frequency_count_a[6] ),
.\ff_frequency_count_b[6] (\ff_frequency_count_b[6] ),
.\ff_frequency_count_c[6] (\ff_frequency_count_c[6] ),
.\ff_frequency_count_d[6] (\ff_frequency_count_d[6] ),
.\ff_frequency_count_a[5] (\ff_frequency_count_a[5] ),
.\ff_frequency_count_b[5] (\ff_frequency_count_b[5] ),
.\ff_frequency_count_c[5] (\ff_frequency_count_c[5] ),
.\ff_frequency_count_d[5] (\ff_frequency_count_d[5] ),
.\ff_frequency_count_a[4] (\ff_frequency_count_a[4] ),
.\ff_frequency_count_b[4] (\ff_frequency_count_b[4] ),
.\ff_frequency_count_c[4] (\ff_frequency_count_c[4] ),
.\ff_frequency_count_d[4] (\ff_frequency_count_d[4] ),
.\ff_frequency_count_a[3] (\ff_frequency_count_a[3] ),
.\ff_frequency_count_b[3] (\ff_frequency_count_b[3] ),
.\ff_frequency_count_c[3] (\ff_frequency_count_c[3] ),
.\ff_frequency_count_d[3] (\ff_frequency_count_d[3] ),
.\ff_frequency_count_a[2] (\ff_frequency_count_a[2] ),
.\ff_frequency_count_b[2] (\ff_frequency_count_b[2] ),
.\ff_frequency_count_c[2] (\ff_frequency_count_c[2] ),
.\ff_frequency_count_d[2] (\ff_frequency_count_d[2] ),
.\ff_frequency_count_a[1] (\ff_frequency_count_a[1] ),
.\ff_frequency_count_b[1] (\ff_frequency_count_b[1] ),
.\ff_frequency_count_c[1] (\ff_frequency_count_c[1] ),
.\ff_frequency_count_d[1] (\ff_frequency_count_d[1] ),
.\ff_frequency_count_a[0] (\ff_frequency_count_a[0] ),
.\ff_frequency_count_b[0] (\ff_frequency_count_b[0] ),
.\ff_frequency_count_c[0] (\ff_frequency_count_c[0] ),
.\ff_frequency_count_d[0] (\ff_frequency_count_d[0] ),
.n3_25_0(n3_25_0),
.n3_27_1(n3_27_1),
.n3_29_2(n3_29_2),
.n3_31_3(n3_31_3),
.n3_33_4(n3_33_4),
.n3_35_5(n3_35_5),
.n3_37_6(n3_37_6),
.n3_39_7(n3_39_7),
.n3_41_8(n3_41_8),
.n3_43_9(n3_43_9),
.n3_45_10(n3_45_10),
.n3_47(n3_47) 
);
\u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  u_wave_address_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_wave_address_a[4] (\ff_wave_address_a[4] ),
.\ff_wave_address_b[4] (\ff_wave_address_b[4] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_wave_address_c[4] (\ff_wave_address_c[4] ),
.\ff_wave_address_d[4] (\ff_wave_address_d[4] ),
.\ff_wave_address_a[3] (\ff_wave_address_a[3] ),
.\ff_wave_address_b[3] (\ff_wave_address_b[3] ),
.\ff_wave_address_c[3] (\ff_wave_address_c[3] ),
.\ff_wave_address_d[3] (\ff_wave_address_d[3] ),
.\ff_wave_address_a[2] (\ff_wave_address_a[2] ),
.\ff_wave_address_b[2] (\ff_wave_address_b[2] ),
.\ff_wave_address_c[2] (\ff_wave_address_c[2] ),
.\ff_wave_address_d[2] (\ff_wave_address_d[2] ),
.\ff_wave_address_a[1] (\ff_wave_address_a[1] ),
.\ff_wave_address_b[1] (\ff_wave_address_b[1] ),
.\ff_wave_address_c[1] (\ff_wave_address_c[1] ),
.\ff_wave_address_d[1] (\ff_wave_address_d[1] ),
.\ff_wave_address_a[0] (\ff_wave_address_a[0] ),
.\ff_wave_address_b[0] (\ff_wave_address_b[0] ),
.\ff_wave_address_c[0] (\ff_wave_address_c[0] ),
.\ff_wave_address_d[0] (\ff_wave_address_d[0] ),
.n3_11(n3_11),
.n3_13(n3_13),
.n3_15(n3_15),
.n3_17(n3_17),
.n3_19(n3_19) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_channel_volume0  (clk_3,n535_7,\ff_reg_volume_c0[0] ,\ff_wave_c0[1] ,\ff_wave_c0[2] ,\ff_wave_c0[3] ,\ff_wave_c0[4] ,\ff_wave_c0[5] ,\ff_wave_c0[6] ,\ff_wave_c0[7] ,\ff_wave_c0[0] ,\ff_reg_volume_c0[2] ,\ff_reg_volume_c0[3] ,\ff_reg_volume_d0[0] ,\ff_reg_volume_e0[0] ,\ff_active[0] ,n121_9,n283,\ff_reg_volume_a0[0] ,\ff_reg_volume_b0[0] ,n145,\ff_wave_d0[1] ,\ff_wave_e0[1] ,\ff_wave_a0[1] ,\ff_wave_b0[1] ,\ff_wave_d0[2] ,\ff_wave_e0[2] ,\ff_wave_a0[2] ,\ff_wave_b0[2] ,\ff_wave_d0[3] ,\ff_wave_e0[3] ,\ff_wave_a0[3] ,\ff_wave_b0[3] ,\ff_wave_d0[4] ,\ff_wave_e0[4] ,\ff_wave_a0[4] ,\ff_wave_b0[4] ,\ff_wave_d0[5] ,\ff_wave_e0[5] ,\ff_wave_a0[5] ,\ff_wave_b0[5] ,\ff_wave_d0[6] ,\ff_wave_e0[6] ,\ff_wave_a0[6] ,\ff_wave_b0[6] ,\ff_wave_d0[7] ,\ff_wave_e0[7] ,\ff_wave_a0[7] ,\ff_wave_b0[7] ,\ff_wave_d0[0] ,\ff_wave_e0[0] ,\ff_wave_a0[0] ,\ff_wave_b0[0] ,\ff_reg_volume_a0[1] ,\ff_active[1] ,\ff_reg_volume_d0[1] ,\ff_reg_volume_e0[1] ,\ff_reg_volume_d0[2] ,\ff_reg_volume_e0[2] ,\ff_reg_volume_a0[2] ,\ff_reg_volume_b0[2] ,\ff_reg_volume_d0[3] ,\ff_reg_volume_e0[3] ,\ff_reg_volume_a0[3] ,\ff_reg_volume_b0[3] ,\ff_reg_volume_b0[1] ,\ff_reg_volume_c0[1] ,\ff_active[2] ,\ff_channel[6] ,\ff_channel[5] ,\ff_channel[4] ,\ff_channel[3] ,\ff_channel[2] ,\ff_channel[1] ,\ff_channel[0] ,\ff_channel[7] );
input clk_3;
input n535_7;
input \ff_reg_volume_c0[0] ;
input \ff_wave_c0[1] ;
input \ff_wave_c0[2] ;
input \ff_wave_c0[3] ;
input \ff_wave_c0[4] ;
input \ff_wave_c0[5] ;
input \ff_wave_c0[6] ;
input \ff_wave_c0[7] ;
input \ff_wave_c0[0] ;
input \ff_reg_volume_c0[2] ;
input \ff_reg_volume_c0[3] ;
input \ff_reg_volume_d0[0] ;
input \ff_reg_volume_e0[0] ;
input \ff_active[0] ;
input n121_9;
input n283;
input \ff_reg_volume_a0[0] ;
input \ff_reg_volume_b0[0] ;
input n145;
input \ff_wave_d0[1] ;
input \ff_wave_e0[1] ;
input \ff_wave_a0[1] ;
input \ff_wave_b0[1] ;
input \ff_wave_d0[2] ;
input \ff_wave_e0[2] ;
input \ff_wave_a0[2] ;
input \ff_wave_b0[2] ;
input \ff_wave_d0[3] ;
input \ff_wave_e0[3] ;
input \ff_wave_a0[3] ;
input \ff_wave_b0[3] ;
input \ff_wave_d0[4] ;
input \ff_wave_e0[4] ;
input \ff_wave_a0[4] ;
input \ff_wave_b0[4] ;
input \ff_wave_d0[5] ;
input \ff_wave_e0[5] ;
input \ff_wave_a0[5] ;
input \ff_wave_b0[5] ;
input \ff_wave_d0[6] ;
input \ff_wave_e0[6] ;
input \ff_wave_a0[6] ;
input \ff_wave_b0[6] ;
input \ff_wave_d0[7] ;
input \ff_wave_e0[7] ;
input \ff_wave_a0[7] ;
input \ff_wave_b0[7] ;
input \ff_wave_d0[0] ;
input \ff_wave_e0[0] ;
input \ff_wave_a0[0] ;
input \ff_wave_b0[0] ;
input \ff_reg_volume_a0[1] ;
input \ff_active[1] ;
input \ff_reg_volume_d0[1] ;
input \ff_reg_volume_e0[1] ;
input \ff_reg_volume_d0[2] ;
input \ff_reg_volume_e0[2] ;
input \ff_reg_volume_a0[2] ;
input \ff_reg_volume_b0[2] ;
input \ff_reg_volume_d0[3] ;
input \ff_reg_volume_e0[3] ;
input \ff_reg_volume_a0[3] ;
input \ff_reg_volume_b0[3] ;
input \ff_reg_volume_b0[1] ;
input \ff_reg_volume_c0[1] ;
input \ff_active[2] ;
output \ff_channel[6] ;
output \ff_channel[5] ;
output \ff_channel[4] ;
output \ff_channel[3] ;
output \ff_channel[2] ;
output \ff_channel[1] ;
output \ff_channel[0] ;
output \ff_channel[7] ;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_channel[7] ;
wire \w_channel_mul[0]_86_O0 ;
wire \w_channel_mul[0]_86_O0_0_COUT ;
wire \w_channel_mul[0]_86_O1 ;
wire \w_channel_mul[0]_86_O1_0_COUT ;
wire \w_channel_mul[0]_86_O2 ;
wire \w_channel_mul[0]_86_O2_0_COUT ;
wire \w_channel_mul[0]_86_O3 ;
wire \w_channel_mul[0]_86_O3_0_COUT ;
wire \w_channel_mul[0]_86_O4 ;
wire \w_channel_mul[0]_86_O4_0_COUT ;
wire \w_channel_mul[0]_86_O5 ;
wire \w_channel_mul[0]_86_O5_0_COUT ;
wire \w_channel_mul[0]_86_O6 ;
wire \w_channel_mul[0]_86_O6_0_COUT ;
wire \w_channel_mul[0]_86_O7 ;
wire \w_channel_mul[0]_86_O7_0_COUT ;
wire \w_channel_mul[0]_86_O8 ;
wire \w_channel_mul[0]_86_O8_0_COUT ;
wire \w_channel_mul[0]_86_O9 ;
wire \w_channel_mul[0]_86_O9_0_COUT ;
wire \w_channel_mul[0]_86_O10 ;
wire \w_channel_mul[0]_86_O10_0_COUT ;
wire \w_channel_mul[0]_88_O0 ;
wire \w_channel_mul[0]_88_O0_0_COUT ;
wire \w_channel_mul[0]_88_O1 ;
wire \w_channel_mul[0]_88_O1_0_COUT ;
wire \w_channel_mul[0]_88_O2 ;
wire \w_channel_mul[0]_88_O2_0_COUT ;
wire \w_channel_mul[0]_88_O3 ;
wire \w_channel_mul[0]_88_O3_0_COUT ;
wire \w_channel_mul[0]_88_O4 ;
wire \w_channel_mul[0]_88_O4_0_COUT ;
wire \w_channel_mul[0]_88_O5 ;
wire \w_channel_mul[0]_88_O5_0_COUT ;
wire \w_channel_mul[0]_88_O6 ;
wire \w_channel_mul[0]_88_O6_0_COUT ;
wire \w_channel_mul[0]_88_O7 ;
wire \w_channel_mul[0]_88_O7_0_COUT ;
wire \w_channel_mul[0]_88_O8 ;
wire \w_channel_mul[0]_88_O8_0_COUT ;
wire \w_channel_mul[0]_88_O9 ;
wire \w_channel_mul[0]_88_O9_0_COUT ;
wire \w_channel_mul[0]_90_O0 ;
wire \w_channel_mul[0]_90_O0_0_COUT ;
wire \w_channel_mul[0]_90_O1 ;
wire \w_channel_mul[0]_90_O1_0_COUT ;
wire \w_channel_mul[0]_90_O2 ;
wire \w_channel_mul[0]_90_O2_0_COUT ;
wire \w_channel_mul[0]_90_O3 ;
wire \w_channel_mul[0]_90_O3_0_COUT ;
wire \w_channel_mul[0]_90_O4 ;
wire \w_channel_mul[0]_90_O4_0_COUT ;
wire \w_channel_mul[0]_90_O5 ;
wire \w_channel_mul[0]_90_O5_0_COUT ;
wire \w_channel_mul[0]_90_O6 ;
wire \w_channel_mul[0]_90_O6_0_COUT ;
wire \w_channel_mul[0]_90_O7 ;
wire \w_channel_mul[0]_90_O7_0_COUT ;
wire \w_channel_mul[0]_90_O8 ;
wire \w_channel_mul[0]_90_O8_0_COUT ;
wire \w_channel_mul[0] ;
wire \w_channel_mul[0]_113 ;
wire \w_channel_mul[0]_115 ;
wire \w_channel_mul[0]_117 ;
wire \w_channel_mul[0]_119 ;
wire \w_channel_mul[0]_121 ;
wire \w_channel_mul[0]_123 ;
wire \w_channel_mul[0]_141 ;
wire \w_channel_mul[0]_143 ;
wire \w_channel_mul[0]_145 ;
wire \w_channel_mul[0]_147 ;
wire \w_channel_mul[0]_149 ;
wire \w_channel_mul[0]_151 ;
wire \w_channel_mul[0]_153 ;
wire \w_channel_mul[0]_155 ;
wire \w_channel_mul[0]_157 ;
wire \w_channel_mul[0]_159 ;
wire \w_channel_mul[0]_161 ;
wire \w_channel_mul[0]_163 ;
wire \w_channel_mul[0]_165 ;
wire \w_channel_mul[0]_167 ;
wire \w_channel_mul[0]_169 ;
wire \w_channel_mul[0]_171 ;
wire \w_channel_mul[0]_173 ;
wire \w_channel_mul[0]_175 ;
wire \w_channel_mul[0]_177 ;
wire \w_channel_mul[0]_179 ;
wire \w_channel_mul[0]_181 ;
wire \w_channel_mul[0]_183 ;
wire \w_channel_mul[0]_185 ;
wire \w_channel_mul[0]_187 ;
wire \w_channel_mul[0]_189 ;
wire \w_channel_mul[0]_193 ;
wire \w_channel_mul[0]_195 ;
wire \w_channel_mul[0]_197 ;
wire \w_channel_mul[0]_199 ;
wire \w_channel_mul[0]_201 ;
wire \w_channel_mul[0]_203 ;
wire \w_channel_mul[0]_205 ;
wire \w_channel_mul[0]_207 ;
wire \w_channel_mul[0]_209 ;
wire \w_channel_mul[0]_211 ;
wire \w_channel_mul[0]_213 ;
wire \w_channel_mul[0]_215 ;
wire \w_channel_mul[0]_217 ;
wire \w_channel_mul[0]_219 ;
wire \w_channel_mul[0]_221 ;
wire \w_channel_mul[0]_223 ;
wire \w_channel_mul[0]_225 ;
wire \w_channel_mul[0]_227 ;
wire \w_channel_mul[0]_229 ;
wire \w_channel_mul[0]_231 ;
wire \w_channel_mul[0]_233 ;
wire \w_channel_mul[0]_235 ;
wire \w_channel_mul[0]_237 ;
wire \w_channel_mul[0]_239 ;
wire \w_channel_mul[0]_241 ;
wire \w_channel_mul[0]_243 ;
wire \w_channel_mul[0]_245 ;
wire \w_channel_mul[0]_247 ;
wire \w_channel_mul[0]_249 ;
wire \w_channel_mul[0]_251 ;
wire \w_channel_mul[0]_253 ;
wire \w_channel_mul[0]_255 ;
wire \w_channel_mul[0]_257 ;
wire \w_channel_mul[0]_259 ;
wire \w_channel_mul[0]_261 ;
wire VCC;
wire GND;
DFF \ff_channel[6]_ins3932  (
.D(\w_channel_mul[0]_90_O7 ),
.CLK(clk_3),
.Q(\ff_channel[6] ) 
);
DFF \ff_channel[5]_ins3933  (
.D(\w_channel_mul[0]_90_O6 ),
.CLK(clk_3),
.Q(\ff_channel[5] ) 
);
DFF \ff_channel[4]_ins3934  (
.D(\w_channel_mul[0]_90_O5 ),
.CLK(clk_3),
.Q(\ff_channel[4] ) 
);
DFF \ff_channel[3]_ins3935  (
.D(\w_channel_mul[0]_90_O4 ),
.CLK(clk_3),
.Q(\ff_channel[3] ) 
);
DFF \ff_channel[2]_ins3936  (
.D(\w_channel_mul[0]_90_O3 ),
.CLK(clk_3),
.Q(\ff_channel[2] ) 
);
DFF \ff_channel[1]_ins3937  (
.D(\w_channel_mul[0]_90_O2 ),
.CLK(clk_3),
.Q(\ff_channel[1] ) 
);
DFF \ff_channel[0]_ins3938  (
.D(\w_channel_mul[0]_90_O1 ),
.CLK(clk_3),
.Q(\ff_channel[0] ) 
);
DFF \ff_channel[7]_ins3939  (
.D(\w_channel_mul[0]_90_O8 ),
.CLK(clk_3),
.Q(\ff_channel[7] ) 
);
ALU \w_channel_mul[0]_86_O0_ins4507  (
.I0(\w_channel_mul[0] ),
.I1(\w_channel_mul[0]_261 ),
.I3(GND),
.CIN(GND),
.SUM(\w_channel_mul[0]_86_O0 ),
.COUT(\w_channel_mul[0]_86_O0_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O0_ins4507 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O1_ins4508  (
.I0(\w_channel_mul[0]_113 ),
.I1(\w_channel_mul[0]_259 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O0_0_COUT ),
.SUM(\w_channel_mul[0]_86_O1 ),
.COUT(\w_channel_mul[0]_86_O1_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O1_ins4508 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O2_ins4509  (
.I0(\w_channel_mul[0]_115 ),
.I1(\w_channel_mul[0]_257 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O1_0_COUT ),
.SUM(\w_channel_mul[0]_86_O2 ),
.COUT(\w_channel_mul[0]_86_O2_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O2_ins4509 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O3_ins4510  (
.I0(\w_channel_mul[0]_117 ),
.I1(\w_channel_mul[0]_255 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O2_0_COUT ),
.SUM(\w_channel_mul[0]_86_O3 ),
.COUT(\w_channel_mul[0]_86_O3_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O3_ins4510 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O4_ins4511  (
.I0(\w_channel_mul[0]_119 ),
.I1(\w_channel_mul[0]_253 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O3_0_COUT ),
.SUM(\w_channel_mul[0]_86_O4 ),
.COUT(\w_channel_mul[0]_86_O4_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O4_ins4511 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O5_ins4512  (
.I0(\w_channel_mul[0]_121 ),
.I1(\w_channel_mul[0]_251 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O4_0_COUT ),
.SUM(\w_channel_mul[0]_86_O5 ),
.COUT(\w_channel_mul[0]_86_O5_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O5_ins4512 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O6_ins4513  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_249 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O5_0_COUT ),
.SUM(\w_channel_mul[0]_86_O6 ),
.COUT(\w_channel_mul[0]_86_O6_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O6_ins4513 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O7_ins4514  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_247 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O6_0_COUT ),
.SUM(\w_channel_mul[0]_86_O7 ),
.COUT(\w_channel_mul[0]_86_O7_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O7_ins4514 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O8_ins4515  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_247 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O7_0_COUT ),
.SUM(\w_channel_mul[0]_86_O8 ),
.COUT(\w_channel_mul[0]_86_O8_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O8_ins4515 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O9_ins4516  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_247 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O8_0_COUT ),
.SUM(\w_channel_mul[0]_86_O9 ),
.COUT(\w_channel_mul[0]_86_O9_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O9_ins4516 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O10_ins4517  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_247 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O9_0_COUT ),
.SUM(\w_channel_mul[0]_86_O10 ),
.COUT(\w_channel_mul[0]_86_O10_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O10_ins4517 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O0_ins4519  (
.I0(\w_channel_mul[0]_86_O1 ),
.I1(\w_channel_mul[0]_141 ),
.I3(GND),
.CIN(GND),
.SUM(\w_channel_mul[0]_88_O0 ),
.COUT(\w_channel_mul[0]_88_O0_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O0_ins4519 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O1_ins4520  (
.I0(\w_channel_mul[0]_86_O2 ),
.I1(\w_channel_mul[0]_143 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O0_0_COUT ),
.SUM(\w_channel_mul[0]_88_O1 ),
.COUT(\w_channel_mul[0]_88_O1_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O1_ins4520 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O2_ins4521  (
.I0(\w_channel_mul[0]_86_O3 ),
.I1(\w_channel_mul[0]_145 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O1_0_COUT ),
.SUM(\w_channel_mul[0]_88_O2 ),
.COUT(\w_channel_mul[0]_88_O2_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O2_ins4521 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O3_ins4522  (
.I0(\w_channel_mul[0]_86_O4 ),
.I1(\w_channel_mul[0]_147 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O2_0_COUT ),
.SUM(\w_channel_mul[0]_88_O3 ),
.COUT(\w_channel_mul[0]_88_O3_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O3_ins4522 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O4_ins4523  (
.I0(\w_channel_mul[0]_86_O5 ),
.I1(\w_channel_mul[0]_149 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O3_0_COUT ),
.SUM(\w_channel_mul[0]_88_O4 ),
.COUT(\w_channel_mul[0]_88_O4_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O4_ins4523 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O5_ins4524  (
.I0(\w_channel_mul[0]_86_O6 ),
.I1(\w_channel_mul[0]_151 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O4_0_COUT ),
.SUM(\w_channel_mul[0]_88_O5 ),
.COUT(\w_channel_mul[0]_88_O5_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O5_ins4524 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O6_ins4525  (
.I0(\w_channel_mul[0]_86_O7 ),
.I1(\w_channel_mul[0]_153 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O5_0_COUT ),
.SUM(\w_channel_mul[0]_88_O6 ),
.COUT(\w_channel_mul[0]_88_O6_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O6_ins4525 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O7_ins4526  (
.I0(\w_channel_mul[0]_86_O8 ),
.I1(\w_channel_mul[0]_155 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O6_0_COUT ),
.SUM(\w_channel_mul[0]_88_O7 ),
.COUT(\w_channel_mul[0]_88_O7_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O7_ins4526 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O8_ins4527  (
.I0(\w_channel_mul[0]_86_O9 ),
.I1(\w_channel_mul[0]_155 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O7_0_COUT ),
.SUM(\w_channel_mul[0]_88_O8 ),
.COUT(\w_channel_mul[0]_88_O8_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O8_ins4527 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O9_ins4528  (
.I0(\w_channel_mul[0]_86_O10 ),
.I1(\w_channel_mul[0]_155 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O8_0_COUT ),
.SUM(\w_channel_mul[0]_88_O9 ),
.COUT(\w_channel_mul[0]_88_O9_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O9_ins4528 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O0_ins4530  (
.I0(\w_channel_mul[0]_88_O1 ),
.I1(\w_channel_mul[0]_157 ),
.I3(GND),
.CIN(GND),
.SUM(\w_channel_mul[0]_90_O0 ),
.COUT(\w_channel_mul[0]_90_O0_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O0_ins4530 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O1_ins4531  (
.I0(\w_channel_mul[0]_88_O2 ),
.I1(\w_channel_mul[0]_159 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O0_0_COUT ),
.SUM(\w_channel_mul[0]_90_O1 ),
.COUT(\w_channel_mul[0]_90_O1_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O1_ins4531 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O2_ins4532  (
.I0(\w_channel_mul[0]_88_O3 ),
.I1(\w_channel_mul[0]_161 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O1_0_COUT ),
.SUM(\w_channel_mul[0]_90_O2 ),
.COUT(\w_channel_mul[0]_90_O2_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O2_ins4532 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O3_ins4533  (
.I0(\w_channel_mul[0]_88_O4 ),
.I1(\w_channel_mul[0]_163 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O2_0_COUT ),
.SUM(\w_channel_mul[0]_90_O3 ),
.COUT(\w_channel_mul[0]_90_O3_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O3_ins4533 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O4_ins4534  (
.I0(\w_channel_mul[0]_88_O5 ),
.I1(\w_channel_mul[0]_165 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O3_0_COUT ),
.SUM(\w_channel_mul[0]_90_O4 ),
.COUT(\w_channel_mul[0]_90_O4_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O4_ins4534 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O5_ins4535  (
.I0(\w_channel_mul[0]_88_O6 ),
.I1(\w_channel_mul[0]_167 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O4_0_COUT ),
.SUM(\w_channel_mul[0]_90_O5 ),
.COUT(\w_channel_mul[0]_90_O5_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O5_ins4535 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O6_ins4536  (
.I0(\w_channel_mul[0]_88_O7 ),
.I1(\w_channel_mul[0]_169 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O5_0_COUT ),
.SUM(\w_channel_mul[0]_90_O6 ),
.COUT(\w_channel_mul[0]_90_O6_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O6_ins4536 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O7_ins4537  (
.I0(\w_channel_mul[0]_88_O8 ),
.I1(\w_channel_mul[0]_171 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O6_0_COUT ),
.SUM(\w_channel_mul[0]_90_O7 ),
.COUT(\w_channel_mul[0]_90_O7_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O7_ins4537 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O8_ins4538  (
.I0(\w_channel_mul[0]_88_O9 ),
.I1(\w_channel_mul[0]_171 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O7_0_COUT ),
.SUM(\w_channel_mul[0]_90_O8 ),
.COUT(\w_channel_mul[0]_90_O8_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O8_ins4538 .ALU_MODE=0;
LUT2 \w_channel_mul[0]_ins5049  (
.I0(\w_channel_mul[0]_173 ),
.I1(\w_channel_mul[0]_175 ),
.F(\w_channel_mul[0] ) 
);
defparam \w_channel_mul[0]_ins5049 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5050  (
.I0(\w_channel_mul[0]_173 ),
.I1(\w_channel_mul[0]_177 ),
.F(\w_channel_mul[0]_113 ) 
);
defparam \w_channel_mul[0]_ins5050 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5051  (
.I0(\w_channel_mul[0]_173 ),
.I1(\w_channel_mul[0]_179 ),
.F(\w_channel_mul[0]_115 ) 
);
defparam \w_channel_mul[0]_ins5051 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5052  (
.I0(\w_channel_mul[0]_173 ),
.I1(\w_channel_mul[0]_181 ),
.F(\w_channel_mul[0]_117 ) 
);
defparam \w_channel_mul[0]_ins5052 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5053  (
.I0(\w_channel_mul[0]_173 ),
.I1(\w_channel_mul[0]_183 ),
.F(\w_channel_mul[0]_119 ) 
);
defparam \w_channel_mul[0]_ins5053 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5054  (
.I0(\w_channel_mul[0]_173 ),
.I1(\w_channel_mul[0]_185 ),
.F(\w_channel_mul[0]_121 ) 
);
defparam \w_channel_mul[0]_ins5054 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5055  (
.I0(\w_channel_mul[0]_173 ),
.I1(\w_channel_mul[0]_187 ),
.F(\w_channel_mul[0]_123 ) 
);
defparam \w_channel_mul[0]_ins5055 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5064  (
.I0(\w_channel_mul[0]_189 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_141 ) 
);
defparam \w_channel_mul[0]_ins5064 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5065  (
.I0(\w_channel_mul[0]_175 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_143 ) 
);
defparam \w_channel_mul[0]_ins5065 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5066  (
.I0(\w_channel_mul[0]_177 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_145 ) 
);
defparam \w_channel_mul[0]_ins5066 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5067  (
.I0(\w_channel_mul[0]_179 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_147 ) 
);
defparam \w_channel_mul[0]_ins5067 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5068  (
.I0(\w_channel_mul[0]_181 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_149 ) 
);
defparam \w_channel_mul[0]_ins5068 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5069  (
.I0(\w_channel_mul[0]_183 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_151 ) 
);
defparam \w_channel_mul[0]_ins5069 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5070  (
.I0(\w_channel_mul[0]_185 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_153 ) 
);
defparam \w_channel_mul[0]_ins5070 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5071  (
.I0(\w_channel_mul[0]_187 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_155 ) 
);
defparam \w_channel_mul[0]_ins5071 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5072  (
.I0(\w_channel_mul[0]_189 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_157 ) 
);
defparam \w_channel_mul[0]_ins5072 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5073  (
.I0(\w_channel_mul[0]_175 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_159 ) 
);
defparam \w_channel_mul[0]_ins5073 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5074  (
.I0(\w_channel_mul[0]_177 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_161 ) 
);
defparam \w_channel_mul[0]_ins5074 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5075  (
.I0(\w_channel_mul[0]_179 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_163 ) 
);
defparam \w_channel_mul[0]_ins5075 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5076  (
.I0(\w_channel_mul[0]_181 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_165 ) 
);
defparam \w_channel_mul[0]_ins5076 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5077  (
.I0(\w_channel_mul[0]_183 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_167 ) 
);
defparam \w_channel_mul[0]_ins5077 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5078  (
.I0(\w_channel_mul[0]_185 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_169 ) 
);
defparam \w_channel_mul[0]_ins5078 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5079  (
.I0(\w_channel_mul[0]_187 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_171 ) 
);
defparam \w_channel_mul[0]_ins5079 .INIT=4'h1;
LUT4 \w_channel_mul[0]_ins5240  (
.I0(n535_7),
.I1(\ff_reg_volume_c0[0] ),
.I2(\w_channel_mul[0]_197 ),
.I3(\w_channel_mul[0]_199 ),
.F(\w_channel_mul[0]_173 ) 
);
defparam \w_channel_mul[0]_ins5240 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5241  (
.I0(n535_7),
.I1(\ff_wave_c0[1] ),
.I2(\w_channel_mul[0]_201 ),
.I3(\w_channel_mul[0]_203 ),
.F(\w_channel_mul[0]_175 ) 
);
defparam \w_channel_mul[0]_ins5241 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5242  (
.I0(n535_7),
.I1(\ff_wave_c0[2] ),
.I2(\w_channel_mul[0]_205 ),
.I3(\w_channel_mul[0]_207 ),
.F(\w_channel_mul[0]_177 ) 
);
defparam \w_channel_mul[0]_ins5242 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5243  (
.I0(n535_7),
.I1(\ff_wave_c0[3] ),
.I2(\w_channel_mul[0]_209 ),
.I3(\w_channel_mul[0]_211 ),
.F(\w_channel_mul[0]_179 ) 
);
defparam \w_channel_mul[0]_ins5243 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5244  (
.I0(n535_7),
.I1(\ff_wave_c0[4] ),
.I2(\w_channel_mul[0]_213 ),
.I3(\w_channel_mul[0]_215 ),
.F(\w_channel_mul[0]_181 ) 
);
defparam \w_channel_mul[0]_ins5244 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5245  (
.I0(n535_7),
.I1(\ff_wave_c0[5] ),
.I2(\w_channel_mul[0]_217 ),
.I3(\w_channel_mul[0]_219 ),
.F(\w_channel_mul[0]_183 ) 
);
defparam \w_channel_mul[0]_ins5245 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5246  (
.I0(n535_7),
.I1(\ff_wave_c0[6] ),
.I2(\w_channel_mul[0]_221 ),
.I3(\w_channel_mul[0]_223 ),
.F(\w_channel_mul[0]_185 ) 
);
defparam \w_channel_mul[0]_ins5246 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5247  (
.I0(n535_7),
.I1(\ff_wave_c0[7] ),
.I2(\w_channel_mul[0]_225 ),
.I3(\w_channel_mul[0]_227 ),
.F(\w_channel_mul[0]_187 ) 
);
defparam \w_channel_mul[0]_ins5247 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5248  (
.I0(n535_7),
.I1(\ff_wave_c0[0] ),
.I2(\w_channel_mul[0]_229 ),
.I3(\w_channel_mul[0]_231 ),
.F(\w_channel_mul[0]_189 ) 
);
defparam \w_channel_mul[0]_ins5248 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5250  (
.I0(n535_7),
.I1(\ff_reg_volume_c0[2] ),
.I2(\w_channel_mul[0]_237 ),
.I3(\w_channel_mul[0]_239 ),
.F(\w_channel_mul[0]_193 ) 
);
defparam \w_channel_mul[0]_ins5250 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5251  (
.I0(n535_7),
.I1(\ff_reg_volume_c0[3] ),
.I2(\w_channel_mul[0]_241 ),
.I3(\w_channel_mul[0]_243 ),
.F(\w_channel_mul[0]_195 ) 
);
defparam \w_channel_mul[0]_ins5251 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5291  (
.I0(\ff_reg_volume_d0[0] ),
.I1(\ff_reg_volume_e0[0] ),
.I2(\ff_active[0] ),
.I3(n121_9),
.F(\w_channel_mul[0]_197 ) 
);
defparam \w_channel_mul[0]_ins5291 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5292  (
.I0(n283),
.I1(\ff_reg_volume_a0[0] ),
.I2(\ff_reg_volume_b0[0] ),
.I3(n145),
.F(\w_channel_mul[0]_199 ) 
);
defparam \w_channel_mul[0]_ins5292 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5293  (
.I0(\ff_wave_d0[1] ),
.I1(\ff_wave_e0[1] ),
.I2(\ff_active[0] ),
.I3(n121_9),
.F(\w_channel_mul[0]_201 ) 
);
defparam \w_channel_mul[0]_ins5293 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5294  (
.I0(n283),
.I1(\ff_wave_a0[1] ),
.I2(\ff_wave_b0[1] ),
.I3(n145),
.F(\w_channel_mul[0]_203 ) 
);
defparam \w_channel_mul[0]_ins5294 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5295  (
.I0(\ff_wave_d0[2] ),
.I1(\ff_wave_e0[2] ),
.I2(\ff_active[0] ),
.I3(n121_9),
.F(\w_channel_mul[0]_205 ) 
);
defparam \w_channel_mul[0]_ins5295 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5296  (
.I0(n283),
.I1(\ff_wave_a0[2] ),
.I2(\ff_wave_b0[2] ),
.I3(n145),
.F(\w_channel_mul[0]_207 ) 
);
defparam \w_channel_mul[0]_ins5296 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5297  (
.I0(\ff_wave_d0[3] ),
.I1(\ff_wave_e0[3] ),
.I2(\ff_active[0] ),
.I3(n121_9),
.F(\w_channel_mul[0]_209 ) 
);
defparam \w_channel_mul[0]_ins5297 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5298  (
.I0(n283),
.I1(\ff_wave_a0[3] ),
.I2(\ff_wave_b0[3] ),
.I3(n145),
.F(\w_channel_mul[0]_211 ) 
);
defparam \w_channel_mul[0]_ins5298 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5299  (
.I0(\ff_wave_d0[4] ),
.I1(\ff_wave_e0[4] ),
.I2(\ff_active[0] ),
.I3(n121_9),
.F(\w_channel_mul[0]_213 ) 
);
defparam \w_channel_mul[0]_ins5299 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5300  (
.I0(n283),
.I1(\ff_wave_a0[4] ),
.I2(\ff_wave_b0[4] ),
.I3(n145),
.F(\w_channel_mul[0]_215 ) 
);
defparam \w_channel_mul[0]_ins5300 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5301  (
.I0(\ff_wave_d0[5] ),
.I1(\ff_wave_e0[5] ),
.I2(\ff_active[0] ),
.I3(n121_9),
.F(\w_channel_mul[0]_217 ) 
);
defparam \w_channel_mul[0]_ins5301 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5302  (
.I0(n283),
.I1(\ff_wave_a0[5] ),
.I2(\ff_wave_b0[5] ),
.I3(n145),
.F(\w_channel_mul[0]_219 ) 
);
defparam \w_channel_mul[0]_ins5302 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5303  (
.I0(\ff_wave_d0[6] ),
.I1(\ff_wave_e0[6] ),
.I2(\ff_active[0] ),
.I3(n121_9),
.F(\w_channel_mul[0]_221 ) 
);
defparam \w_channel_mul[0]_ins5303 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5304  (
.I0(n283),
.I1(\ff_wave_a0[6] ),
.I2(\ff_wave_b0[6] ),
.I3(n145),
.F(\w_channel_mul[0]_223 ) 
);
defparam \w_channel_mul[0]_ins5304 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5305  (
.I0(\ff_wave_d0[7] ),
.I1(\ff_wave_e0[7] ),
.I2(\ff_active[0] ),
.I3(n121_9),
.F(\w_channel_mul[0]_225 ) 
);
defparam \w_channel_mul[0]_ins5305 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5306  (
.I0(n283),
.I1(\ff_wave_a0[7] ),
.I2(\ff_wave_b0[7] ),
.I3(n145),
.F(\w_channel_mul[0]_227 ) 
);
defparam \w_channel_mul[0]_ins5306 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5307  (
.I0(\ff_wave_d0[0] ),
.I1(\ff_wave_e0[0] ),
.I2(\ff_active[0] ),
.I3(n121_9),
.F(\w_channel_mul[0]_229 ) 
);
defparam \w_channel_mul[0]_ins5307 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5308  (
.I0(n283),
.I1(\ff_wave_a0[0] ),
.I2(\ff_wave_b0[0] ),
.I3(n145),
.F(\w_channel_mul[0]_231 ) 
);
defparam \w_channel_mul[0]_ins5308 .INIT=16'h0777;
LUT3 \w_channel_mul[0]_ins5309  (
.I0(\ff_reg_volume_a0[1] ),
.I1(\w_channel_mul[0]_245 ),
.I2(\ff_active[1] ),
.F(\w_channel_mul[0]_233 ) 
);
defparam \w_channel_mul[0]_ins5309 .INIT=8'hCA;
LUT3 \w_channel_mul[0]_ins5310  (
.I0(\ff_reg_volume_d0[1] ),
.I1(\ff_reg_volume_e0[1] ),
.I2(\ff_active[0] ),
.F(\w_channel_mul[0]_235 ) 
);
defparam \w_channel_mul[0]_ins5310 .INIT=8'hCA;
LUT4 \w_channel_mul[0]_ins5311  (
.I0(\ff_reg_volume_d0[2] ),
.I1(\ff_reg_volume_e0[2] ),
.I2(\ff_active[0] ),
.I3(n121_9),
.F(\w_channel_mul[0]_237 ) 
);
defparam \w_channel_mul[0]_ins5311 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5312  (
.I0(n283),
.I1(\ff_reg_volume_a0[2] ),
.I2(\ff_reg_volume_b0[2] ),
.I3(n145),
.F(\w_channel_mul[0]_239 ) 
);
defparam \w_channel_mul[0]_ins5312 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5313  (
.I0(\ff_reg_volume_d0[3] ),
.I1(\ff_reg_volume_e0[3] ),
.I2(\ff_active[0] ),
.I3(n121_9),
.F(\w_channel_mul[0]_241 ) 
);
defparam \w_channel_mul[0]_ins5313 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5314  (
.I0(n283),
.I1(\ff_reg_volume_a0[3] ),
.I2(\ff_reg_volume_b0[3] ),
.I3(n145),
.F(\w_channel_mul[0]_243 ) 
);
defparam \w_channel_mul[0]_ins5314 .INIT=16'h0777;
LUT3 \w_channel_mul[0]_ins5349  (
.I0(\ff_reg_volume_b0[1] ),
.I1(\ff_reg_volume_c0[1] ),
.I2(\ff_active[0] ),
.F(\w_channel_mul[0]_245 ) 
);
defparam \w_channel_mul[0]_ins5349 .INIT=8'hCA;
LUT4 \w_channel_mul[0]_ins5523  (
.I0(\w_channel_mul[0]_187 ),
.I1(\w_channel_mul[0]_233 ),
.I2(\w_channel_mul[0]_235 ),
.I3(\ff_active[2] ),
.F(\w_channel_mul[0]_247 ) 
);
defparam \w_channel_mul[0]_ins5523 .INIT=16'h5044;
LUT4 \w_channel_mul[0]_ins5524  (
.I0(\w_channel_mul[0]_185 ),
.I1(\w_channel_mul[0]_233 ),
.I2(\w_channel_mul[0]_235 ),
.I3(\ff_active[2] ),
.F(\w_channel_mul[0]_249 ) 
);
defparam \w_channel_mul[0]_ins5524 .INIT=16'h5044;
LUT4 \w_channel_mul[0]_ins5525  (
.I0(\w_channel_mul[0]_183 ),
.I1(\w_channel_mul[0]_233 ),
.I2(\w_channel_mul[0]_235 ),
.I3(\ff_active[2] ),
.F(\w_channel_mul[0]_251 ) 
);
defparam \w_channel_mul[0]_ins5525 .INIT=16'h5044;
LUT4 \w_channel_mul[0]_ins5526  (
.I0(\w_channel_mul[0]_181 ),
.I1(\w_channel_mul[0]_233 ),
.I2(\w_channel_mul[0]_235 ),
.I3(\ff_active[2] ),
.F(\w_channel_mul[0]_253 ) 
);
defparam \w_channel_mul[0]_ins5526 .INIT=16'h5044;
LUT4 \w_channel_mul[0]_ins5527  (
.I0(\w_channel_mul[0]_179 ),
.I1(\w_channel_mul[0]_233 ),
.I2(\w_channel_mul[0]_235 ),
.I3(\ff_active[2] ),
.F(\w_channel_mul[0]_255 ) 
);
defparam \w_channel_mul[0]_ins5527 .INIT=16'h5044;
LUT4 \w_channel_mul[0]_ins5528  (
.I0(\w_channel_mul[0]_177 ),
.I1(\w_channel_mul[0]_233 ),
.I2(\w_channel_mul[0]_235 ),
.I3(\ff_active[2] ),
.F(\w_channel_mul[0]_257 ) 
);
defparam \w_channel_mul[0]_ins5528 .INIT=16'h5044;
LUT4 \w_channel_mul[0]_ins5529  (
.I0(\w_channel_mul[0]_175 ),
.I1(\w_channel_mul[0]_233 ),
.I2(\w_channel_mul[0]_235 ),
.I3(\ff_active[2] ),
.F(\w_channel_mul[0]_259 ) 
);
defparam \w_channel_mul[0]_ins5529 .INIT=16'h5044;
LUT4 \w_channel_mul[0]_ins5530  (
.I0(\w_channel_mul[0]_189 ),
.I1(\w_channel_mul[0]_233 ),
.I2(\w_channel_mul[0]_235 ),
.I3(\ff_active[2] ),
.F(\w_channel_mul[0]_261 ) 
);
defparam \w_channel_mul[0]_ins5530 .INIT=16'h5044;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_ram00  (\sram_d[0] ,\sram_d[1] ,\sram_d[2] ,\sram_d[3] ,\sram_d[4] ,\sram_d[5] ,\sram_d[6] ,\sram_d[7] ,\w_sram_a0[0]_7 ,\w_sram_a0[1]_7 ,\w_sram_a0[2]_7 ,\w_sram_a0[3]_7 ,\w_sram_a0[4]_7 ,\w_sram_a0[5] ,\w_sram_a0[6] ,\w_sram_a0[7] ,sram_we,clk_3,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7);
input \sram_d[0] ;
input \sram_d[1] ;
input \sram_d[2] ;
input \sram_d[3] ;
input \sram_d[4] ;
input \sram_d[5] ;
input \sram_d[6] ;
input \sram_d[7] ;
input \w_sram_a0[0]_7 ;
input \w_sram_a0[1]_7 ;
input \w_sram_a0[2]_7 ;
input \w_sram_a0[3]_7 ;
input \w_sram_a0[4]_7 ;
input \w_sram_a0[5] ;
input \w_sram_a0[6] ;
input \w_sram_a0[7] ;
input sram_we;
input clk_3;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
wire ram_array_4_DO31;
wire ram_array_4_DO30;
wire ram_array_4_DO29;
wire ram_array_4_DO28;
wire ram_array_4_DO27;
wire ram_array_4_DO26;
wire ram_array_4_DO25;
wire ram_array_4_DO24;
wire ram_array_4_DO23;
wire ram_array_4_DO22;
wire ram_array_4_DO21;
wire ram_array_4_DO20;
wire ram_array_4_DO19;
wire ram_array_4_DO18;
wire ram_array_4_DO17;
wire ram_array_4_DO16;
wire ram_array_4_DO15;
wire ram_array_4_DO14;
wire ram_array_4_DO13;
wire ram_array_4_DO12;
wire ram_array_4_DO11;
wire ram_array_4_DO10;
wire ram_array_4_DO9;
wire ram_array_4_DO8;
wire ram_array_4_DO7;
wire ram_array_4_DO6;
wire ram_array_4_DO5;
wire ram_array_4_DO4;
wire ram_array_4_DO3;
wire ram_array_4_DO2;
wire ram_array_4_DO1;
wire ram_array;
wire VCC;
wire GND;
SP ram_array_ins4485 (
.DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] }),
.BLKSEL({GND,GND,GND}),
.AD({GND,GND,GND,\w_sram_a0[7] ,\w_sram_a0[6] ,\w_sram_a0[5] ,\w_sram_a0[4]_7 ,\w_sram_a0[3]_7 ,\w_sram_a0[2]_7 ,\w_sram_a0[1]_7 ,\w_sram_a0[0]_7 ,GND,GND,GND}),
.WRE(sram_we),
.CLK(clk_3),
.CE(VCC),
.OCE(GND),
.RESET(GND),
.DO({ram_array_4_DO31,ram_array_4_DO30,ram_array_4_DO29,ram_array_4_DO28,ram_array_4_DO27,ram_array_4_DO26,ram_array_4_DO25,ram_array_4_DO24,ram_array_4_DO23,ram_array_4_DO22,ram_array_4_DO21,ram_array_4_DO20,ram_array_4_DO19,ram_array_4_DO18,ram_array_4_DO17,ram_array_4_DO16,ram_array_4_DO15,ram_array_4_DO14,ram_array_4_DO13,ram_array_4_DO12,ram_array_4_DO11,ram_array_4_DO10,ram_array_4_DO9,ram_array_4_DO8,ram_array_4_DO7,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array}) 
);
defparam ram_array_ins4485.BIT_WIDTH=8;
defparam ram_array_ins4485.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_array_ins4485.READ_MODE=1'b0;
defparam ram_array_ins4485.RESET_MODE="SYNC";
defparam ram_array_ins4485.WRITE_MODE=2'b00;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer  (clk_3,n42,sram_oe,reg_scci_enable,\sram_id[2] ,\sram_id[1] ,\sram_id[0] ,sram_we,ff_reg_enable_c0,ff_reg_enable_d0,ff_reg_enable_b0,ff_reg_enable_e0,ff_reg_enable_a0,\sram_a[0] ,\sram_a[1] ,\sram_a[2] ,\sram_a[3] ,\sram_a[4] ,ff_wave_reset,\ff_reg_frequency_count_e0[0] ,n3,\ff_reg_frequency_count_e0[1] ,n3_45,\ff_reg_frequency_count_e0[2] ,n3_43,\ff_reg_frequency_count_e0[3] ,n3_41,\ff_reg_frequency_count_e0[4] ,n3_39,n908,slot_a_5,n891,n891_13,n1437,n1437_11,slot_a_13,slot_a_11,slot_a_9,slot_a_7,n952,\ff_reg_frequency_count_e0[6] ,n3_29,n3_37,n3_33,\ff_reg_frequency_count_e0[5] ,\ff_reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e0[8] ,n3_25,n3_27,n3_31,\ff_reg_frequency_count_e0[9] ,n3_35,\ff_reg_volume_c0[0] ,\ff_reg_volume_c0[2] ,\ff_reg_volume_c0[3] ,\ff_reg_volume_d0[0] ,\ff_reg_volume_e0[0] ,\ff_reg_volume_a0[0] ,\ff_reg_volume_b0[0] ,\ff_reg_volume_a0[1] ,\ff_reg_volume_d0[1] ,\ff_reg_volume_e0[1] ,\ff_reg_volume_d0[2] ,\ff_reg_volume_e0[2] ,\ff_reg_volume_a0[2] ,\ff_reg_volume_b0[2] ,\ff_reg_volume_d0[3] ,\ff_reg_volume_e0[3] ,\ff_reg_volume_a0[3] ,\ff_reg_volume_b0[3] ,\ff_reg_volume_b0[1] ,\ff_reg_volume_c0[1] ,\sram_d[0] ,\sram_d[1] ,\sram_d[2] ,\sram_d[3] ,\sram_d[4] ,\sram_d[5] ,\sram_d[6] ,\sram_d[7] ,\ff_left_out[10] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,ff_sram_q_en,\ff_active[1] ,\ff_active[0] ,n545,n535,n535_7,n545_9,n545_11,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7);
input clk_3;
input n42;
input sram_oe;
input reg_scci_enable;
input \sram_id[2] ;
input \sram_id[1] ;
input \sram_id[0] ;
input sram_we;
input ff_reg_enable_c0;
input ff_reg_enable_d0;
input ff_reg_enable_b0;
input ff_reg_enable_e0;
input ff_reg_enable_a0;
input \sram_a[0] ;
input \sram_a[1] ;
input \sram_a[2] ;
input \sram_a[3] ;
input \sram_a[4] ;
input ff_wave_reset;
input \ff_reg_frequency_count_e0[0] ;
input n3;
input \ff_reg_frequency_count_e0[1] ;
input n3_45;
input \ff_reg_frequency_count_e0[2] ;
input n3_43;
input \ff_reg_frequency_count_e0[3] ;
input n3_41;
input \ff_reg_frequency_count_e0[4] ;
input n3_39;
input n908;
input slot_a_5;
input n891;
input n891_13;
input n1437;
input n1437_11;
input slot_a_13;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input n952;
input \ff_reg_frequency_count_e0[6] ;
input n3_29;
input n3_37;
input n3_33;
input \ff_reg_frequency_count_e0[5] ;
input \ff_reg_frequency_count_e0[7] ;
input \ff_reg_frequency_count_e0[11] ;
input \ff_reg_frequency_count_e0[10] ;
input \ff_reg_frequency_count_e0[8] ;
input n3_25;
input n3_27;
input n3_31;
input \ff_reg_frequency_count_e0[9] ;
input n3_35;
input \ff_reg_volume_c0[0] ;
input \ff_reg_volume_c0[2] ;
input \ff_reg_volume_c0[3] ;
input \ff_reg_volume_d0[0] ;
input \ff_reg_volume_e0[0] ;
input \ff_reg_volume_a0[0] ;
input \ff_reg_volume_b0[0] ;
input \ff_reg_volume_a0[1] ;
input \ff_reg_volume_d0[1] ;
input \ff_reg_volume_e0[1] ;
input \ff_reg_volume_d0[2] ;
input \ff_reg_volume_e0[2] ;
input \ff_reg_volume_a0[2] ;
input \ff_reg_volume_b0[2] ;
input \ff_reg_volume_d0[3] ;
input \ff_reg_volume_e0[3] ;
input \ff_reg_volume_a0[3] ;
input \ff_reg_volume_b0[3] ;
input \ff_reg_volume_b0[1] ;
input \ff_reg_volume_c0[1] ;
input \sram_d[0] ;
input \sram_d[1] ;
input \sram_d[2] ;
input \sram_d[3] ;
input \sram_d[4] ;
input \sram_d[5] ;
input \sram_d[6] ;
input \sram_d[7] ;
output \ff_left_out[10] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output ff_sram_q_en;
output \ff_active[1] ;
output \ff_active[0] ;
output n545;
output n535;
output n535_7;
output n545_9;
output n545_11;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
wire VCC;
wire ff_wave_update0;
wire \ff_wave_a0[7] ;
wire \ff_wave_a0[6] ;
wire \ff_wave_a0[5] ;
wire \ff_wave_a0[4] ;
wire \ff_wave_a0[3] ;
wire \ff_wave_a0[2] ;
wire \ff_wave_a0[1] ;
wire \ff_wave_a0[0] ;
wire \ff_wave_b0[7] ;
wire \ff_wave_b0[6] ;
wire \ff_wave_b0[5] ;
wire \ff_wave_b0[4] ;
wire \ff_wave_b0[3] ;
wire \ff_wave_b0[2] ;
wire \ff_wave_b0[1] ;
wire \ff_wave_b0[0] ;
wire \ff_wave_c0[7] ;
wire \ff_wave_c0[6] ;
wire \ff_wave_c0[5] ;
wire \ff_wave_c0[4] ;
wire \ff_wave_c0[3] ;
wire \ff_wave_c0[2] ;
wire \ff_wave_c0[1] ;
wire \ff_wave_c0[0] ;
wire \ff_wave_d0[7] ;
wire \ff_wave_d0[6] ;
wire \ff_wave_d0[5] ;
wire \ff_wave_d0[4] ;
wire \ff_wave_d0[3] ;
wire \ff_wave_d0[2] ;
wire \ff_wave_d0[1] ;
wire \ff_wave_d0[0] ;
wire \ff_wave_e0[7] ;
wire \ff_wave_e0[6] ;
wire \ff_wave_e0[5] ;
wire \ff_wave_e0[4] ;
wire \ff_wave_e0[3] ;
wire \ff_wave_e0[2] ;
wire \ff_wave_e0[1] ;
wire \ff_wave_e0[0] ;
wire \ff_left_integ[10]_3 ;
wire \ff_left_integ[9] ;
wire \ff_left_integ[8] ;
wire \ff_left_integ[7] ;
wire \ff_left_integ[6] ;
wire \ff_left_integ[5] ;
wire \ff_left_integ[4] ;
wire \ff_left_integ[3] ;
wire \ff_left_integ[2] ;
wire \ff_left_integ[1] ;
wire \ff_left_integ[0] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire ff_sram_q_en;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire ff_active_delay_5;
wire n296;
wire n296_1_COUT;
wire n295;
wire n295_1_COUT;
wire n294;
wire n294_1_COUT;
wire n293_2;
wire n293_1_COUT;
wire n292_2;
wire n292_1_COUT;
wire n291_2;
wire n291_1_COUT;
wire n290_2;
wire n290_1_COUT;
wire n289_2;
wire n289_1_COUT;
wire n288;
wire n288_1_COUT;
wire n287;
wire n287_1_COUT;
wire n286;
wire n286_1_COUT;
wire \w_sram_a0[7] ;
wire \w_sram_a0[6] ;
wire \w_sram_a0[5] ;
wire n283;
wire \ff_left_integ[10] ;
wire ff_active_delay;
wire n289_6;
wire n40;
wire n39;
wire \w_left_channel0[0] ;
wire \w_left_channel0[1] ;
wire \w_left_channel0[2] ;
wire \w_left_channel0[3] ;
wire \w_left_channel0[4] ;
wire \w_left_channel0[5] ;
wire \w_left_channel0[6] ;
wire \w_sram_a0[4] ;
wire \w_sram_a0[3] ;
wire \w_sram_a0[2] ;
wire \w_sram_a0[1] ;
wire \w_sram_a0[0] ;
wire n121_9;
wire n145;
wire n289_8;
wire n289_10;
wire n289_16;
wire n289_18;
wire n289_20;
wire n297;
wire n298;
wire n299;
wire n300;
wire n301;
wire n302_7;
wire n303_7;
wire n304_7;
wire n305_7;
wire n306_7;
wire n307_7;
wire n153;
wire \w_sram_a0[6]_7 ;
wire n42_7;
wire \w_sram_a0[0]_7 ;
wire \w_sram_a0[1]_7 ;
wire \w_sram_a0[2]_7 ;
wire \w_sram_a0[3]_7 ;
wire \w_sram_a0[4]_7 ;
wire n129_9;
wire n137;
wire n41;
wire n121_11;
wire n145_11;
wire \ff_active[2]_11 ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire n545;
wire n535;
wire n535_7;
wire n545_9;
wire n545_11;
wire wave_update;
wire n3_11;
wire n3_13;
wire n3_15;
wire n3_17;
wire n3_19;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_channel[7] ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire GND;
VCC VCC_ins3039 (
.V(VCC) 
);
GSR VCC_ins3072 (
.GSRI(VCC) 
);
DFF ff_wave_update0_ins3746 (
.D(wave_update),
.CLK(clk_3),
.Q(ff_wave_update0) 
);
DFFCE \ff_wave_a0[7]_ins3747  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[7] ) 
);
DFFCE \ff_wave_a0[6]_ins3748  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[6] ) 
);
DFFCE \ff_wave_a0[5]_ins3749  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[5] ) 
);
DFFCE \ff_wave_a0[4]_ins3750  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[4] ) 
);
DFFCE \ff_wave_a0[3]_ins3751  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[3] ) 
);
DFFCE \ff_wave_a0[2]_ins3752  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[2] ) 
);
DFFCE \ff_wave_a0[1]_ins3753  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[1] ) 
);
DFFCE \ff_wave_a0[0]_ins3754  (
.D(ram_array),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[0] ) 
);
DFFCE \ff_wave_b0[7]_ins3755  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[7] ) 
);
DFFCE \ff_wave_b0[6]_ins3756  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[6] ) 
);
DFFCE \ff_wave_b0[5]_ins3757  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[5] ) 
);
DFFCE \ff_wave_b0[4]_ins3758  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[4] ) 
);
DFFCE \ff_wave_b0[3]_ins3759  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[3] ) 
);
DFFCE \ff_wave_b0[2]_ins3760  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[2] ) 
);
DFFCE \ff_wave_b0[1]_ins3761  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[1] ) 
);
DFFCE \ff_wave_b0[0]_ins3762  (
.D(ram_array),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[0] ) 
);
DFFCE \ff_wave_c0[7]_ins3763  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(n137),
.CLEAR(n42),
.Q(\ff_wave_c0[7] ) 
);
DFFCE \ff_wave_c0[6]_ins3764  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(n137),
.CLEAR(n42),
.Q(\ff_wave_c0[6] ) 
);
DFFCE \ff_wave_c0[5]_ins3765  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(n137),
.CLEAR(n42),
.Q(\ff_wave_c0[5] ) 
);
DFFCE \ff_wave_c0[4]_ins3766  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(n137),
.CLEAR(n42),
.Q(\ff_wave_c0[4] ) 
);
DFFCE \ff_wave_c0[3]_ins3767  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(n137),
.CLEAR(n42),
.Q(\ff_wave_c0[3] ) 
);
DFFCE \ff_wave_c0[2]_ins3768  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(n137),
.CLEAR(n42),
.Q(\ff_wave_c0[2] ) 
);
DFFCE \ff_wave_c0[1]_ins3769  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(n137),
.CLEAR(n42),
.Q(\ff_wave_c0[1] ) 
);
DFFCE \ff_wave_c0[0]_ins3770  (
.D(ram_array),
.CLK(clk_3),
.CE(n137),
.CLEAR(n42),
.Q(\ff_wave_c0[0] ) 
);
DFFCE \ff_wave_d0[7]_ins3771  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[7] ) 
);
DFFCE \ff_wave_d0[6]_ins3772  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[6] ) 
);
DFFCE \ff_wave_d0[5]_ins3773  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[5] ) 
);
DFFCE \ff_wave_d0[4]_ins3774  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[4] ) 
);
DFFCE \ff_wave_d0[3]_ins3775  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[3] ) 
);
DFFCE \ff_wave_d0[2]_ins3776  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[2] ) 
);
DFFCE \ff_wave_d0[1]_ins3777  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[1] ) 
);
DFFCE \ff_wave_d0[0]_ins3778  (
.D(ram_array),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[0] ) 
);
DFFCE \ff_wave_e0[7]_ins3779  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[7] ) 
);
DFFCE \ff_wave_e0[6]_ins3780  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[6] ) 
);
DFFCE \ff_wave_e0[5]_ins3781  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[5] ) 
);
DFFCE \ff_wave_e0[4]_ins3782  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[4] ) 
);
DFFCE \ff_wave_e0[3]_ins3783  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[3] ) 
);
DFFCE \ff_wave_e0[2]_ins3784  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[2] ) 
);
DFFCE \ff_wave_e0[1]_ins3785  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[1] ) 
);
DFFCE \ff_wave_e0[0]_ins3786  (
.D(ram_array),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[0] ) 
);
DFFCE \ff_left_integ[10]_ins3787  (
.D(n297),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[10]_3 ) 
);
DFFCE \ff_left_integ[9]_ins3789  (
.D(n298),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[9] ) 
);
DFFCE \ff_left_integ[8]_ins3791  (
.D(n299),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[8] ) 
);
DFFCE \ff_left_integ[7]_ins3793  (
.D(n300),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[7] ) 
);
DFFCE \ff_left_integ[6]_ins3795  (
.D(n301),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[6] ) 
);
DFFCE \ff_left_integ[5]_ins3797  (
.D(n302_7),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[5] ) 
);
DFFCE \ff_left_integ[4]_ins3799  (
.D(n303_7),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[4] ) 
);
DFFCE \ff_left_integ[3]_ins3801  (
.D(n304_7),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[3] ) 
);
DFFCE \ff_left_integ[2]_ins3803  (
.D(n305_7),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[2] ) 
);
DFFCE \ff_left_integ[1]_ins3805  (
.D(n306_7),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[1] ) 
);
DFFCE \ff_left_integ[0]_ins3807  (
.D(n307_7),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[0] ) 
);
DFFCE \ff_left_out[10]_ins3809  (
.D(\ff_left_integ[10]_3 ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[10] ) 
);
DFFCE \ff_left_out[9]_ins3810  (
.D(\ff_left_integ[9] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[9] ) 
);
DFFCE \ff_left_out[8]_ins3811  (
.D(\ff_left_integ[8] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[8] ) 
);
DFFCE \ff_left_out[7]_ins3812  (
.D(\ff_left_integ[7] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[7] ) 
);
DFFCE \ff_left_out[6]_ins3813  (
.D(\ff_left_integ[6] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[6] ) 
);
DFFCE \ff_left_out[5]_ins3814  (
.D(\ff_left_integ[5] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[5] ) 
);
DFFCE \ff_left_out[4]_ins3815  (
.D(\ff_left_integ[4] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[4] ) 
);
DFFCE \ff_left_out[3]_ins3816  (
.D(\ff_left_integ[3] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[3] ) 
);
DFFCE \ff_left_out[2]_ins3817  (
.D(\ff_left_integ[2] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[2] ) 
);
DFFCE \ff_left_out[1]_ins3818  (
.D(\ff_left_integ[1] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[1] ) 
);
DFFCE \ff_left_out[0]_ins3819  (
.D(\ff_left_integ[0] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[0] ) 
);
DFFC ff_sram_q_en_ins3820 (
.D(sram_oe),
.CLK(clk_3),
.CLEAR(n42),
.Q(ff_sram_q_en) 
);
DFFCE \ff_active[2]_ins4091  (
.D(n39),
.CLK(clk_3),
.CE(\ff_active[2]_11 ),
.CLEAR(n42),
.Q(\ff_active[2] ) 
);
defparam \ff_active[2]_ins4091 .INIT=1'b0;
DFFCE \ff_active[1]_ins4094  (
.D(n40),
.CLK(clk_3),
.CE(\ff_active[2]_11 ),
.CLEAR(n42),
.Q(\ff_active[1] ) 
);
defparam \ff_active[1]_ins4094 .INIT=1'b0;
DFFCE \ff_active[0]_ins4097  (
.D(n41),
.CLK(clk_3),
.CE(\ff_active[2]_11 ),
.CLEAR(n42),
.Q(\ff_active[0] ) 
);
defparam \ff_active[0]_ins4097 .INIT=1'b0;
DFFCE ff_active_delay_ins4101 (
.D(n42_7),
.CLK(clk_3),
.CE(ff_active_delay),
.CLEAR(n42),
.Q(ff_active_delay_5) 
);
defparam ff_active_delay_ins4101.INIT=1'b0;
ALU n296_ins4486 (
.I0(\ff_left_integ[0] ),
.I1(\w_left_channel0[0] ),
.I3(GND),
.CIN(GND),
.SUM(n296),
.COUT(n296_1_COUT) 
);
defparam n296_ins4486.ALU_MODE=0;
ALU n295_ins4487 (
.I0(\ff_left_integ[1] ),
.I1(\w_left_channel0[1] ),
.I3(GND),
.CIN(n296_1_COUT),
.SUM(n295),
.COUT(n295_1_COUT) 
);
defparam n295_ins4487.ALU_MODE=0;
ALU n294_ins4488 (
.I0(\ff_left_integ[2] ),
.I1(\w_left_channel0[2] ),
.I3(GND),
.CIN(n295_1_COUT),
.SUM(n294),
.COUT(n294_1_COUT) 
);
defparam n294_ins4488.ALU_MODE=0;
ALU n293_ins4489 (
.I0(\ff_left_integ[3] ),
.I1(\w_left_channel0[3] ),
.I3(GND),
.CIN(n294_1_COUT),
.SUM(n293_2),
.COUT(n293_1_COUT) 
);
defparam n293_ins4489.ALU_MODE=0;
ALU n292_ins4490 (
.I0(\ff_left_integ[4] ),
.I1(\w_left_channel0[4] ),
.I3(GND),
.CIN(n293_1_COUT),
.SUM(n292_2),
.COUT(n292_1_COUT) 
);
defparam n292_ins4490.ALU_MODE=0;
ALU n291_ins4491 (
.I0(\ff_left_integ[5] ),
.I1(\w_left_channel0[5] ),
.I3(GND),
.CIN(n292_1_COUT),
.SUM(n291_2),
.COUT(n291_1_COUT) 
);
defparam n291_ins4491.ALU_MODE=0;
ALU n290_ins4492 (
.I0(\ff_left_integ[6] ),
.I1(\w_left_channel0[6] ),
.I3(GND),
.CIN(n291_1_COUT),
.SUM(n290_2),
.COUT(n290_1_COUT) 
);
defparam n290_ins4492.ALU_MODE=0;
ALU n289_ins4493 (
.I0(\ff_left_integ[7] ),
.I1(n289_6),
.I3(GND),
.CIN(n290_1_COUT),
.SUM(n289_2),
.COUT(n289_1_COUT) 
);
defparam n289_ins4493.ALU_MODE=0;
ALU n288_ins4495 (
.I0(\ff_left_integ[8] ),
.I1(GND),
.I3(GND),
.CIN(n289_1_COUT),
.SUM(n288),
.COUT(n288_1_COUT) 
);
defparam n288_ins4495.ALU_MODE=0;
ALU n287_ins4496 (
.I0(\ff_left_integ[9] ),
.I1(GND),
.I3(GND),
.CIN(n288_1_COUT),
.SUM(n287),
.COUT(n287_1_COUT) 
);
defparam n287_ins4496.ALU_MODE=0;
ALU n286_ins4497 (
.I0(\ff_left_integ[10]_3 ),
.I1(GND),
.I3(GND),
.CIN(n287_1_COUT),
.SUM(n286),
.COUT(n286_1_COUT) 
);
defparam n286_ins4497.ALU_MODE=0;
LUT4 \w_sram_a0[7]_ins4917  (
.I0(reg_scci_enable),
.I1(\ff_active[2] ),
.I2(\sram_id[2] ),
.I3(\ff_left_integ[10] ),
.F(\w_sram_a0[7] ) 
);
defparam \w_sram_a0[7]_ins4917 .INIT=16'h88F0;
LUT4 \w_sram_a0[6]_ins4918  (
.I0(\ff_left_integ[10] ),
.I1(\sram_id[1] ),
.I2(\ff_active[1] ),
.I3(\w_sram_a0[6]_7 ),
.F(\w_sram_a0[6] ) 
);
defparam \w_sram_a0[6]_ins4918 .INIT=16'hE0EE;
LUT4 \w_sram_a0[5]_ins4919  (
.I0(\ff_left_integ[10] ),
.I1(\sram_id[0] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[6]_7 ),
.F(\w_sram_a0[5] ) 
);
defparam \w_sram_a0[5]_ins4919 .INIT=16'hE0EE;
LUT3 n283_ins4925 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.F(n283) 
);
defparam n283_ins4925.INIT=8'h10;
LUT2 \ff_left_integ[10]_ins5034  (
.I0(sram_oe),
.I1(sram_we),
.F(\ff_left_integ[10] ) 
);
defparam \ff_left_integ[10]_ins5034 .INIT=4'h1;
LUT4 ff_active_delay_ins5037 (
.I0(ff_active_delay_5),
.I1(\ff_active[0] ),
.I2(n121_9),
.I3(\ff_left_integ[10] ),
.F(ff_active_delay) 
);
defparam ff_active_delay_ins5037.INIT=16'hE0FF;
LUT2 n289_ins5080 (
.I0(n289_8),
.I1(\ff_channel[7] ),
.F(n289_6) 
);
defparam n289_ins5080.INIT=4'hB;
LUT3 n40_ins5173 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n40) 
);
defparam n40_ins5173.INIT=8'h1C;
LUT3 n39_ins5174 (
.I0(\ff_active[2] ),
.I1(n41),
.I2(n535_7),
.F(n39) 
);
defparam n39_ins5174.INIT=8'hF8;
LUT2 \w_left_channel0[0]_ins5188  (
.I0(n289_8),
.I1(\ff_channel[0] ),
.F(\w_left_channel0[0] ) 
);
defparam \w_left_channel0[0]_ins5188 .INIT=4'h4;
LUT2 \w_left_channel0[1]_ins5189  (
.I0(n289_8),
.I1(\ff_channel[1] ),
.F(\w_left_channel0[1] ) 
);
defparam \w_left_channel0[1]_ins5189 .INIT=4'h4;
LUT2 \w_left_channel0[2]_ins5190  (
.I0(n289_8),
.I1(\ff_channel[2] ),
.F(\w_left_channel0[2] ) 
);
defparam \w_left_channel0[2]_ins5190 .INIT=4'h4;
LUT2 \w_left_channel0[3]_ins5191  (
.I0(n289_8),
.I1(\ff_channel[3] ),
.F(\w_left_channel0[3] ) 
);
defparam \w_left_channel0[3]_ins5191 .INIT=4'h4;
LUT2 \w_left_channel0[4]_ins5192  (
.I0(n289_8),
.I1(\ff_channel[4] ),
.F(\w_left_channel0[4] ) 
);
defparam \w_left_channel0[4]_ins5192 .INIT=4'h4;
LUT2 \w_left_channel0[5]_ins5193  (
.I0(n289_8),
.I1(\ff_channel[5] ),
.F(\w_left_channel0[5] ) 
);
defparam \w_left_channel0[5]_ins5193 .INIT=4'h4;
LUT2 \w_left_channel0[6]_ins5194  (
.I0(n289_8),
.I1(\ff_channel[6] ),
.F(\w_left_channel0[6] ) 
);
defparam \w_left_channel0[6]_ins5194 .INIT=4'h4;
LUT4 \w_sram_a0[4]_ins5197  (
.I0(\ff_wave_address_e[4] ),
.I1(n545),
.I2(\ff_active[2] ),
.I3(n3_11),
.F(\w_sram_a0[4] ) 
);
defparam \w_sram_a0[4]_ins5197 .INIT=16'h7077;
LUT4 \w_sram_a0[3]_ins5198  (
.I0(\ff_wave_address_e[3] ),
.I1(n545),
.I2(\ff_active[2] ),
.I3(n3_13),
.F(\w_sram_a0[3] ) 
);
defparam \w_sram_a0[3]_ins5198 .INIT=16'h7077;
LUT4 \w_sram_a0[2]_ins5199  (
.I0(\ff_wave_address_e[2] ),
.I1(n545),
.I2(\ff_active[2] ),
.I3(n3_15),
.F(\w_sram_a0[2] ) 
);
defparam \w_sram_a0[2]_ins5199 .INIT=16'h7077;
LUT4 \w_sram_a0[1]_ins5200  (
.I0(\ff_wave_address_e[1] ),
.I1(n545),
.I2(\ff_active[2] ),
.I3(n3_17),
.F(\w_sram_a0[1] ) 
);
defparam \w_sram_a0[1]_ins5200 .INIT=16'h7077;
LUT4 \w_sram_a0[0]_ins5201  (
.I0(\ff_wave_address_e[0] ),
.I1(n545),
.I2(\ff_active[2] ),
.I3(n3_19),
.F(\w_sram_a0[0] ) 
);
defparam \w_sram_a0[0]_ins5201 .INIT=16'h7077;
LUT2 n121_ins5224 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.F(n121_9) 
);
defparam n121_ins5224.INIT=4'h4;
LUT3 n145_ins5225 (
.I0(\ff_active[0] ),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.F(n145) 
);
defparam n145_ins5225.INIT=8'h10;
LUT4 n289_ins5252 (
.I0(n289_10),
.I1(\ff_active[1] ),
.I2(n289_20),
.I3(\ff_active[2] ),
.F(n289_8) 
);
defparam n289_ins5252.INIT=16'hDDF0;
LUT3 n289_ins5315 (
.I0(ff_reg_enable_c0),
.I1(ff_reg_enable_d0),
.I2(\ff_active[0] ),
.F(n289_10) 
);
defparam n289_ins5315.INIT=8'hCA;
LUT3 n289_ins5397 (
.I0(\ff_active[0] ),
.I1(ff_reg_enable_b0),
.I2(ff_reg_enable_e0),
.F(n289_16) 
);
defparam n289_ins5397.INIT=8'hAF;
LUT3 n289_ins5398 (
.I0(\ff_active[0] ),
.I1(ff_reg_enable_b0),
.I2(ff_reg_enable_a0),
.F(n289_18) 
);
defparam n289_ins5398.INIT=8'h27;
MUX2_LUT5 n289_ins5399 (
.I0(n289_16),
.I1(n289_18),
.S0(\ff_active[1] ),
.O(n289_20) 
);
LUT4 n297_ins5400 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n286),
.F(n297) 
);
defparam n297_ins5400.INIT=16'hEF00;
LUT4 n298_ins5401 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n287),
.F(n298) 
);
defparam n298_ins5401.INIT=16'hEF00;
LUT4 n299_ins5402 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n288),
.F(n299) 
);
defparam n299_ins5402.INIT=16'hEF00;
LUT4 n300_ins5403 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n289_2),
.F(n300) 
);
defparam n300_ins5403.INIT=16'hEF00;
LUT4 n301_ins5404 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n290_2),
.F(n301) 
);
defparam n301_ins5404.INIT=16'hEF00;
LUT4 n302_ins5405 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n291_2),
.F(n302_7) 
);
defparam n302_ins5405.INIT=16'hEF00;
LUT4 n303_ins5406 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n292_2),
.F(n303_7) 
);
defparam n303_ins5406.INIT=16'hEF00;
LUT4 n304_ins5407 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n293_2),
.F(n304_7) 
);
defparam n304_ins5407.INIT=16'hEF00;
LUT4 n305_ins5408 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n294),
.F(n305_7) 
);
defparam n305_ins5408.INIT=16'hEF00;
LUT4 n306_ins5409 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n295),
.F(n306_7) 
);
defparam n306_ins5409.INIT=16'hEF00;
LUT4 n307_ins5410 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n296),
.F(n307_7) 
);
defparam n307_ins5410.INIT=16'hEF00;
LUT4 n153_ins5412 (
.I0(ff_wave_update0),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(\ff_active[0] ),
.F(n153) 
);
defparam n153_ins5412.INIT=16'h0200;
LUT4 \w_sram_a0[6]_ins5413  (
.I0(reg_scci_enable),
.I1(\ff_active[2] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[6]_7 ) 
);
defparam \w_sram_a0[6]_ins5413 .INIT=16'h000B;
LUT4 n42_ins5414 (
.I0(n121_9),
.I1(\ff_active[0] ),
.I2(sram_oe),
.I3(sram_we),
.F(n42_7) 
);
defparam n42_ins5414.INIT=16'h7770;
LUT4 \w_sram_a0[0]_ins5415  (
.I0(\w_sram_a0[0] ),
.I1(\sram_a[0] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[0]_7 ) 
);
defparam \w_sram_a0[0]_ins5415 .INIT=16'hCCC5;
LUT4 \w_sram_a0[1]_ins5416  (
.I0(\w_sram_a0[1] ),
.I1(\sram_a[1] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[1]_7 ) 
);
defparam \w_sram_a0[1]_ins5416 .INIT=16'hCCC5;
LUT4 \w_sram_a0[2]_ins5417  (
.I0(\w_sram_a0[2] ),
.I1(\sram_a[2] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[2]_7 ) 
);
defparam \w_sram_a0[2]_ins5417 .INIT=16'hCCC5;
LUT4 \w_sram_a0[3]_ins5418  (
.I0(\w_sram_a0[3] ),
.I1(\sram_a[3] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[3]_7 ) 
);
defparam \w_sram_a0[3]_ins5418 .INIT=16'hCCC5;
LUT4 \w_sram_a0[4]_ins5419  (
.I0(\w_sram_a0[4] ),
.I1(\sram_a[4] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[4]_7 ) 
);
defparam \w_sram_a0[4]_ins5419 .INIT=16'hCCC5;
LUT4 n129_ins5470 (
.I0(ff_wave_update0),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n129_9) 
);
defparam n129_ins5470.INIT=16'h0200;
LUT4 n137_ins5472 (
.I0(ff_wave_update0),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n137) 
);
defparam n137_ins5472.INIT=16'h2000;
LUT4 n41_ins5476 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(ff_active_delay_5),
.I3(\ff_active[0] ),
.F(n41) 
);
defparam n41_ins5476.INIT=16'h00BF;
LUT4 n121_ins5477 (
.I0(\ff_active[0] ),
.I1(ff_wave_update0),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n121_11) 
);
defparam n121_ins5477.INIT=16'h0800;
LUT4 n145_ins5479 (
.I0(ff_wave_update0),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(n145_11) 
);
defparam n145_ins5479.INIT=16'h0200;
LUT4 \ff_active[2]_ins5540  (
.I0(n121_9),
.I1(\ff_active[0] ),
.I2(sram_oe),
.I3(sram_we),
.F(\ff_active[2]_11 ) 
);
defparam \ff_active[2]_ins5540 .INIT=16'h888F;
\u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0  u_tone_generator_5ch_0 (
.clk_3(clk_3),
.n42(n42),
.\ff_active[0] (\ff_active[0] ),
.ff_wave_reset(ff_wave_reset),
.n283(n283),
.n145(n145),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.\ff_active[2] (\ff_active[2] ),
.n3(n3),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.n3_45(n3_45),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.n3_43(n3_43),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.n3_41(n3_41),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.n3_39(n3_39),
.n908(n908),
.\ff_active[1] (\ff_active[1] ),
.slot_a_5(slot_a_5),
.n891(n891),
.n891_13(n891_13),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\w_sram_a0[0] (\w_sram_a0[0] ),
.\w_sram_a0[1] (\w_sram_a0[1] ),
.\w_sram_a0[2] (\w_sram_a0[2] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.n1437(n1437),
.n1437_11(n1437_11),
.slot_a_13(slot_a_13),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.n952(n952),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.n3_29(n3_29),
.n3_37(n3_37),
.n3_33(n3_33),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_31(n3_31),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.n3_35(n3_35),
.reg_scci_enable(reg_scci_enable),
.\ff_wave_address_e[4] (\ff_wave_address_e[4] ),
.\ff_wave_address_e[3] (\ff_wave_address_e[3] ),
.\ff_wave_address_e[2] (\ff_wave_address_e[2] ),
.\ff_wave_address_e[1] (\ff_wave_address_e[1] ),
.\ff_wave_address_e[0] (\ff_wave_address_e[0] ),
.n545(n545),
.n535(n535),
.n535_7(n535_7),
.n545_9(n545_9),
.n545_11(n545_11),
.wave_update(wave_update),
.n3_11(n3_11),
.n3_13(n3_13),
.n3_15(n3_15),
.n3_17(n3_17),
.n3_19(n3_19) 
);
\u_scc_core/u_scc_channel_mixer/u_channel_volume0  u_channel_volume0 (
.clk_3(clk_3),
.n535_7(n535_7),
.\ff_reg_volume_c0[0] (\ff_reg_volume_c0[0] ),
.\ff_wave_c0[1] (\ff_wave_c0[1] ),
.\ff_wave_c0[2] (\ff_wave_c0[2] ),
.\ff_wave_c0[3] (\ff_wave_c0[3] ),
.\ff_wave_c0[4] (\ff_wave_c0[4] ),
.\ff_wave_c0[5] (\ff_wave_c0[5] ),
.\ff_wave_c0[6] (\ff_wave_c0[6] ),
.\ff_wave_c0[7] (\ff_wave_c0[7] ),
.\ff_wave_c0[0] (\ff_wave_c0[0] ),
.\ff_reg_volume_c0[2] (\ff_reg_volume_c0[2] ),
.\ff_reg_volume_c0[3] (\ff_reg_volume_c0[3] ),
.\ff_reg_volume_d0[0] (\ff_reg_volume_d0[0] ),
.\ff_reg_volume_e0[0] (\ff_reg_volume_e0[0] ),
.\ff_active[0] (\ff_active[0] ),
.n121_9(n121_9),
.n283(n283),
.\ff_reg_volume_a0[0] (\ff_reg_volume_a0[0] ),
.\ff_reg_volume_b0[0] (\ff_reg_volume_b0[0] ),
.n145(n145),
.\ff_wave_d0[1] (\ff_wave_d0[1] ),
.\ff_wave_e0[1] (\ff_wave_e0[1] ),
.\ff_wave_a0[1] (\ff_wave_a0[1] ),
.\ff_wave_b0[1] (\ff_wave_b0[1] ),
.\ff_wave_d0[2] (\ff_wave_d0[2] ),
.\ff_wave_e0[2] (\ff_wave_e0[2] ),
.\ff_wave_a0[2] (\ff_wave_a0[2] ),
.\ff_wave_b0[2] (\ff_wave_b0[2] ),
.\ff_wave_d0[3] (\ff_wave_d0[3] ),
.\ff_wave_e0[3] (\ff_wave_e0[3] ),
.\ff_wave_a0[3] (\ff_wave_a0[3] ),
.\ff_wave_b0[3] (\ff_wave_b0[3] ),
.\ff_wave_d0[4] (\ff_wave_d0[4] ),
.\ff_wave_e0[4] (\ff_wave_e0[4] ),
.\ff_wave_a0[4] (\ff_wave_a0[4] ),
.\ff_wave_b0[4] (\ff_wave_b0[4] ),
.\ff_wave_d0[5] (\ff_wave_d0[5] ),
.\ff_wave_e0[5] (\ff_wave_e0[5] ),
.\ff_wave_a0[5] (\ff_wave_a0[5] ),
.\ff_wave_b0[5] (\ff_wave_b0[5] ),
.\ff_wave_d0[6] (\ff_wave_d0[6] ),
.\ff_wave_e0[6] (\ff_wave_e0[6] ),
.\ff_wave_a0[6] (\ff_wave_a0[6] ),
.\ff_wave_b0[6] (\ff_wave_b0[6] ),
.\ff_wave_d0[7] (\ff_wave_d0[7] ),
.\ff_wave_e0[7] (\ff_wave_e0[7] ),
.\ff_wave_a0[7] (\ff_wave_a0[7] ),
.\ff_wave_b0[7] (\ff_wave_b0[7] ),
.\ff_wave_d0[0] (\ff_wave_d0[0] ),
.\ff_wave_e0[0] (\ff_wave_e0[0] ),
.\ff_wave_a0[0] (\ff_wave_a0[0] ),
.\ff_wave_b0[0] (\ff_wave_b0[0] ),
.\ff_reg_volume_a0[1] (\ff_reg_volume_a0[1] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_volume_d0[1] (\ff_reg_volume_d0[1] ),
.\ff_reg_volume_e0[1] (\ff_reg_volume_e0[1] ),
.\ff_reg_volume_d0[2] (\ff_reg_volume_d0[2] ),
.\ff_reg_volume_e0[2] (\ff_reg_volume_e0[2] ),
.\ff_reg_volume_a0[2] (\ff_reg_volume_a0[2] ),
.\ff_reg_volume_b0[2] (\ff_reg_volume_b0[2] ),
.\ff_reg_volume_d0[3] (\ff_reg_volume_d0[3] ),
.\ff_reg_volume_e0[3] (\ff_reg_volume_e0[3] ),
.\ff_reg_volume_a0[3] (\ff_reg_volume_a0[3] ),
.\ff_reg_volume_b0[3] (\ff_reg_volume_b0[3] ),
.\ff_reg_volume_b0[1] (\ff_reg_volume_b0[1] ),
.\ff_reg_volume_c0[1] (\ff_reg_volume_c0[1] ),
.\ff_active[2] (\ff_active[2] ),
.\ff_channel[6] (\ff_channel[6] ),
.\ff_channel[5] (\ff_channel[5] ),
.\ff_channel[4] (\ff_channel[4] ),
.\ff_channel[3] (\ff_channel[3] ),
.\ff_channel[2] (\ff_channel[2] ),
.\ff_channel[1] (\ff_channel[1] ),
.\ff_channel[0] (\ff_channel[0] ),
.\ff_channel[7] (\ff_channel[7] ) 
);
\u_scc_core/u_scc_channel_mixer/u_ram00  u_ram00 (
.\sram_d[0] (\sram_d[0] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[7] (\sram_d[7] ),
.\w_sram_a0[0]_7 (\w_sram_a0[0]_7 ),
.\w_sram_a0[1]_7 (\w_sram_a0[1]_7 ),
.\w_sram_a0[2]_7 (\w_sram_a0[2]_7 ),
.\w_sram_a0[3]_7 (\w_sram_a0[3]_7 ),
.\w_sram_a0[4]_7 (\w_sram_a0[4]_7 ),
.\w_sram_a0[5] (\w_sram_a0[5] ),
.\w_sram_a0[6] (\w_sram_a0[6] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.sram_we(sram_we),
.clk_3(clk_3),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7) 
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_register/u_wave_frequency_count_selector0  (\ff_active[1] ,\ff_reg_frequency_count_a0[11] ,\ff_reg_frequency_count_b0[11] ,\ff_active[0] ,\ff_reg_frequency_count_c0[11] ,\ff_reg_frequency_count_d0[11] ,\ff_reg_frequency_count_a0[10] ,\ff_reg_frequency_count_b0[10] ,\ff_reg_frequency_count_c0[10] ,\ff_reg_frequency_count_d0[10] ,\ff_reg_frequency_count_a0[9] ,\ff_reg_frequency_count_b0[9] ,\ff_reg_frequency_count_c0[9] ,\ff_reg_frequency_count_d0[9] ,\ff_reg_frequency_count_a0[8] ,\ff_reg_frequency_count_b0[8] ,\ff_reg_frequency_count_c0[8] ,\ff_reg_frequency_count_d0[8] ,\ff_reg_frequency_count_a0[7] ,\ff_reg_frequency_count_b0[7] ,\ff_reg_frequency_count_c0[7] ,\ff_reg_frequency_count_d0[7] ,\ff_reg_frequency_count_a0[6] ,\ff_reg_frequency_count_b0[6] ,\ff_reg_frequency_count_c0[6] ,\ff_reg_frequency_count_d0[6] ,\ff_reg_frequency_count_a0[5] ,\ff_reg_frequency_count_b0[5] ,\ff_reg_frequency_count_c0[5] ,\ff_reg_frequency_count_d0[5] ,\ff_reg_frequency_count_a0[4] ,\ff_reg_frequency_count_b0[4] ,\ff_reg_frequency_count_c0[4] ,\ff_reg_frequency_count_d0[4] ,\ff_reg_frequency_count_a0[3] ,\ff_reg_frequency_count_b0[3] ,\ff_reg_frequency_count_c0[3] ,\ff_reg_frequency_count_d0[3] ,\ff_reg_frequency_count_a0[2] ,\ff_reg_frequency_count_b0[2] ,\ff_reg_frequency_count_c0[2] ,\ff_reg_frequency_count_d0[2] ,\ff_reg_frequency_count_a0[1] ,\ff_reg_frequency_count_b0[1] ,\ff_reg_frequency_count_c0[1] ,\ff_reg_frequency_count_d0[1] ,\ff_reg_frequency_count_a0[0] ,\ff_reg_frequency_count_b0[0] ,\ff_reg_frequency_count_c0[0] ,\ff_reg_frequency_count_d0[0] ,n3_25,n3_27,n3_29,n3_31,n3_33,n3_35,n3_37,n3_39,n3_41,n3_43,n3_45,n3);
input \ff_active[1] ;
input \ff_reg_frequency_count_a0[11] ;
input \ff_reg_frequency_count_b0[11] ;
input \ff_active[0] ;
input \ff_reg_frequency_count_c0[11] ;
input \ff_reg_frequency_count_d0[11] ;
input \ff_reg_frequency_count_a0[10] ;
input \ff_reg_frequency_count_b0[10] ;
input \ff_reg_frequency_count_c0[10] ;
input \ff_reg_frequency_count_d0[10] ;
input \ff_reg_frequency_count_a0[9] ;
input \ff_reg_frequency_count_b0[9] ;
input \ff_reg_frequency_count_c0[9] ;
input \ff_reg_frequency_count_d0[9] ;
input \ff_reg_frequency_count_a0[8] ;
input \ff_reg_frequency_count_b0[8] ;
input \ff_reg_frequency_count_c0[8] ;
input \ff_reg_frequency_count_d0[8] ;
input \ff_reg_frequency_count_a0[7] ;
input \ff_reg_frequency_count_b0[7] ;
input \ff_reg_frequency_count_c0[7] ;
input \ff_reg_frequency_count_d0[7] ;
input \ff_reg_frequency_count_a0[6] ;
input \ff_reg_frequency_count_b0[6] ;
input \ff_reg_frequency_count_c0[6] ;
input \ff_reg_frequency_count_d0[6] ;
input \ff_reg_frequency_count_a0[5] ;
input \ff_reg_frequency_count_b0[5] ;
input \ff_reg_frequency_count_c0[5] ;
input \ff_reg_frequency_count_d0[5] ;
input \ff_reg_frequency_count_a0[4] ;
input \ff_reg_frequency_count_b0[4] ;
input \ff_reg_frequency_count_c0[4] ;
input \ff_reg_frequency_count_d0[4] ;
input \ff_reg_frequency_count_a0[3] ;
input \ff_reg_frequency_count_b0[3] ;
input \ff_reg_frequency_count_c0[3] ;
input \ff_reg_frequency_count_d0[3] ;
input \ff_reg_frequency_count_a0[2] ;
input \ff_reg_frequency_count_b0[2] ;
input \ff_reg_frequency_count_c0[2] ;
input \ff_reg_frequency_count_d0[2] ;
input \ff_reg_frequency_count_a0[1] ;
input \ff_reg_frequency_count_b0[1] ;
input \ff_reg_frequency_count_c0[1] ;
input \ff_reg_frequency_count_d0[1] ;
input \ff_reg_frequency_count_a0[0] ;
input \ff_reg_frequency_count_b0[0] ;
input \ff_reg_frequency_count_c0[0] ;
input \ff_reg_frequency_count_d0[0] ;
output n3_25;
output n3_27;
output n3_29;
output n3_31;
output n3_33;
output n3_35;
output n3_37;
output n3_39;
output n3_41;
output n3_43;
output n3_45;
output n3;
wire n3_25;
wire n3_27;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3;
wire n1_27;
wire n2_25;
wire n1_29_11;
wire n2_27_12;
wire n1_31_13;
wire n2_29_14;
wire n1_33_15;
wire n2_31_16;
wire n1_35_17;
wire n2_33_18;
wire n1_37_19;
wire n2_35_20;
wire n1_39_21;
wire n2_37_22;
wire n1_41_23;
wire n2_39_24;
wire n1_43_25;
wire n2_41_26;
wire n1_45_27;
wire n2_43_28;
wire n1_47_29;
wire n2_45_30;
wire n1_49_31;
wire n2_47_32;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins4899 (
.I0(n1_27),
.I1(n2_25),
.S0(\ff_active[1] ),
.O(n3_25) 
);
MUX2_LUT5 n3_ins4900 (
.I0(n1_29_11),
.I1(n2_27_12),
.S0(\ff_active[1] ),
.O(n3_27) 
);
MUX2_LUT5 n3_ins4901 (
.I0(n1_31_13),
.I1(n2_29_14),
.S0(\ff_active[1] ),
.O(n3_29) 
);
MUX2_LUT5 n3_ins4902 (
.I0(n1_33_15),
.I1(n2_31_16),
.S0(\ff_active[1] ),
.O(n3_31) 
);
MUX2_LUT5 n3_ins4903 (
.I0(n1_35_17),
.I1(n2_33_18),
.S0(\ff_active[1] ),
.O(n3_33) 
);
MUX2_LUT5 n3_ins4904 (
.I0(n1_37_19),
.I1(n2_35_20),
.S0(\ff_active[1] ),
.O(n3_35) 
);
MUX2_LUT5 n3_ins4905 (
.I0(n1_39_21),
.I1(n2_37_22),
.S0(\ff_active[1] ),
.O(n3_37) 
);
MUX2_LUT5 n3_ins4906 (
.I0(n1_41_23),
.I1(n2_39_24),
.S0(\ff_active[1] ),
.O(n3_39) 
);
MUX2_LUT5 n3_ins4907 (
.I0(n1_43_25),
.I1(n2_41_26),
.S0(\ff_active[1] ),
.O(n3_41) 
);
MUX2_LUT5 n3_ins4908 (
.I0(n1_45_27),
.I1(n2_43_28),
.S0(\ff_active[1] ),
.O(n3_43) 
);
MUX2_LUT5 n3_ins4909 (
.I0(n1_47_29),
.I1(n2_45_30),
.S0(\ff_active[1] ),
.O(n3_45) 
);
MUX2_LUT5 n3_ins4910 (
.I0(n1_49_31),
.I1(n2_47_32),
.S0(\ff_active[1] ),
.O(n3) 
);
LUT3 n1_ins4987 (
.I0(\ff_reg_frequency_count_a0[11] ),
.I1(\ff_reg_frequency_count_b0[11] ),
.I2(\ff_active[0] ),
.F(n1_27) 
);
defparam n1_ins4987.INIT=8'hCA;
LUT3 n2_ins4988 (
.I0(\ff_reg_frequency_count_c0[11] ),
.I1(\ff_reg_frequency_count_d0[11] ),
.I2(\ff_active[0] ),
.F(n2_25) 
);
defparam n2_ins4988.INIT=8'hCA;
LUT3 n1_ins4989 (
.I0(\ff_reg_frequency_count_a0[10] ),
.I1(\ff_reg_frequency_count_b0[10] ),
.I2(\ff_active[0] ),
.F(n1_29_11) 
);
defparam n1_ins4989.INIT=8'hCA;
LUT3 n2_ins4990 (
.I0(\ff_reg_frequency_count_c0[10] ),
.I1(\ff_reg_frequency_count_d0[10] ),
.I2(\ff_active[0] ),
.F(n2_27_12) 
);
defparam n2_ins4990.INIT=8'hCA;
LUT3 n1_ins4991 (
.I0(\ff_reg_frequency_count_a0[9] ),
.I1(\ff_reg_frequency_count_b0[9] ),
.I2(\ff_active[0] ),
.F(n1_31_13) 
);
defparam n1_ins4991.INIT=8'hCA;
LUT3 n2_ins4992 (
.I0(\ff_reg_frequency_count_c0[9] ),
.I1(\ff_reg_frequency_count_d0[9] ),
.I2(\ff_active[0] ),
.F(n2_29_14) 
);
defparam n2_ins4992.INIT=8'hCA;
LUT3 n1_ins4993 (
.I0(\ff_reg_frequency_count_a0[8] ),
.I1(\ff_reg_frequency_count_b0[8] ),
.I2(\ff_active[0] ),
.F(n1_33_15) 
);
defparam n1_ins4993.INIT=8'hCA;
LUT3 n2_ins4994 (
.I0(\ff_reg_frequency_count_c0[8] ),
.I1(\ff_reg_frequency_count_d0[8] ),
.I2(\ff_active[0] ),
.F(n2_31_16) 
);
defparam n2_ins4994.INIT=8'hCA;
LUT3 n1_ins4995 (
.I0(\ff_reg_frequency_count_a0[7] ),
.I1(\ff_reg_frequency_count_b0[7] ),
.I2(\ff_active[0] ),
.F(n1_35_17) 
);
defparam n1_ins4995.INIT=8'hCA;
LUT3 n2_ins4996 (
.I0(\ff_reg_frequency_count_c0[7] ),
.I1(\ff_reg_frequency_count_d0[7] ),
.I2(\ff_active[0] ),
.F(n2_33_18) 
);
defparam n2_ins4996.INIT=8'hCA;
LUT3 n1_ins4997 (
.I0(\ff_reg_frequency_count_a0[6] ),
.I1(\ff_reg_frequency_count_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_37_19) 
);
defparam n1_ins4997.INIT=8'hCA;
LUT3 n2_ins4998 (
.I0(\ff_reg_frequency_count_c0[6] ),
.I1(\ff_reg_frequency_count_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_35_20) 
);
defparam n2_ins4998.INIT=8'hCA;
LUT3 n1_ins4999 (
.I0(\ff_reg_frequency_count_a0[5] ),
.I1(\ff_reg_frequency_count_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_39_21) 
);
defparam n1_ins4999.INIT=8'hCA;
LUT3 n2_ins5000 (
.I0(\ff_reg_frequency_count_c0[5] ),
.I1(\ff_reg_frequency_count_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_37_22) 
);
defparam n2_ins5000.INIT=8'hCA;
LUT3 n1_ins5001 (
.I0(\ff_reg_frequency_count_a0[4] ),
.I1(\ff_reg_frequency_count_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_41_23) 
);
defparam n1_ins5001.INIT=8'hCA;
LUT3 n2_ins5002 (
.I0(\ff_reg_frequency_count_c0[4] ),
.I1(\ff_reg_frequency_count_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_39_24) 
);
defparam n2_ins5002.INIT=8'hCA;
LUT3 n1_ins5003 (
.I0(\ff_reg_frequency_count_a0[3] ),
.I1(\ff_reg_frequency_count_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_43_25) 
);
defparam n1_ins5003.INIT=8'hCA;
LUT3 n2_ins5004 (
.I0(\ff_reg_frequency_count_c0[3] ),
.I1(\ff_reg_frequency_count_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_41_26) 
);
defparam n2_ins5004.INIT=8'hCA;
LUT3 n1_ins5005 (
.I0(\ff_reg_frequency_count_a0[2] ),
.I1(\ff_reg_frequency_count_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_45_27) 
);
defparam n1_ins5005.INIT=8'hCA;
LUT3 n2_ins5006 (
.I0(\ff_reg_frequency_count_c0[2] ),
.I1(\ff_reg_frequency_count_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_43_28) 
);
defparam n2_ins5006.INIT=8'hCA;
LUT3 n1_ins5007 (
.I0(\ff_reg_frequency_count_a0[1] ),
.I1(\ff_reg_frequency_count_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_47_29) 
);
defparam n1_ins5007.INIT=8'hCA;
LUT3 n2_ins5008 (
.I0(\ff_reg_frequency_count_c0[1] ),
.I1(\ff_reg_frequency_count_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_45_30) 
);
defparam n2_ins5008.INIT=8'hCA;
LUT3 n1_ins5009 (
.I0(\ff_reg_frequency_count_a0[0] ),
.I1(\ff_reg_frequency_count_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_49_31) 
);
defparam n1_ins5009.INIT=8'hCA;
LUT3 n2_ins5010 (
.I0(\ff_reg_frequency_count_c0[0] ),
.I1(\ff_reg_frequency_count_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_47_32) 
);
defparam n2_ins5010.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_register  (slot_d_12,clk_3,n42,slot_d_10,slot_d_16,slot_d_14,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_11,slot_a_9,slot_a_7,slot_a_5,slot_a_3,ram_array_4_DO7,ff_sram_q_en,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array,slot_a_13,slot_a_29,slot_a_31,slot_a_15,slot_a_17,n535,ff_nwr2,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,slot_a_25,slot_a_27,n545_9,ff_nrd2,ff_nrd1,slot_a_19,slot_a_21,slot_a_23,n545_11,\ff_active[1] ,\ff_active[0] ,reg_scci_enable,\sram_a[4] ,\sram_a[3] ,\sram_a[2] ,\sram_a[1] ,\sram_a[0] ,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] ,sram_oe,sram_we,\ff_reg_volume_a0[3] ,\ff_reg_volume_a0[2] ,\ff_reg_volume_a0[1] ,\ff_reg_volume_a0[0] ,ff_reg_enable_a0,\ff_reg_volume_b0[3] ,\ff_reg_volume_b0[2] ,\ff_reg_volume_b0[1] ,\ff_reg_volume_b0[0] ,ff_reg_enable_b0,\ff_reg_volume_c0[3] ,\ff_reg_volume_c0[2] ,\ff_reg_volume_c0[1] ,\ff_reg_volume_c0[0] ,ff_reg_enable_c0,\ff_reg_volume_d0[3] ,\ff_reg_volume_d0[2] ,\ff_reg_volume_d0[1] ,\ff_reg_volume_d0[0] ,ff_reg_enable_d0,\ff_reg_volume_e0[3] ,\ff_reg_volume_e0[2] ,\ff_reg_volume_e0[1] ,\ff_reg_volume_e0[0] ,ff_reg_enable_e0,\ff_reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e0[9] ,\ff_reg_frequency_count_e0[8] ,\ff_reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e0[6] ,\ff_reg_frequency_count_e0[5] ,\ff_reg_frequency_count_e0[4] ,\ff_reg_frequency_count_e0[3] ,\ff_reg_frequency_count_e0[2] ,\ff_reg_frequency_count_e0[1] ,\ff_reg_frequency_count_e0[0] ,ff_wave_reset,\ff_rddata[7] ,\ff_rddata[6] ,\ff_rddata[5] ,\ff_rddata[4] ,\ff_rddata[3] ,\ff_rddata[2] ,\ff_rddata[1] ,\ff_rddata[0] ,\sram_id[2] ,\sram_id[1] ,\sram_id[0] ,ext_memory_nactive,n891,n908,n1437_11,n1437,n891_13,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] ,n952,n3_25,n3_27,n3_29,n3_31,n3_33,n3_35,n3_37,n3_39,n3_41,n3_43,n3_45,n3);
input slot_d_12;
input clk_3;
input n42;
input slot_d_10;
input slot_d_16;
input slot_d_14;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input slot_a_5;
input slot_a_3;
input ram_array_4_DO7;
input ff_sram_q_en;
input ram_array_4_DO6;
input ram_array_4_DO5;
input ram_array_4_DO4;
input ram_array_4_DO3;
input ram_array_4_DO2;
input ram_array_4_DO1;
input ram_array;
input slot_a_13;
input slot_a_29;
input slot_a_31;
input slot_a_15;
input slot_a_17;
input n535;
input ff_nwr2;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input slot_a_25;
input slot_a_27;
input n545_9;
input ff_nrd2;
input ff_nrd1;
input slot_a_19;
input slot_a_21;
input slot_a_23;
input n545_11;
input \ff_active[1] ;
input \ff_active[0] ;
output reg_scci_enable;
output \sram_a[4] ;
output \sram_a[3] ;
output \sram_a[2] ;
output \sram_a[1] ;
output \sram_a[0] ;
output \sram_d[7] ;
output \sram_d[6] ;
output \sram_d[5] ;
output \sram_d[4] ;
output \sram_d[3] ;
output \sram_d[2] ;
output \sram_d[1] ;
output \sram_d[0] ;
output sram_oe;
output sram_we;
output \ff_reg_volume_a0[3] ;
output \ff_reg_volume_a0[2] ;
output \ff_reg_volume_a0[1] ;
output \ff_reg_volume_a0[0] ;
output ff_reg_enable_a0;
output \ff_reg_volume_b0[3] ;
output \ff_reg_volume_b0[2] ;
output \ff_reg_volume_b0[1] ;
output \ff_reg_volume_b0[0] ;
output ff_reg_enable_b0;
output \ff_reg_volume_c0[3] ;
output \ff_reg_volume_c0[2] ;
output \ff_reg_volume_c0[1] ;
output \ff_reg_volume_c0[0] ;
output ff_reg_enable_c0;
output \ff_reg_volume_d0[3] ;
output \ff_reg_volume_d0[2] ;
output \ff_reg_volume_d0[1] ;
output \ff_reg_volume_d0[0] ;
output ff_reg_enable_d0;
output \ff_reg_volume_e0[3] ;
output \ff_reg_volume_e0[2] ;
output \ff_reg_volume_e0[1] ;
output \ff_reg_volume_e0[0] ;
output ff_reg_enable_e0;
output \ff_reg_frequency_count_e0[11] ;
output \ff_reg_frequency_count_e0[10] ;
output \ff_reg_frequency_count_e0[9] ;
output \ff_reg_frequency_count_e0[8] ;
output \ff_reg_frequency_count_e0[7] ;
output \ff_reg_frequency_count_e0[6] ;
output \ff_reg_frequency_count_e0[5] ;
output \ff_reg_frequency_count_e0[4] ;
output \ff_reg_frequency_count_e0[3] ;
output \ff_reg_frequency_count_e0[2] ;
output \ff_reg_frequency_count_e0[1] ;
output \ff_reg_frequency_count_e0[0] ;
output ff_wave_reset;
output \ff_rddata[7] ;
output \ff_rddata[6] ;
output \ff_rddata[5] ;
output \ff_rddata[4] ;
output \ff_rddata[3] ;
output \ff_rddata[2] ;
output \ff_rddata[1] ;
output \ff_rddata[0] ;
output \sram_id[2] ;
output \sram_id[1] ;
output \sram_id[0] ;
output ext_memory_nactive;
output n891;
output n908;
output n1437_11;
output n1437;
output n891_13;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
output n952;
output n3_25;
output n3_27;
output n3_29;
output n3_31;
output n3_33;
output n3_35;
output n3_37;
output n3_39;
output n3_41;
output n3_43;
output n3_45;
output n3;
wire reg_scci_enable;
wire reg_ram_mode0;
wire reg_ram_mode1;
wire reg_ram_mode2;
wire reg_ram_mode3;
wire \reg_bank0[7] ;
wire \reg_bank0[6] ;
wire \reg_bank0[5] ;
wire \reg_bank0[4] ;
wire \reg_bank0[3] ;
wire \reg_bank0[2] ;
wire \reg_bank0[1] ;
wire \reg_bank0[0] ;
wire \reg_bank1[7] ;
wire \reg_bank1[6] ;
wire \reg_bank1[5] ;
wire \reg_bank1[4] ;
wire \reg_bank1[3] ;
wire \reg_bank1[2] ;
wire \reg_bank1[1] ;
wire \reg_bank1[0] ;
wire \reg_bank2[7] ;
wire \reg_bank2[6] ;
wire \reg_bank2[5] ;
wire \reg_bank2[4] ;
wire \reg_bank2[3] ;
wire \reg_bank2[2] ;
wire \reg_bank2[1] ;
wire \reg_bank2[0] ;
wire \reg_bank3[7] ;
wire \reg_bank3[6] ;
wire \reg_bank3[5] ;
wire \reg_bank3[4] ;
wire \reg_bank3[3] ;
wire \reg_bank3[2] ;
wire \reg_bank3[1] ;
wire \reg_bank3[0] ;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire sram_we;
wire \ff_reg_volume_a0[3] ;
wire \ff_reg_volume_a0[2] ;
wire \ff_reg_volume_a0[1] ;
wire \ff_reg_volume_a0[0] ;
wire ff_reg_enable_a0;
wire \ff_reg_frequency_count_a0[11] ;
wire \ff_reg_frequency_count_a0[10] ;
wire \ff_reg_frequency_count_a0[9] ;
wire \ff_reg_frequency_count_a0[8] ;
wire \ff_reg_frequency_count_a0[7] ;
wire \ff_reg_frequency_count_a0[6] ;
wire \ff_reg_frequency_count_a0[5] ;
wire \ff_reg_frequency_count_a0[4] ;
wire \ff_reg_frequency_count_a0[3] ;
wire \ff_reg_frequency_count_a0[2] ;
wire \ff_reg_frequency_count_a0[1] ;
wire \ff_reg_frequency_count_a0[0] ;
wire \ff_reg_volume_b0[3] ;
wire \ff_reg_volume_b0[2] ;
wire \ff_reg_volume_b0[1] ;
wire \ff_reg_volume_b0[0] ;
wire ff_reg_enable_b0;
wire \ff_reg_frequency_count_b0[11] ;
wire \ff_reg_frequency_count_b0[10] ;
wire \ff_reg_frequency_count_b0[9] ;
wire \ff_reg_frequency_count_b0[8] ;
wire \ff_reg_frequency_count_b0[7] ;
wire \ff_reg_frequency_count_b0[6] ;
wire \ff_reg_frequency_count_b0[5] ;
wire \ff_reg_frequency_count_b0[4] ;
wire \ff_reg_frequency_count_b0[3] ;
wire \ff_reg_frequency_count_b0[2] ;
wire \ff_reg_frequency_count_b0[1] ;
wire \ff_reg_frequency_count_b0[0] ;
wire \ff_reg_volume_c0[3] ;
wire \ff_reg_volume_c0[2] ;
wire \ff_reg_volume_c0[1] ;
wire \ff_reg_volume_c0[0] ;
wire ff_reg_enable_c0;
wire \ff_reg_frequency_count_c0[11] ;
wire \ff_reg_frequency_count_c0[10] ;
wire \ff_reg_frequency_count_c0[9] ;
wire \ff_reg_frequency_count_c0[8] ;
wire \ff_reg_frequency_count_c0[7] ;
wire \ff_reg_frequency_count_c0[6] ;
wire \ff_reg_frequency_count_c0[5] ;
wire \ff_reg_frequency_count_c0[4] ;
wire \ff_reg_frequency_count_c0[3] ;
wire \ff_reg_frequency_count_c0[2] ;
wire \ff_reg_frequency_count_c0[1] ;
wire \ff_reg_frequency_count_c0[0] ;
wire \ff_reg_volume_d0[3] ;
wire \ff_reg_volume_d0[2] ;
wire \ff_reg_volume_d0[1] ;
wire \ff_reg_volume_d0[0] ;
wire ff_reg_enable_d0;
wire \ff_reg_frequency_count_d0[11] ;
wire \ff_reg_frequency_count_d0[10] ;
wire \ff_reg_frequency_count_d0[9] ;
wire \ff_reg_frequency_count_d0[8] ;
wire \ff_reg_frequency_count_d0[7] ;
wire \ff_reg_frequency_count_d0[6] ;
wire \ff_reg_frequency_count_d0[5] ;
wire \ff_reg_frequency_count_d0[4] ;
wire \ff_reg_frequency_count_d0[3] ;
wire \ff_reg_frequency_count_d0[2] ;
wire \ff_reg_frequency_count_d0[1] ;
wire \ff_reg_frequency_count_d0[0] ;
wire \ff_reg_volume_e0[3] ;
wire \ff_reg_volume_e0[2] ;
wire \ff_reg_volume_e0[1] ;
wire \ff_reg_volume_e0[0] ;
wire ff_reg_enable_e0;
wire \ff_reg_frequency_count_e0[11] ;
wire \ff_reg_frequency_count_e0[10] ;
wire \ff_reg_frequency_count_e0[9] ;
wire \ff_reg_frequency_count_e0[8] ;
wire \ff_reg_frequency_count_e0[7] ;
wire \ff_reg_frequency_count_e0[6] ;
wire \ff_reg_frequency_count_e0[5] ;
wire \ff_reg_frequency_count_e0[4] ;
wire \ff_reg_frequency_count_e0[3] ;
wire \ff_reg_frequency_count_e0[2] ;
wire \ff_reg_frequency_count_e0[1] ;
wire \ff_reg_frequency_count_e0[0] ;
wire ff_wave_reset;
wire \ff_rddata[7] ;
wire \ff_rddata[6] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire ext_memory_nactive;
wire n111_3;
wire n112;
wire n113;
wire n114;
wire n1387;
wire n1402;
wire n1410;
wire n1418;
wire n325;
wire n1437_3;
wire n928;
wire n932;
wire ext_memory_nactive_9;
wire n324;
wire n351;
wire n350;
wire n111_5;
wire n111_7;
wire n1387_5;
wire n1437_5;
wire n1437_9;
wire n1627_5;
wire n891_7;
wire n891;
wire n908;
wire n952_7;
wire ext_memory_nactive_11;
wire n350_7;
wire n73_9;
wire n111_9;
wire n111_11;
wire n111_13;
wire n1437_11;
wire n1437;
wire n1437_15;
wire n1437_19;
wire n891_13;
wire n1437_21;
wire n1437_23;
wire n1437_25;
wire n1437_27;
wire \ext_memory_address[20]_7 ;
wire \ext_memory_address[20]_9 ;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19]_7 ;
wire \ext_memory_address[19]_9 ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18]_7 ;
wire \ext_memory_address[18]_9 ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17]_7 ;
wire \ext_memory_address[17]_9 ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16]_7 ;
wire \ext_memory_address[16]_9 ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15]_7 ;
wire \ext_memory_address[15]_9 ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14]_7 ;
wire \ext_memory_address[14]_9 ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13]_7 ;
wire \ext_memory_address[13]_9 ;
wire \ext_memory_address[13] ;
wire n73_13;
wire n73_15;
wire n73;
wire ext_memory_nactive_17;
wire ext_memory_nactive_19;
wire ext_memory_nactive_21;
wire n920;
wire n916;
wire n325_11;
wire n1627;
wire n952_11;
wire n908_9;
wire n891_15;
wire n956;
wire n912;
wire n896;
wire n964;
wire n940;
wire n900;
wire n968;
wire n944;
wire n904;
wire n952;
wire n940_11;
wire n1437_29;
wire n1437_31;
wire n3_25;
wire n3_27;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3;
wire VCC;
wire GND;
DFFCE reg_scci_enable_ins3940 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n111_3),
.CLEAR(n42),
.Q(reg_scci_enable) 
);
DFFCE reg_ram_mode0_ins3941 (
.D(n112),
.CLK(clk_3),
.CE(n111_3),
.CLEAR(n42),
.Q(reg_ram_mode0) 
);
DFFCE reg_ram_mode1_ins3942 (
.D(n113),
.CLK(clk_3),
.CE(n111_3),
.CLEAR(n42),
.Q(reg_ram_mode1) 
);
DFFCE reg_ram_mode2_ins3943 (
.D(n114),
.CLK(clk_3),
.CE(n111_3),
.CLEAR(n42),
.Q(reg_ram_mode2) 
);
DFFCE reg_ram_mode3_ins3944 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n111_3),
.CLEAR(n42),
.Q(reg_ram_mode3) 
);
DFFCE \reg_bank0[7]_ins3945  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[7] ) 
);
DFFCE \reg_bank0[6]_ins3946  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[6] ) 
);
DFFCE \reg_bank0[5]_ins3947  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[5] ) 
);
DFFCE \reg_bank0[4]_ins3948  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[4] ) 
);
DFFCE \reg_bank0[3]_ins3949  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[3] ) 
);
DFFCE \reg_bank0[2]_ins3950  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[2] ) 
);
DFFCE \reg_bank0[1]_ins3951  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[1] ) 
);
DFFCE \reg_bank0[0]_ins3952  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[0] ) 
);
DFFCE \reg_bank1[7]_ins3953  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[7] ) 
);
DFFCE \reg_bank1[6]_ins3954  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[6] ) 
);
DFFCE \reg_bank1[5]_ins3955  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[5] ) 
);
DFFCE \reg_bank1[4]_ins3956  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[4] ) 
);
DFFCE \reg_bank1[3]_ins3957  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[3] ) 
);
DFFCE \reg_bank1[2]_ins3958  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[2] ) 
);
DFFCE \reg_bank1[1]_ins3959  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[1] ) 
);
DFFPE \reg_bank1[0]_ins3960  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1402),
.PRESET(n42),
.Q(\reg_bank1[0] ) 
);
DFFCE \reg_bank2[7]_ins3961  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[7] ) 
);
DFFCE \reg_bank2[6]_ins3962  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[6] ) 
);
DFFCE \reg_bank2[5]_ins3963  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[5] ) 
);
DFFCE \reg_bank2[4]_ins3964  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[4] ) 
);
DFFCE \reg_bank2[3]_ins3965  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[3] ) 
);
DFFCE \reg_bank2[2]_ins3966  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[2] ) 
);
DFFPE \reg_bank2[1]_ins3967  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1410),
.PRESET(n42),
.Q(\reg_bank2[1] ) 
);
DFFCE \reg_bank2[0]_ins3968  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[0] ) 
);
DFFCE \reg_bank3[7]_ins3969  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1418),
.CLEAR(n42),
.Q(\reg_bank3[7] ) 
);
DFFCE \reg_bank3[6]_ins3970  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1418),
.CLEAR(n42),
.Q(\reg_bank3[6] ) 
);
DFFCE \reg_bank3[5]_ins3971  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1418),
.CLEAR(n42),
.Q(\reg_bank3[5] ) 
);
DFFCE \reg_bank3[4]_ins3972  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1418),
.CLEAR(n42),
.Q(\reg_bank3[4] ) 
);
DFFCE \reg_bank3[3]_ins3973  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1418),
.CLEAR(n42),
.Q(\reg_bank3[3] ) 
);
DFFCE \reg_bank3[2]_ins3974  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1418),
.CLEAR(n42),
.Q(\reg_bank3[2] ) 
);
DFFPE \reg_bank3[1]_ins3975  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1418),
.PRESET(n42),
.Q(\reg_bank3[1] ) 
);
DFFPE \reg_bank3[0]_ins3976  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1418),
.PRESET(n42),
.Q(\reg_bank3[0] ) 
);
DFFCE \sram_a[4]_ins3980  (
.D(slot_a_11),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_a[4] ) 
);
DFFCE \sram_a[3]_ins3981  (
.D(slot_a_9),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_a[3] ) 
);
DFFCE \sram_a[2]_ins3982  (
.D(slot_a_7),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_a[2] ) 
);
DFFCE \sram_a[1]_ins3983  (
.D(slot_a_5),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_a[1] ) 
);
DFFCE \sram_a[0]_ins3984  (
.D(slot_a_3),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_a[0] ) 
);
DFFCE \sram_d[7]_ins3985  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_d[7] ) 
);
DFFCE \sram_d[6]_ins3986  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_d[6] ) 
);
DFFCE \sram_d[5]_ins3987  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_d[5] ) 
);
DFFCE \sram_d[4]_ins3988  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_d[4] ) 
);
DFFCE \sram_d[3]_ins3989  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_d[3] ) 
);
DFFCE \sram_d[2]_ins3990  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_d[2] ) 
);
DFFCE \sram_d[1]_ins3991  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_d[1] ) 
);
DFFCE \sram_d[0]_ins3992  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_d[0] ) 
);
DFFC sram_oe_ins3993 (
.D(n350),
.CLK(clk_3),
.CLEAR(n42),
.Q(sram_oe) 
);
DFFC sram_we_ins3994 (
.D(n351),
.CLK(clk_3),
.CLEAR(n42),
.Q(sram_we) 
);
DFFCE \ff_reg_volume_a0[3]_ins3995  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n912),
.CLEAR(n42),
.Q(\ff_reg_volume_a0[3] ) 
);
DFFCE \ff_reg_volume_a0[2]_ins3996  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n912),
.CLEAR(n42),
.Q(\ff_reg_volume_a0[2] ) 
);
DFFCE \ff_reg_volume_a0[1]_ins3997  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n912),
.CLEAR(n42),
.Q(\ff_reg_volume_a0[1] ) 
);
DFFCE \ff_reg_volume_a0[0]_ins3998  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n912),
.CLEAR(n42),
.Q(\ff_reg_volume_a0[0] ) 
);
DFFCE ff_reg_enable_a0_ins3999 (
.D(slot_d_2),
.CLK(clk_3),
.CE(n891_15),
.CLEAR(n42),
.Q(ff_reg_enable_a0) 
);
DFFCE \ff_reg_frequency_count_a0[11]_ins4000  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n964),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[11] ) 
);
DFFCE \ff_reg_frequency_count_a0[10]_ins4001  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n964),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[10] ) 
);
DFFCE \ff_reg_frequency_count_a0[9]_ins4002  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n964),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[9] ) 
);
DFFCE \ff_reg_frequency_count_a0[8]_ins4003  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n964),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[8] ) 
);
DFFCE \ff_reg_frequency_count_a0[7]_ins4004  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[7] ) 
);
DFFCE \ff_reg_frequency_count_a0[6]_ins4005  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[6] ) 
);
DFFCE \ff_reg_frequency_count_a0[5]_ins4006  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[5] ) 
);
DFFCE \ff_reg_frequency_count_a0[4]_ins4007  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[4] ) 
);
DFFCE \ff_reg_frequency_count_a0[3]_ins4008  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[3] ) 
);
DFFCE \ff_reg_frequency_count_a0[2]_ins4009  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[2] ) 
);
DFFCE \ff_reg_frequency_count_a0[1]_ins4010  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[1] ) 
);
DFFCE \ff_reg_frequency_count_a0[0]_ins4011  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[0] ) 
);
DFFCE \ff_reg_volume_b0[3]_ins4012  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n908_9),
.CLEAR(n42),
.Q(\ff_reg_volume_b0[3] ) 
);
DFFCE \ff_reg_volume_b0[2]_ins4013  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n908_9),
.CLEAR(n42),
.Q(\ff_reg_volume_b0[2] ) 
);
DFFCE \ff_reg_volume_b0[1]_ins4014  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n908_9),
.CLEAR(n42),
.Q(\ff_reg_volume_b0[1] ) 
);
DFFCE \ff_reg_volume_b0[0]_ins4015  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n908_9),
.CLEAR(n42),
.Q(\ff_reg_volume_b0[0] ) 
);
DFFCE ff_reg_enable_b0_ins4016 (
.D(slot_d_4),
.CLK(clk_3),
.CE(n891_15),
.CLEAR(n42),
.Q(ff_reg_enable_b0) 
);
DFFCE \ff_reg_frequency_count_b0[11]_ins4017  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n952_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[11] ) 
);
DFFCE \ff_reg_frequency_count_b0[10]_ins4018  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n952_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[10] ) 
);
DFFCE \ff_reg_frequency_count_b0[9]_ins4019  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n952_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[9] ) 
);
DFFCE \ff_reg_frequency_count_b0[8]_ins4020  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n952_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[8] ) 
);
DFFCE \ff_reg_frequency_count_b0[7]_ins4021  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[7] ) 
);
DFFCE \ff_reg_frequency_count_b0[6]_ins4022  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[6] ) 
);
DFFCE \ff_reg_frequency_count_b0[5]_ins4023  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[5] ) 
);
DFFCE \ff_reg_frequency_count_b0[4]_ins4024  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[4] ) 
);
DFFCE \ff_reg_frequency_count_b0[3]_ins4025  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[3] ) 
);
DFFCE \ff_reg_frequency_count_b0[2]_ins4026  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[2] ) 
);
DFFCE \ff_reg_frequency_count_b0[1]_ins4027  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[1] ) 
);
DFFCE \ff_reg_frequency_count_b0[0]_ins4028  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[0] ) 
);
DFFCE \ff_reg_volume_c0[3]_ins4029  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n904),
.CLEAR(n42),
.Q(\ff_reg_volume_c0[3] ) 
);
DFFCE \ff_reg_volume_c0[2]_ins4030  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n904),
.CLEAR(n42),
.Q(\ff_reg_volume_c0[2] ) 
);
DFFCE \ff_reg_volume_c0[1]_ins4031  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n904),
.CLEAR(n42),
.Q(\ff_reg_volume_c0[1] ) 
);
DFFCE \ff_reg_volume_c0[0]_ins4032  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n904),
.CLEAR(n42),
.Q(\ff_reg_volume_c0[0] ) 
);
DFFCE ff_reg_enable_c0_ins4033 (
.D(slot_d_6),
.CLK(clk_3),
.CE(n891_15),
.CLEAR(n42),
.Q(ff_reg_enable_c0) 
);
DFFCE \ff_reg_frequency_count_c0[11]_ins4034  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n940),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[11] ) 
);
DFFCE \ff_reg_frequency_count_c0[10]_ins4035  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n940),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[10] ) 
);
DFFCE \ff_reg_frequency_count_c0[9]_ins4036  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n940),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[9] ) 
);
DFFCE \ff_reg_frequency_count_c0[8]_ins4037  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n940),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[8] ) 
);
DFFCE \ff_reg_frequency_count_c0[7]_ins4038  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[7] ) 
);
DFFCE \ff_reg_frequency_count_c0[6]_ins4039  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[6] ) 
);
DFFCE \ff_reg_frequency_count_c0[5]_ins4040  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[5] ) 
);
DFFCE \ff_reg_frequency_count_c0[4]_ins4041  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[4] ) 
);
DFFCE \ff_reg_frequency_count_c0[3]_ins4042  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[3] ) 
);
DFFCE \ff_reg_frequency_count_c0[2]_ins4043  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[2] ) 
);
DFFCE \ff_reg_frequency_count_c0[1]_ins4044  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[1] ) 
);
DFFCE \ff_reg_frequency_count_c0[0]_ins4045  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[0] ) 
);
DFFCE \ff_reg_volume_d0[3]_ins4046  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n900),
.CLEAR(n42),
.Q(\ff_reg_volume_d0[3] ) 
);
DFFCE \ff_reg_volume_d0[2]_ins4047  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n900),
.CLEAR(n42),
.Q(\ff_reg_volume_d0[2] ) 
);
DFFCE \ff_reg_volume_d0[1]_ins4048  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n900),
.CLEAR(n42),
.Q(\ff_reg_volume_d0[1] ) 
);
DFFCE \ff_reg_volume_d0[0]_ins4049  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n900),
.CLEAR(n42),
.Q(\ff_reg_volume_d0[0] ) 
);
DFFCE ff_reg_enable_d0_ins4050 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n891_15),
.CLEAR(n42),
.Q(ff_reg_enable_d0) 
);
DFFCE \ff_reg_frequency_count_d0[11]_ins4051  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n928),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[11] ) 
);
DFFCE \ff_reg_frequency_count_d0[10]_ins4052  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n928),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[10] ) 
);
DFFCE \ff_reg_frequency_count_d0[9]_ins4053  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n928),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[9] ) 
);
DFFCE \ff_reg_frequency_count_d0[8]_ins4054  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n928),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[8] ) 
);
DFFCE \ff_reg_frequency_count_d0[7]_ins4055  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[7] ) 
);
DFFCE \ff_reg_frequency_count_d0[6]_ins4056  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[6] ) 
);
DFFCE \ff_reg_frequency_count_d0[5]_ins4057  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[5] ) 
);
DFFCE \ff_reg_frequency_count_d0[4]_ins4058  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[4] ) 
);
DFFCE \ff_reg_frequency_count_d0[3]_ins4059  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[3] ) 
);
DFFCE \ff_reg_frequency_count_d0[2]_ins4060  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[2] ) 
);
DFFCE \ff_reg_frequency_count_d0[1]_ins4061  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[1] ) 
);
DFFCE \ff_reg_frequency_count_d0[0]_ins4062  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[0] ) 
);
DFFCE \ff_reg_volume_e0[3]_ins4063  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n896),
.CLEAR(n42),
.Q(\ff_reg_volume_e0[3] ) 
);
DFFCE \ff_reg_volume_e0[2]_ins4064  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n896),
.CLEAR(n42),
.Q(\ff_reg_volume_e0[2] ) 
);
DFFCE \ff_reg_volume_e0[1]_ins4065  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n896),
.CLEAR(n42),
.Q(\ff_reg_volume_e0[1] ) 
);
DFFCE \ff_reg_volume_e0[0]_ins4066  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n896),
.CLEAR(n42),
.Q(\ff_reg_volume_e0[0] ) 
);
DFFCE ff_reg_enable_e0_ins4067 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n891_15),
.CLEAR(n42),
.Q(ff_reg_enable_e0) 
);
DFFCE \ff_reg_frequency_count_e0[11]_ins4068  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n916),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[11] ) 
);
DFFCE \ff_reg_frequency_count_e0[10]_ins4069  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n916),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[10] ) 
);
DFFCE \ff_reg_frequency_count_e0[9]_ins4070  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n916),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[9] ) 
);
DFFCE \ff_reg_frequency_count_e0[8]_ins4071  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n916),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[8] ) 
);
DFFCE \ff_reg_frequency_count_e0[7]_ins4072  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[7] ) 
);
DFFCE \ff_reg_frequency_count_e0[6]_ins4073  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[6] ) 
);
DFFCE \ff_reg_frequency_count_e0[5]_ins4074  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[5] ) 
);
DFFCE \ff_reg_frequency_count_e0[4]_ins4075  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[4] ) 
);
DFFCE \ff_reg_frequency_count_e0[3]_ins4076  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[3] ) 
);
DFFCE \ff_reg_frequency_count_e0[2]_ins4077  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[2] ) 
);
DFFCE \ff_reg_frequency_count_e0[1]_ins4078  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[1] ) 
);
DFFCE \ff_reg_frequency_count_e0[0]_ins4079  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[0] ) 
);
DFFCE ff_wave_reset_ins4080 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1627),
.CLEAR(n42),
.Q(ff_wave_reset) 
);
DFFE \ff_rddata[7]_ins4081  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[7] ) 
);
DFFE \ff_rddata[6]_ins4082  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[6] ) 
);
DFFE \ff_rddata[5]_ins4083  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[5] ) 
);
DFFE \ff_rddata[4]_ins4084  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[4] ) 
);
DFFE \ff_rddata[3]_ins4085  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[3] ) 
);
DFFE \ff_rddata[2]_ins4086  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[2] ) 
);
DFFE \ff_rddata[1]_ins4087  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[1] ) 
);
DFFE \ff_rddata[0]_ins4088  (
.D(ram_array),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[0] ) 
);
DFFCE \sram_id[2]_ins4360  (
.D(n324),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_id[2] ) 
);
defparam \sram_id[2]_ins4360 .INIT=1'b0;
DFFCE \sram_id[1]_ins4364  (
.D(n325),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_id[1] ) 
);
defparam \sram_id[1]_ins4364 .INIT=1'b0;
DFFCE \sram_id[0]_ins4368  (
.D(slot_a_13),
.CLK(clk_3),
.CE(n1437_3),
.CLEAR(n42),
.Q(\sram_id[0] ) 
);
defparam \sram_id[0]_ins4368 .INIT=1'b0;
DFFPE ext_memory_nactive_ins4374 (
.D(n73),
.CLK(clk_3),
.CE(ext_memory_nactive_9),
.PRESET(n42),
.Q(ext_memory_nactive) 
);
defparam ext_memory_nactive_ins4374.INIT=1'b1;
LUT2 n111_ins4968 (
.I0(n111_5),
.I1(n111_7),
.F(n111_3) 
);
defparam n111_ins4968.INIT=4'h8;
LUT2 n112_ins4969 (
.I0(slot_d_10),
.I1(slot_d_2),
.F(n112) 
);
defparam n112_ins4969.INIT=4'hE;
LUT2 n113_ins4970 (
.I0(slot_d_10),
.I1(slot_d_4),
.F(n113) 
);
defparam n113_ins4970.INIT=4'hE;
LUT2 n114_ins4971 (
.I0(slot_d_10),
.I1(slot_d_6),
.F(n114) 
);
defparam n114_ins4971.INIT=4'hE;
LUT4 n1387_ins4972 (
.I0(reg_ram_mode0),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n1387_5),
.F(n1387) 
);
defparam n1387_ins4972.INIT=16'h1000;
LUT4 n1402_ins4973 (
.I0(reg_ram_mode1),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n1387_5),
.F(n1402) 
);
defparam n1402_ins4973.INIT=16'h4000;
LUT4 n1410_ins4974 (
.I0(reg_ram_mode2),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n1387_5),
.F(n1410) 
);
defparam n1410_ins4974.INIT=16'h0100;
LUT4 n1418_ins4975 (
.I0(reg_ram_mode3),
.I1(slot_a_31),
.I2(slot_a_29),
.I3(n1387_5),
.F(n1418) 
);
defparam n1418_ins4975.INIT=16'h1000;
LUT2 n325_ins4976 (
.I0(slot_a_15),
.I1(n325_11),
.F(n325) 
);
defparam n325_ins4976.INIT=4'hE;
LUT4 n1437_ins4977 (
.I0(n1437_5),
.I1(slot_a_17),
.I2(n1437_29),
.I3(n1437_9),
.F(n1437_3) 
);
defparam n1437_ins4977.INIT=16'hFFB0;
LUT2 n928_ins5026 (
.I0(slot_a_3),
.I1(n535),
.F(n928) 
);
defparam n928_ins5026.INIT=4'h8;
LUT2 n932_ins5027 (
.I0(slot_a_3),
.I1(n535),
.F(n932) 
);
defparam n932_ins5027.INIT=4'h4;
LUT4 ext_memory_nactive_ins5043 (
.I0(ff_nwr2),
.I1(n1437_29),
.I2(n111_7),
.I3(ext_memory_nactive_11),
.F(ext_memory_nactive_9) 
);
defparam ext_memory_nactive_ins5043.INIT=16'hFEFF;
LUT2 n324_ins5111 (
.I0(n325_11),
.I1(slot_a_17),
.F(n324) 
);
defparam n324_ins5111.INIT=4'h4;
LUT4 n351_ins5175 (
.I0(slot_a_17),
.I1(n1437_29),
.I2(n1437_9),
.I3(n111_5),
.F(n351) 
);
defparam n351_ins5175.INIT=16'hF400;
LUT2 n350_ins5176 (
.I0(n1437_3),
.I1(n350_7),
.F(n350) 
);
defparam n350_ins5176.INIT=4'h8;
LUT4 n111_ins5208 (
.I0(slot_nsltsl_3),
.I1(ff_nwr1),
.I2(slot_nmerq_3),
.I3(ff_nwr2),
.F(n111_5) 
);
defparam n111_ins5208.INIT=16'h0100;
LUT4 n111_ins5209 (
.I0(n111_9),
.I1(n1627_5),
.I2(n111_11),
.I3(n111_13),
.F(n111_7) 
);
defparam n111_ins5209.INIT=16'h8000;
LUT3 n1387_ins5210 (
.I0(slot_a_25),
.I1(slot_a_27),
.I2(n111_5),
.F(n1387_5) 
);
defparam n1387_ins5210.INIT=8'h40;
LUT2 n1437_ins5212 (
.I0(slot_a_15),
.I1(slot_a_13),
.F(n1437_5) 
);
defparam n1437_ins5212.INIT=4'h4;
LUT3 n1437_ins5214 (
.I0(n1437_15),
.I1(n1437_31),
.I2(n1437_19),
.F(n1437_9) 
);
defparam n1437_ins5214.INIT=8'h40;
LUT2 n1627_ins5215 (
.I0(slot_a_15),
.I1(slot_a_17),
.F(n1627_5) 
);
defparam n1627_ins5215.INIT=4'h8;
LUT3 n891_ins5226 (
.I0(slot_a_11),
.I1(n545_9),
.I2(slot_a_9),
.F(n891_7) 
);
defparam n891_ins5226.INIT=8'h10;
LUT4 n891_ins5227 (
.I0(slot_a_15),
.I1(slot_a_7),
.I2(slot_a_17),
.I3(n891_13),
.F(n891) 
);
defparam n891_ins5227.INIT=16'h4000;
LUT4 n908_ins5232 (
.I0(slot_a_7),
.I1(slot_a_15),
.I2(slot_a_17),
.I3(n891_13),
.F(n908) 
);
defparam n908_ins5232.INIT=16'h1000;
LUT4 n952_ins5234 (
.I0(slot_a_7),
.I1(n545_9),
.I2(n891_13),
.I3(n952),
.F(n952_7) 
);
defparam n952_ins5234.INIT=16'h1000;
LUT3 ext_memory_nactive_ins5239 (
.I0(n1437_31),
.I1(ff_nrd2),
.I2(ext_memory_nactive_21),
.F(ext_memory_nactive_11) 
);
defparam ext_memory_nactive_ins5239.INIT=8'h04;
LUT4 n350_ins5269 (
.I0(slot_nsltsl_3),
.I1(slot_nmerq_3),
.I2(ff_nrd1),
.I3(ff_nrd2),
.F(n350_7) 
);
defparam n350_ins5269.INIT=16'h0100;
LUT4 n73_ins5270 (
.I0(n1437_15),
.I1(n350_7),
.I2(n1437_31),
.I3(ext_memory_nactive_11),
.F(n73_9) 
);
defparam n73_ins5270.INIT=16'h008F;
LUT4 n111_ins5277 (
.I0(slot_a_31),
.I1(slot_a_27),
.I2(slot_a_29),
.I3(slot_a_25),
.F(n111_9) 
);
defparam n111_ins5277.INIT=16'h4000;
LUT4 n111_ins5278 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(slot_a_9),
.I3(slot_a_11),
.F(n111_11) 
);
defparam n111_ins5278.INIT=16'h8000;
LUT4 n111_ins5279 (
.I0(slot_a_13),
.I1(slot_a_19),
.I2(slot_a_21),
.I3(slot_a_23),
.F(n111_13) 
);
defparam n111_ins5279.INIT=16'h8000;
LUT3 n1437_ins5280 (
.I0(\reg_bank2[6] ),
.I1(slot_a_29),
.I2(n1437_21),
.F(n1437_11) 
);
defparam n1437_ins5280.INIT=8'h10;
LUT3 n1437_ins5281 (
.I0(n1437_19),
.I1(n1437_23),
.I2(n1437_25),
.F(n1437) 
);
defparam n1437_ins5281.INIT=8'h80;
LUT3 n1437_ins5282 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(slot_a_17),
.F(n1437_15) 
);
defparam n1437_ins5282.INIT=8'hE0;
LUT3 n1437_ins5284 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(slot_a_23),
.F(n1437_19) 
);
defparam n1437_ins5284.INIT=8'h01;
LUT4 n891_ins5285 (
.I0(n111_9),
.I1(n1437_27),
.I2(slot_a_13),
.I3(n111_5),
.F(n891_13) 
);
defparam n891_ins5285.INIT=16'h8F00;
LUT4 n1437_ins5344 (
.I0(slot_a_31),
.I1(slot_a_27),
.I2(\reg_bank2[5] ),
.I3(slot_a_25),
.F(n1437_21) 
);
defparam n1437_ins5344.INIT=16'h4000;
LUT4 n1437_ins5345 (
.I0(reg_scci_enable),
.I1(\reg_bank2[0] ),
.I2(\reg_bank2[1] ),
.I3(\reg_bank2[2] ),
.F(n1437_23) 
);
defparam n1437_ins5345.INIT=16'h4000;
LUT3 n1437_ins5346 (
.I0(\reg_bank2[7] ),
.I1(\reg_bank2[4] ),
.I2(\reg_bank2[3] ),
.F(n1437_25) 
);
defparam n1437_ins5346.INIT=8'h40;
LUT2 n1437_ins5347 (
.I0(reg_scci_enable),
.I1(\reg_bank3[7] ),
.F(n1437_27) 
);
defparam n1437_ins5347.INIT=4'h8;
LUT3 \ext_memory_address[20]_ins5367  (
.I0(slot_a_31),
.I1(\reg_bank2[7] ),
.I2(\reg_bank0[7] ),
.F(\ext_memory_address[20]_7 ) 
);
defparam \ext_memory_address[20]_ins5367 .INIT=8'hE4;
LUT3 \ext_memory_address[20]_ins5368  (
.I0(\reg_bank3[7] ),
.I1(\reg_bank1[7] ),
.I2(slot_a_31),
.F(\ext_memory_address[20]_9 ) 
);
defparam \ext_memory_address[20]_ins5368 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[20]_ins5369  (
.I0(\ext_memory_address[20]_7 ),
.I1(\ext_memory_address[20]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[20] ) 
);
LUT3 \ext_memory_address[19]_ins5370  (
.I0(slot_a_31),
.I1(\reg_bank2[6] ),
.I2(\reg_bank0[6] ),
.F(\ext_memory_address[19]_7 ) 
);
defparam \ext_memory_address[19]_ins5370 .INIT=8'hE4;
LUT3 \ext_memory_address[19]_ins5371  (
.I0(\reg_bank3[6] ),
.I1(\reg_bank1[6] ),
.I2(slot_a_31),
.F(\ext_memory_address[19]_9 ) 
);
defparam \ext_memory_address[19]_ins5371 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[19]_ins5372  (
.I0(\ext_memory_address[19]_7 ),
.I1(\ext_memory_address[19]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[19] ) 
);
LUT3 \ext_memory_address[18]_ins5373  (
.I0(slot_a_31),
.I1(\reg_bank2[5] ),
.I2(\reg_bank0[5] ),
.F(\ext_memory_address[18]_7 ) 
);
defparam \ext_memory_address[18]_ins5373 .INIT=8'hE4;
LUT3 \ext_memory_address[18]_ins5374  (
.I0(\reg_bank3[5] ),
.I1(\reg_bank1[5] ),
.I2(slot_a_31),
.F(\ext_memory_address[18]_9 ) 
);
defparam \ext_memory_address[18]_ins5374 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[18]_ins5375  (
.I0(\ext_memory_address[18]_7 ),
.I1(\ext_memory_address[18]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[18] ) 
);
LUT3 \ext_memory_address[17]_ins5376  (
.I0(slot_a_31),
.I1(\reg_bank2[4] ),
.I2(\reg_bank0[4] ),
.F(\ext_memory_address[17]_7 ) 
);
defparam \ext_memory_address[17]_ins5376 .INIT=8'hE4;
LUT3 \ext_memory_address[17]_ins5377  (
.I0(\reg_bank3[4] ),
.I1(\reg_bank1[4] ),
.I2(slot_a_31),
.F(\ext_memory_address[17]_9 ) 
);
defparam \ext_memory_address[17]_ins5377 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[17]_ins5378  (
.I0(\ext_memory_address[17]_7 ),
.I1(\ext_memory_address[17]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[17] ) 
);
LUT3 \ext_memory_address[16]_ins5379  (
.I0(slot_a_31),
.I1(\reg_bank2[3] ),
.I2(\reg_bank0[3] ),
.F(\ext_memory_address[16]_7 ) 
);
defparam \ext_memory_address[16]_ins5379 .INIT=8'hE4;
LUT3 \ext_memory_address[16]_ins5380  (
.I0(\reg_bank3[3] ),
.I1(\reg_bank1[3] ),
.I2(slot_a_31),
.F(\ext_memory_address[16]_9 ) 
);
defparam \ext_memory_address[16]_ins5380 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[16]_ins5381  (
.I0(\ext_memory_address[16]_7 ),
.I1(\ext_memory_address[16]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[16] ) 
);
LUT3 \ext_memory_address[15]_ins5382  (
.I0(slot_a_31),
.I1(\reg_bank2[2] ),
.I2(\reg_bank0[2] ),
.F(\ext_memory_address[15]_7 ) 
);
defparam \ext_memory_address[15]_ins5382 .INIT=8'hE4;
LUT3 \ext_memory_address[15]_ins5383  (
.I0(\reg_bank3[2] ),
.I1(\reg_bank1[2] ),
.I2(slot_a_31),
.F(\ext_memory_address[15]_9 ) 
);
defparam \ext_memory_address[15]_ins5383 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[15]_ins5384  (
.I0(\ext_memory_address[15]_7 ),
.I1(\ext_memory_address[15]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[15] ) 
);
LUT3 \ext_memory_address[14]_ins5385  (
.I0(slot_a_31),
.I1(\reg_bank2[1] ),
.I2(\reg_bank0[1] ),
.F(\ext_memory_address[14]_7 ) 
);
defparam \ext_memory_address[14]_ins5385 .INIT=8'hE4;
LUT3 \ext_memory_address[14]_ins5386  (
.I0(\reg_bank3[1] ),
.I1(\reg_bank1[1] ),
.I2(slot_a_31),
.F(\ext_memory_address[14]_9 ) 
);
defparam \ext_memory_address[14]_ins5386 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[14]_ins5387  (
.I0(\ext_memory_address[14]_7 ),
.I1(\ext_memory_address[14]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[14] ) 
);
LUT3 \ext_memory_address[13]_ins5388  (
.I0(slot_a_31),
.I1(\reg_bank2[0] ),
.I2(\reg_bank0[0] ),
.F(\ext_memory_address[13]_7 ) 
);
defparam \ext_memory_address[13]_ins5388 .INIT=8'hE4;
LUT3 \ext_memory_address[13]_ins5389  (
.I0(\reg_bank3[0] ),
.I1(\reg_bank1[0] ),
.I2(slot_a_31),
.F(\ext_memory_address[13]_9 ) 
);
defparam \ext_memory_address[13]_ins5389 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[13]_ins5390  (
.I0(\ext_memory_address[13]_7 ),
.I1(\ext_memory_address[13]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[13] ) 
);
LUT4 n73_ins5391 (
.I0(n111_7),
.I1(n1437_29),
.I2(n73_9),
.I3(slot_a_17),
.F(n73_13) 
);
defparam n73_ins5391.INIT=16'h0FEF;
LUT4 n73_ins5392 (
.I0(n111_7),
.I1(n1437_29),
.I2(n73_9),
.I3(slot_a_17),
.F(n73_15) 
);
defparam n73_ins5392.INIT=16'hEFEF;
MUX2_LUT5 n73_ins5393 (
.I0(n73_13),
.I1(n73_15),
.S0(ff_nrd2),
.O(n73) 
);
LUT3 ext_memory_nactive_ins5394 (
.I0(slot_a_29),
.I1(reg_ram_mode2),
.I2(reg_ram_mode3),
.F(ext_memory_nactive_17) 
);
defparam ext_memory_nactive_ins5394.INIT=8'hE4;
LUT3 ext_memory_nactive_ins5395 (
.I0(reg_ram_mode1),
.I1(reg_ram_mode0),
.I2(slot_a_29),
.F(ext_memory_nactive_19) 
);
defparam ext_memory_nactive_ins5395.INIT=8'hAC;
MUX2_LUT5 ext_memory_nactive_ins5396 (
.I0(ext_memory_nactive_17),
.I1(ext_memory_nactive_19),
.S0(slot_a_31),
.O(ext_memory_nactive_21) 
);
LUT4 n920_ins5467 (
.I0(slot_a_3),
.I1(n545_9),
.I2(n908),
.I3(n545_11),
.F(n920) 
);
defparam n920_ins5467.INIT=16'h1000;
LUT4 n916_ins5468 (
.I0(slot_a_3),
.I1(n545_9),
.I2(n908),
.I3(n545_11),
.F(n916) 
);
defparam n916_ins5468.INIT=16'h2000;
LUT4 n325_ins5474 (
.I0(slot_a_17),
.I1(n1437_29),
.I2(slot_a_15),
.I3(slot_a_13),
.F(n325_11) 
);
defparam n325_ins5474.INIT=16'h0800;
LUT4 n1627_ins5475 (
.I0(n1437_29),
.I1(n111_5),
.I2(slot_a_15),
.I3(slot_a_17),
.F(n1627) 
);
defparam n1627_ins5475.INIT=16'h8000;
LUT3 n952_ins5480 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(n952_7),
.F(n952_11) 
);
defparam n952_ins5480.INIT=8'h80;
LUT4 n908_ins5481 (
.I0(n908),
.I1(n891_7),
.I2(slot_a_5),
.I3(slot_a_3),
.F(n908_9) 
);
defparam n908_ins5481.INIT=16'h8000;
LUT4 n891_ins5482 (
.I0(n891_7),
.I1(n891),
.I2(slot_a_5),
.I3(slot_a_3),
.F(n891_15) 
);
defparam n891_ins5482.INIT=16'h8000;
LUT3 n956_ins5483 (
.I0(slot_a_3),
.I1(slot_a_5),
.I2(n952_7),
.F(n956) 
);
defparam n956_ins5483.INIT=8'h40;
LUT4 n912_ins5484 (
.I0(n908),
.I1(n891_7),
.I2(slot_a_3),
.I3(slot_a_5),
.F(n912) 
);
defparam n912_ins5484.INIT=16'h0800;
LUT4 n896_ins5485 (
.I0(n891_7),
.I1(n891),
.I2(slot_a_3),
.I3(slot_a_5),
.F(n896) 
);
defparam n896_ins5485.INIT=16'h0800;
LUT3 n964_ins5486 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(n952_7),
.F(n964) 
);
defparam n964_ins5486.INIT=8'h40;
LUT3 n940_ins5487 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(n940_11),
.F(n940) 
);
defparam n940_ins5487.INIT=8'h40;
LUT4 n900_ins5488 (
.I0(n891_7),
.I1(n891),
.I2(slot_a_5),
.I3(slot_a_3),
.F(n900) 
);
defparam n900_ins5488.INIT=16'h0800;
LUT3 n968_ins5489 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(n952_7),
.F(n968) 
);
defparam n968_ins5489.INIT=8'h10;
LUT3 n944_ins5490 (
.I0(slot_a_5),
.I1(slot_a_3),
.I2(n940_11),
.F(n944) 
);
defparam n944_ins5490.INIT=8'h10;
LUT4 n904_ins5491 (
.I0(n891_7),
.I1(n891),
.I2(slot_a_5),
.I3(slot_a_3),
.F(n904) 
);
defparam n904_ins5491.INIT=16'h0008;
LUT4 n952_ins5533 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(slot_a_9),
.I3(slot_a_11),
.F(n952) 
);
defparam n952_ins5533.INIT=16'h0004;
LUT4 n940_ins5534 (
.I0(n545_9),
.I1(n891),
.I2(slot_a_9),
.I3(slot_a_11),
.F(n940_11) 
);
defparam n940_ins5534.INIT=16'h0004;
LUT4 n1437_ins5535 (
.I0(\reg_bank2[6] ),
.I1(slot_a_29),
.I2(n1437_21),
.I3(n1437),
.F(n1437_29) 
);
defparam n1437_ins5535.INIT=16'h1000;
LUT3 n1437_ins5538 (
.I0(n111_9),
.I1(reg_scci_enable),
.I2(\reg_bank3[7] ),
.F(n1437_31) 
);
defparam n1437_ins5538.INIT=8'h80;
\u_scc_core/u_scc_register/u_wave_frequency_count_selector0  u_wave_frequency_count_selector0 (
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_frequency_count_a0[11] (\ff_reg_frequency_count_a0[11] ),
.\ff_reg_frequency_count_b0[11] (\ff_reg_frequency_count_b0[11] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_frequency_count_c0[11] (\ff_reg_frequency_count_c0[11] ),
.\ff_reg_frequency_count_d0[11] (\ff_reg_frequency_count_d0[11] ),
.\ff_reg_frequency_count_a0[10] (\ff_reg_frequency_count_a0[10] ),
.\ff_reg_frequency_count_b0[10] (\ff_reg_frequency_count_b0[10] ),
.\ff_reg_frequency_count_c0[10] (\ff_reg_frequency_count_c0[10] ),
.\ff_reg_frequency_count_d0[10] (\ff_reg_frequency_count_d0[10] ),
.\ff_reg_frequency_count_a0[9] (\ff_reg_frequency_count_a0[9] ),
.\ff_reg_frequency_count_b0[9] (\ff_reg_frequency_count_b0[9] ),
.\ff_reg_frequency_count_c0[9] (\ff_reg_frequency_count_c0[9] ),
.\ff_reg_frequency_count_d0[9] (\ff_reg_frequency_count_d0[9] ),
.\ff_reg_frequency_count_a0[8] (\ff_reg_frequency_count_a0[8] ),
.\ff_reg_frequency_count_b0[8] (\ff_reg_frequency_count_b0[8] ),
.\ff_reg_frequency_count_c0[8] (\ff_reg_frequency_count_c0[8] ),
.\ff_reg_frequency_count_d0[8] (\ff_reg_frequency_count_d0[8] ),
.\ff_reg_frequency_count_a0[7] (\ff_reg_frequency_count_a0[7] ),
.\ff_reg_frequency_count_b0[7] (\ff_reg_frequency_count_b0[7] ),
.\ff_reg_frequency_count_c0[7] (\ff_reg_frequency_count_c0[7] ),
.\ff_reg_frequency_count_d0[7] (\ff_reg_frequency_count_d0[7] ),
.\ff_reg_frequency_count_a0[6] (\ff_reg_frequency_count_a0[6] ),
.\ff_reg_frequency_count_b0[6] (\ff_reg_frequency_count_b0[6] ),
.\ff_reg_frequency_count_c0[6] (\ff_reg_frequency_count_c0[6] ),
.\ff_reg_frequency_count_d0[6] (\ff_reg_frequency_count_d0[6] ),
.\ff_reg_frequency_count_a0[5] (\ff_reg_frequency_count_a0[5] ),
.\ff_reg_frequency_count_b0[5] (\ff_reg_frequency_count_b0[5] ),
.\ff_reg_frequency_count_c0[5] (\ff_reg_frequency_count_c0[5] ),
.\ff_reg_frequency_count_d0[5] (\ff_reg_frequency_count_d0[5] ),
.\ff_reg_frequency_count_a0[4] (\ff_reg_frequency_count_a0[4] ),
.\ff_reg_frequency_count_b0[4] (\ff_reg_frequency_count_b0[4] ),
.\ff_reg_frequency_count_c0[4] (\ff_reg_frequency_count_c0[4] ),
.\ff_reg_frequency_count_d0[4] (\ff_reg_frequency_count_d0[4] ),
.\ff_reg_frequency_count_a0[3] (\ff_reg_frequency_count_a0[3] ),
.\ff_reg_frequency_count_b0[3] (\ff_reg_frequency_count_b0[3] ),
.\ff_reg_frequency_count_c0[3] (\ff_reg_frequency_count_c0[3] ),
.\ff_reg_frequency_count_d0[3] (\ff_reg_frequency_count_d0[3] ),
.\ff_reg_frequency_count_a0[2] (\ff_reg_frequency_count_a0[2] ),
.\ff_reg_frequency_count_b0[2] (\ff_reg_frequency_count_b0[2] ),
.\ff_reg_frequency_count_c0[2] (\ff_reg_frequency_count_c0[2] ),
.\ff_reg_frequency_count_d0[2] (\ff_reg_frequency_count_d0[2] ),
.\ff_reg_frequency_count_a0[1] (\ff_reg_frequency_count_a0[1] ),
.\ff_reg_frequency_count_b0[1] (\ff_reg_frequency_count_b0[1] ),
.\ff_reg_frequency_count_c0[1] (\ff_reg_frequency_count_c0[1] ),
.\ff_reg_frequency_count_d0[1] (\ff_reg_frequency_count_d0[1] ),
.\ff_reg_frequency_count_a0[0] (\ff_reg_frequency_count_a0[0] ),
.\ff_reg_frequency_count_b0[0] (\ff_reg_frequency_count_b0[0] ),
.\ff_reg_frequency_count_c0[0] (\ff_reg_frequency_count_c0[0] ),
.\ff_reg_frequency_count_d0[0] (\ff_reg_frequency_count_d0[0] ),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_29(n3_29),
.n3_31(n3_31),
.n3_33(n3_33),
.n3_35(n3_35),
.n3_37(n3_37),
.n3_39(n3_39),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_45(n3_45),
.n3(n3) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module u_scc_core (clk_3,n42,slot_a_5,slot_a_13,slot_a_11,slot_a_9,slot_a_7,slot_d_12,slot_d_10,slot_d_16,slot_d_14,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_3,slot_a_29,slot_a_31,slot_a_15,slot_a_17,ff_nwr2,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,slot_a_25,slot_a_27,ff_nrd2,ff_nrd1,slot_a_19,slot_a_21,slot_a_23,\ff_left_out[10] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,\ff_active[1] ,\ff_active[0] ,n545,n535,n535_7,n545_9,n545_11,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7,reg_scci_enable,\ff_rddata[7] ,\ff_rddata[6] ,\ff_rddata[5] ,\ff_rddata[4] ,\ff_rddata[3] ,\ff_rddata[2] ,\ff_rddata[1] ,\ff_rddata[0] ,ext_memory_nactive,n891,n908,n1437,n891_13,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] ,n952);
input clk_3;
input n42;
input slot_a_5;
input slot_a_13;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input slot_d_12;
input slot_d_10;
input slot_d_16;
input slot_d_14;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_3;
input slot_a_29;
input slot_a_31;
input slot_a_15;
input slot_a_17;
input ff_nwr2;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input slot_a_25;
input slot_a_27;
input ff_nrd2;
input ff_nrd1;
input slot_a_19;
input slot_a_21;
input slot_a_23;
output \ff_left_out[10] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output \ff_active[1] ;
output \ff_active[0] ;
output n545;
output n535;
output n535_7;
output n545_9;
output n545_11;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
output reg_scci_enable;
output \ff_rddata[7] ;
output \ff_rddata[6] ;
output \ff_rddata[5] ;
output \ff_rddata[4] ;
output \ff_rddata[3] ;
output \ff_rddata[2] ;
output \ff_rddata[1] ;
output \ff_rddata[0] ;
output ext_memory_nactive;
output n891;
output n908;
output n1437;
output n891_13;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
output n952;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire ff_sram_q_en;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire n545;
wire n535;
wire n535_7;
wire n545_9;
wire n545_11;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire reg_scci_enable;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire sram_we;
wire \ff_reg_volume_a0[3] ;
wire \ff_reg_volume_a0[2] ;
wire \ff_reg_volume_a0[1] ;
wire \ff_reg_volume_a0[0] ;
wire ff_reg_enable_a0;
wire \ff_reg_volume_b0[3] ;
wire \ff_reg_volume_b0[2] ;
wire \ff_reg_volume_b0[1] ;
wire \ff_reg_volume_b0[0] ;
wire ff_reg_enable_b0;
wire \ff_reg_volume_c0[3] ;
wire \ff_reg_volume_c0[2] ;
wire \ff_reg_volume_c0[1] ;
wire \ff_reg_volume_c0[0] ;
wire ff_reg_enable_c0;
wire \ff_reg_volume_d0[3] ;
wire \ff_reg_volume_d0[2] ;
wire \ff_reg_volume_d0[1] ;
wire \ff_reg_volume_d0[0] ;
wire ff_reg_enable_d0;
wire \ff_reg_volume_e0[3] ;
wire \ff_reg_volume_e0[2] ;
wire \ff_reg_volume_e0[1] ;
wire \ff_reg_volume_e0[0] ;
wire ff_reg_enable_e0;
wire \ff_reg_frequency_count_e0[11] ;
wire \ff_reg_frequency_count_e0[10] ;
wire \ff_reg_frequency_count_e0[9] ;
wire \ff_reg_frequency_count_e0[8] ;
wire \ff_reg_frequency_count_e0[7] ;
wire \ff_reg_frequency_count_e0[6] ;
wire \ff_reg_frequency_count_e0[5] ;
wire \ff_reg_frequency_count_e0[4] ;
wire \ff_reg_frequency_count_e0[3] ;
wire \ff_reg_frequency_count_e0[2] ;
wire \ff_reg_frequency_count_e0[1] ;
wire \ff_reg_frequency_count_e0[0] ;
wire ff_wave_reset;
wire \ff_rddata[7] ;
wire \ff_rddata[6] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire ext_memory_nactive;
wire n891;
wire n908;
wire n1437_11;
wire n1437;
wire n891_13;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire n952;
wire n3_25;
wire n3_27;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3;
wire VCC;
wire GND;
\u_scc_core/u_scc_channel_mixer  u_scc_channel_mixer (
.clk_3(clk_3),
.n42(n42),
.sram_oe(sram_oe),
.reg_scci_enable(reg_scci_enable),
.\sram_id[2] (\sram_id[2] ),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.sram_we(sram_we),
.ff_reg_enable_c0(ff_reg_enable_c0),
.ff_reg_enable_d0(ff_reg_enable_d0),
.ff_reg_enable_b0(ff_reg_enable_b0),
.ff_reg_enable_e0(ff_reg_enable_e0),
.ff_reg_enable_a0(ff_reg_enable_a0),
.\sram_a[0] (\sram_a[0] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[4] (\sram_a[4] ),
.ff_wave_reset(ff_wave_reset),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.n3(n3),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.n3_45(n3_45),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.n3_43(n3_43),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.n3_41(n3_41),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.n3_39(n3_39),
.n908(n908),
.slot_a_5(slot_a_5),
.n891(n891),
.n891_13(n891_13),
.n1437(n1437),
.n1437_11(n1437_11),
.slot_a_13(slot_a_13),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.n952(n952),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.n3_29(n3_29),
.n3_37(n3_37),
.n3_33(n3_33),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_31(n3_31),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.n3_35(n3_35),
.\ff_reg_volume_c0[0] (\ff_reg_volume_c0[0] ),
.\ff_reg_volume_c0[2] (\ff_reg_volume_c0[2] ),
.\ff_reg_volume_c0[3] (\ff_reg_volume_c0[3] ),
.\ff_reg_volume_d0[0] (\ff_reg_volume_d0[0] ),
.\ff_reg_volume_e0[0] (\ff_reg_volume_e0[0] ),
.\ff_reg_volume_a0[0] (\ff_reg_volume_a0[0] ),
.\ff_reg_volume_b0[0] (\ff_reg_volume_b0[0] ),
.\ff_reg_volume_a0[1] (\ff_reg_volume_a0[1] ),
.\ff_reg_volume_d0[1] (\ff_reg_volume_d0[1] ),
.\ff_reg_volume_e0[1] (\ff_reg_volume_e0[1] ),
.\ff_reg_volume_d0[2] (\ff_reg_volume_d0[2] ),
.\ff_reg_volume_e0[2] (\ff_reg_volume_e0[2] ),
.\ff_reg_volume_a0[2] (\ff_reg_volume_a0[2] ),
.\ff_reg_volume_b0[2] (\ff_reg_volume_b0[2] ),
.\ff_reg_volume_d0[3] (\ff_reg_volume_d0[3] ),
.\ff_reg_volume_e0[3] (\ff_reg_volume_e0[3] ),
.\ff_reg_volume_a0[3] (\ff_reg_volume_a0[3] ),
.\ff_reg_volume_b0[3] (\ff_reg_volume_b0[3] ),
.\ff_reg_volume_b0[1] (\ff_reg_volume_b0[1] ),
.\ff_reg_volume_c0[1] (\ff_reg_volume_c0[1] ),
.\sram_d[0] (\sram_d[0] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[7] (\sram_d[7] ),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.ff_sram_q_en(ff_sram_q_en),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.n545(n545),
.n535(n535),
.n535_7(n535_7),
.n545_9(n545_9),
.n545_11(n545_11),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7) 
);
\u_scc_core/u_scc_register  u_scc_register (
.slot_d_12(slot_d_12),
.clk_3(clk_3),
.n42(n42),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_14(slot_d_14),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.slot_a_3(slot_a_3),
.ram_array_4_DO7(ram_array_4_DO7),
.ff_sram_q_en(ff_sram_q_en),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array(ram_array),
.slot_a_13(slot_a_13),
.slot_a_29(slot_a_29),
.slot_a_31(slot_a_31),
.slot_a_15(slot_a_15),
.slot_a_17(slot_a_17),
.n535(n535),
.ff_nwr2(ff_nwr2),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.slot_a_25(slot_a_25),
.slot_a_27(slot_a_27),
.n545_9(n545_9),
.ff_nrd2(ff_nrd2),
.ff_nrd1(ff_nrd1),
.slot_a_19(slot_a_19),
.slot_a_21(slot_a_21),
.slot_a_23(slot_a_23),
.n545_11(n545_11),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.reg_scci_enable(reg_scci_enable),
.\sram_a[4] (\sram_a[4] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[0] (\sram_a[0] ),
.\sram_d[7] (\sram_d[7] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[0] (\sram_d[0] ),
.sram_oe(sram_oe),
.sram_we(sram_we),
.\ff_reg_volume_a0[3] (\ff_reg_volume_a0[3] ),
.\ff_reg_volume_a0[2] (\ff_reg_volume_a0[2] ),
.\ff_reg_volume_a0[1] (\ff_reg_volume_a0[1] ),
.\ff_reg_volume_a0[0] (\ff_reg_volume_a0[0] ),
.ff_reg_enable_a0(ff_reg_enable_a0),
.\ff_reg_volume_b0[3] (\ff_reg_volume_b0[3] ),
.\ff_reg_volume_b0[2] (\ff_reg_volume_b0[2] ),
.\ff_reg_volume_b0[1] (\ff_reg_volume_b0[1] ),
.\ff_reg_volume_b0[0] (\ff_reg_volume_b0[0] ),
.ff_reg_enable_b0(ff_reg_enable_b0),
.\ff_reg_volume_c0[3] (\ff_reg_volume_c0[3] ),
.\ff_reg_volume_c0[2] (\ff_reg_volume_c0[2] ),
.\ff_reg_volume_c0[1] (\ff_reg_volume_c0[1] ),
.\ff_reg_volume_c0[0] (\ff_reg_volume_c0[0] ),
.ff_reg_enable_c0(ff_reg_enable_c0),
.\ff_reg_volume_d0[3] (\ff_reg_volume_d0[3] ),
.\ff_reg_volume_d0[2] (\ff_reg_volume_d0[2] ),
.\ff_reg_volume_d0[1] (\ff_reg_volume_d0[1] ),
.\ff_reg_volume_d0[0] (\ff_reg_volume_d0[0] ),
.ff_reg_enable_d0(ff_reg_enable_d0),
.\ff_reg_volume_e0[3] (\ff_reg_volume_e0[3] ),
.\ff_reg_volume_e0[2] (\ff_reg_volume_e0[2] ),
.\ff_reg_volume_e0[1] (\ff_reg_volume_e0[1] ),
.\ff_reg_volume_e0[0] (\ff_reg_volume_e0[0] ),
.ff_reg_enable_e0(ff_reg_enable_e0),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.ff_wave_reset(ff_wave_reset),
.\ff_rddata[7] (\ff_rddata[7] ),
.\ff_rddata[6] (\ff_rddata[6] ),
.\ff_rddata[5] (\ff_rddata[5] ),
.\ff_rddata[4] (\ff_rddata[4] ),
.\ff_rddata[3] (\ff_rddata[3] ),
.\ff_rddata[2] (\ff_rddata[2] ),
.\ff_rddata[1] (\ff_rddata[1] ),
.\ff_rddata[0] (\ff_rddata[0] ),
.\sram_id[2] (\sram_id[2] ),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.ext_memory_nactive(ext_memory_nactive),
.n891(n891),
.n908(n908),
.n1437_11(n1437_11),
.n1437(n1437),
.n891_13(n891_13),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ),
.n952(n952),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_29(n3_29),
.n3_31(n3_31),
.n3_33(n3_33),
.n3_35(n3_35),
.n3_37(n3_37),
.n3_39(n3_39),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_45(n3_45),
.n3(n3) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module scc_for_cartridge ( slot_a,clk,slot_nreset,slot_nsltsl,slot_nmerq,slot_nrd,slot_nwr,mem_a,sound_out,mem_ncs,slot_d);
input [14:0] slot_a;
input clk;
input slot_nreset;
input slot_nsltsl;
input slot_nmerq;
input slot_nrd;
input slot_nwr;
output [7:0] mem_a;
output [10:0] sound_out;
output mem_ncs;
inout [7:0] slot_d;
wire slot_a_3;
wire slot_a_5;
wire slot_a_7;
wire slot_a_9;
wire slot_a_11;
wire slot_a_13;
wire slot_a_15;
wire slot_a_17;
wire slot_a_19;
wire slot_a_21;
wire slot_a_23;
wire slot_a_25;
wire slot_a_27;
wire slot_a_29;
wire slot_a_31;
wire clk_3;
wire slot_nreset_3;
wire slot_nsltsl_3;
wire slot_nmerq_3;
wire slot_nrd_3;
wire slot_nwr_3;
wire slot_d_2;
wire slot_d_4;
wire slot_d_6;
wire slot_d_8;
wire slot_d_10;
wire slot_d_12;
wire slot_d_14;
wire slot_d_16;
wire GND;
wire ff_nwr1;
wire ff_nrd2;
wire ff_nwr2;
wire ff_nrd1;
wire mem_ncs_6;
wire \slot_d[0] ;
wire n42;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire n545;
wire n535;
wire n535_7;
wire n545_9;
wire n545_11;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire reg_scci_enable;
wire \ff_rddata[7] ;
wire \ff_rddata[6] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire ext_memory_nactive;
wire n891;
wire n908;
wire n1437;
wire n891_13;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire n952;
wire VCC;
IBUF slot_a_ibuf3000 (
.I(slot_a[0]),
.O(slot_a_3) 
);
IBUF slot_a_ibuf3001 (
.I(slot_a[1]),
.O(slot_a_5) 
);
IBUF slot_a_ibuf3002 (
.I(slot_a[2]),
.O(slot_a_7) 
);
IBUF slot_a_ibuf3003 (
.I(slot_a[3]),
.O(slot_a_9) 
);
IBUF slot_a_ibuf3004 (
.I(slot_a[4]),
.O(slot_a_11) 
);
IBUF slot_a_ibuf3005 (
.I(slot_a[5]),
.O(slot_a_13) 
);
IBUF slot_a_ibuf3006 (
.I(slot_a[6]),
.O(slot_a_15) 
);
IBUF slot_a_ibuf3007 (
.I(slot_a[7]),
.O(slot_a_17) 
);
IBUF slot_a_ibuf3008 (
.I(slot_a[8]),
.O(slot_a_19) 
);
IBUF slot_a_ibuf3009 (
.I(slot_a[9]),
.O(slot_a_21) 
);
IBUF slot_a_ibuf3010 (
.I(slot_a[10]),
.O(slot_a_23) 
);
IBUF slot_a_ibuf3011 (
.I(slot_a[11]),
.O(slot_a_25) 
);
IBUF slot_a_ibuf3012 (
.I(slot_a[12]),
.O(slot_a_27) 
);
IBUF slot_a_ibuf3013 (
.I(slot_a[13]),
.O(slot_a_29) 
);
IBUF slot_a_ibuf3014 (
.I(slot_a[14]),
.O(slot_a_31) 
);
IBUF clk_ibuf3015 (
.I(clk),
.O(clk_3) 
);
IBUF slot_nreset_ibuf3016 (
.I(slot_nreset),
.O(slot_nreset_3) 
);
IBUF slot_nsltsl_ibuf3017 (
.I(slot_nsltsl),
.O(slot_nsltsl_3) 
);
IBUF slot_nmerq_ibuf3018 (
.I(slot_nmerq),
.O(slot_nmerq_3) 
);
IBUF slot_nrd_ibuf3019 (
.I(slot_nrd),
.O(slot_nrd_3) 
);
IBUF slot_nwr_ibuf3020 (
.I(slot_nwr),
.O(slot_nwr_3) 
);
IOBUF slot_d_iobuf3021 (
.I(\ff_rddata[0] ),
.OEN(\slot_d[0] ),
.O(slot_d_2),
.IO(slot_d[0]) 
);
IOBUF slot_d_iobuf3023 (
.I(\ff_rddata[1] ),
.OEN(\slot_d[0] ),
.O(slot_d_4),
.IO(slot_d[1]) 
);
IOBUF slot_d_iobuf3025 (
.I(\ff_rddata[2] ),
.OEN(\slot_d[0] ),
.O(slot_d_6),
.IO(slot_d[2]) 
);
IOBUF slot_d_iobuf3027 (
.I(\ff_rddata[3] ),
.OEN(\slot_d[0] ),
.O(slot_d_8),
.IO(slot_d[3]) 
);
IOBUF slot_d_iobuf3029 (
.I(\ff_rddata[4] ),
.OEN(\slot_d[0] ),
.O(slot_d_10),
.IO(slot_d[4]) 
);
IOBUF slot_d_iobuf3031 (
.I(\ff_rddata[5] ),
.OEN(\slot_d[0] ),
.O(slot_d_12),
.IO(slot_d[5]) 
);
IOBUF slot_d_iobuf3033 (
.I(\ff_rddata[6] ),
.OEN(\slot_d[0] ),
.O(slot_d_14),
.IO(slot_d[6]) 
);
IOBUF slot_d_iobuf3035 (
.I(\ff_rddata[7] ),
.OEN(\slot_d[0] ),
.O(slot_d_16),
.IO(slot_d[7]) 
);
GND GND_ins3037 (
.G(GND) 
);
OBUF mem_a_obuf3052 (
.I(\ext_memory_address[13] ),
.O(mem_a[0]) 
);
OBUF mem_a_obuf3053 (
.I(\ext_memory_address[14] ),
.O(mem_a[1]) 
);
OBUF mem_a_obuf3054 (
.I(\ext_memory_address[15] ),
.O(mem_a[2]) 
);
OBUF mem_a_obuf3055 (
.I(\ext_memory_address[16] ),
.O(mem_a[3]) 
);
OBUF mem_a_obuf3056 (
.I(\ext_memory_address[17] ),
.O(mem_a[4]) 
);
OBUF mem_a_obuf3057 (
.I(\ext_memory_address[18] ),
.O(mem_a[5]) 
);
OBUF mem_a_obuf3058 (
.I(\ext_memory_address[19] ),
.O(mem_a[6]) 
);
OBUF mem_a_obuf3059 (
.I(\ext_memory_address[20] ),
.O(mem_a[7]) 
);
OBUF sound_out_obuf3060 (
.I(\ff_left_out[0] ),
.O(sound_out[0]) 
);
OBUF sound_out_obuf3061 (
.I(\ff_left_out[1] ),
.O(sound_out[1]) 
);
OBUF sound_out_obuf3062 (
.I(\ff_left_out[2] ),
.O(sound_out[2]) 
);
OBUF sound_out_obuf3063 (
.I(\ff_left_out[3] ),
.O(sound_out[3]) 
);
OBUF sound_out_obuf3064 (
.I(\ff_left_out[4] ),
.O(sound_out[4]) 
);
OBUF sound_out_obuf3065 (
.I(\ff_left_out[5] ),
.O(sound_out[5]) 
);
OBUF sound_out_obuf3066 (
.I(\ff_left_out[6] ),
.O(sound_out[6]) 
);
OBUF sound_out_obuf3067 (
.I(\ff_left_out[7] ),
.O(sound_out[7]) 
);
OBUF sound_out_obuf3068 (
.I(\ff_left_out[8] ),
.O(sound_out[8]) 
);
OBUF sound_out_obuf3069 (
.I(\ff_left_out[9] ),
.O(sound_out[9]) 
);
OBUF sound_out_obuf3070 (
.I(\ff_left_out[10] ),
.O(sound_out[10]) 
);
OBUF mem_ncs_obuf3071 (
.I(mem_ncs_6),
.O(mem_ncs) 
);
DFFP ff_nwr1_ins3738 (
.D(slot_nwr_3),
.CLK(clk_3),
.PRESET(n42),
.Q(ff_nwr1) 
);
DFFP ff_nrd2_ins3739 (
.D(ff_nrd1),
.CLK(clk_3),
.PRESET(n42),
.Q(ff_nrd2) 
);
DFFP ff_nwr2_ins3740 (
.D(ff_nwr1),
.CLK(clk_3),
.PRESET(n42),
.Q(ff_nwr2) 
);
DFFP ff_nrd1_ins3741 (
.D(slot_nrd_3),
.CLK(clk_3),
.PRESET(n42),
.Q(ff_nrd1) 
);
LUT2 mem_ncs_ins4916 (
.I0(slot_nsltsl_3),
.I1(ext_memory_nactive),
.F(mem_ncs_6) 
);
defparam mem_ncs_ins4916.INIT=4'hE;
LUT3 \slot_d[0]_ins5012  (
.I0(slot_nsltsl_3),
.I1(slot_nrd_3),
.I2(ext_memory_nactive),
.F(\slot_d[0] ) 
);
defparam \slot_d[0]_ins5012 .INIT=8'hEF;
INV n42_ins5541 (
.I(slot_nreset_3),
.O(n42) 
);
u_scc_core u_scc_core (
.clk_3(clk_3),
.n42(n42),
.slot_a_5(slot_a_5),
.slot_a_13(slot_a_13),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.slot_d_12(slot_d_12),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_14(slot_d_14),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_3(slot_a_3),
.slot_a_29(slot_a_29),
.slot_a_31(slot_a_31),
.slot_a_15(slot_a_15),
.slot_a_17(slot_a_17),
.ff_nwr2(ff_nwr2),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.slot_a_25(slot_a_25),
.slot_a_27(slot_a_27),
.ff_nrd2(ff_nrd2),
.ff_nrd1(ff_nrd1),
.slot_a_19(slot_a_19),
.slot_a_21(slot_a_21),
.slot_a_23(slot_a_23),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.n545(n545),
.n535(n535),
.n535_7(n535_7),
.n545_9(n545_9),
.n545_11(n545_11),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7),
.reg_scci_enable(reg_scci_enable),
.\ff_rddata[7] (\ff_rddata[7] ),
.\ff_rddata[6] (\ff_rddata[6] ),
.\ff_rddata[5] (\ff_rddata[5] ),
.\ff_rddata[4] (\ff_rddata[4] ),
.\ff_rddata[3] (\ff_rddata[3] ),
.\ff_rddata[2] (\ff_rddata[2] ),
.\ff_rddata[1] (\ff_rddata[1] ),
.\ff_rddata[0] (\ff_rddata[0] ),
.ext_memory_nactive(ext_memory_nactive),
.n891(n891),
.n908(n908),
.n1437(n1437),
.n891_13(n891_13),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ),
.n952(n952) 
);
VCC VCC_cZ (
.V(VCC)
);
endmodule
