<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Real-Time Sobel Edge Detection - Mahesh Kaushik Srihasam</title>
    <link rel="stylesheet" href="../styles.css">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700;800&display=swap" rel="stylesheet">
    <style>
        .project-hero {
            padding: 120px 0 80px;
            background: linear-gradient(135deg, var(--bg-primary) 0%, var(--bg-secondary) 100%);
            text-align: center;
        }
        .project-hero h1 {
            font-size: 3rem;
            margin-bottom: 20px;
            background: var(--gradient-primary);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            background-clip: text;
        }
        .project-meta {
            display: flex;
            justify-content: center;
            gap: 30px;
            margin-bottom: 40px;
            flex-wrap: wrap;
        }
        .meta-item {
            display: flex;
            align-items: center;
            gap: 8px;
            color: var(--text-secondary);
        }
        .project-content {
            max-width: 1000px;
            margin: 0 auto;
            padding: 0 20px;
        }
        .content-section {
            margin-bottom: 60px;
        }
        .content-section h2 {
            color: var(--text-primary);
            margin-bottom: 25px;
            font-size: 2rem;
        }
        .content-section h3 {
            color: var(--primary-color);
            margin-bottom: 15px;
            font-size: 1.3rem;
        }
        .content-section p, .content-section li {
            color: var(--text-secondary);
            line-height: 1.8;
            margin-bottom: 15px;
        }
        .tech-stack {
            display: flex;
            flex-wrap: wrap;
            gap: 12px;
            margin: 20px 0;
        }
        .tech-tag {
            background: var(--bg-card);
            border: 1px solid var(--border-color);
            color: var(--text-primary);
            padding: 8px 16px;
            border-radius: 20px;
            font-size: 0.9rem;
            font-weight: 500;
        }
        .back-btn {
            display: inline-flex;
            align-items: center;
            gap: 8px;
            color: var(--primary-color);
            text-decoration: none;
            font-weight: 500;
            margin-bottom: 40px;
            transition: all 0.3s ease;
        }
        .back-btn:hover {
            transform: translateX(-5px);
        }
        .achievements {
            background: var(--bg-card);
            border: 1px solid var(--border-color);
            border-radius: 15px;
            padding: 30px;
            margin: 30px 0;
        }
        .achievements h3 {
            color: var(--primary-color);
            margin-bottom: 20px;
        }
        .performance-metrics {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(200px, 1fr));
            gap: 20px;
            margin: 30px 0;
        }
        .metric {
            background: var(--bg-card);
            border: 1px solid var(--border-color);
            border-radius: 10px;
            padding: 20px;
            text-align: center;
        }
        .metric-value {
            font-size: 2rem;
            font-weight: 700;
            color: var(--primary-color);
            margin-bottom: 5px;
        }
        .metric-label {
            color: var(--text-secondary);
            font-size: 0.9rem;
        }
    </style>
</head>
<body>
    <nav class="navbar">
        <div class="nav-container">
            <h1 class="nav-logo">Mahesh Kaushik Srihasam</h1>
            <ul class="nav-menu">
                <li><a href="../index.html" class="nav-link">Home</a></li>
                <li><a href="../portfolio.html" class="nav-link">Portfolio</a></li>
                <li><a href="../index.html#contact" class="nav-link">Contact</a></li>
            </ul>
            <div class="hamburger">
                <span></span>
                <span></span>
                <span></span>
            </div>
        </div>
    </nav>

    <section class="project-hero">
        <div class="container">
            <a href="../index.html" class="back-btn">
                <i class="fas fa-arrow-left"></i>
                Back to Projects
            </a>
            <h1>Real-Time Sobel Edge Detection</h1>
            <div class="project-meta">
                <div class="meta-item">
                    <i class="fas fa-building"></i>
                    <span>Western Semiconductor</span>
                </div>
                <div class="meta-item">
                    <i class="fas fa-calendar"></i>
                    <span>Jan 2025 - May 2025</span>
                </div>
                <div class="meta-item">
                    <i class="fas fa-map-marker-alt"></i>
                    <span>Tempe, Arizona</span>
                </div>
            </div>
            <div class="tech-stack">
                <span class="tech-tag">SystemVerilog</span>
                <span class="tech-tag">Xilinx Virtex 7</span>
                <span class="tech-tag">Xilinx Vivado</span>
                <span class="tech-tag">FPGA</span>
                <span class="tech-tag">Image Processing</span>
                <span class="tech-tag">CDC</span>
            </div>
        </div>
    </section>

    <section class="project-content">
        <div class="container">
            <div class="content-section">
                <h2>Project Overview</h2>
                <p>This project involved designing and validating a real-time Sobel edge detection system with 3x3 convolution and gradient magnitude computation using Xilinx Virtex 7 FPGA kit. The system processes image data in real-time with a DMA to Processor Image Interface, achieving 1 pixel per clock throughput with extremely low latency.</p>
                
                <p>The Sobel edge detection algorithm is a fundamental computer vision technique used to detect edges in images by computing gradients. This implementation focuses on hardware acceleration to achieve real-time performance for high-resolution image processing applications.</p>
            </div>

            <div class="performance-metrics">
                <div class="metric">
                    <div class="metric-value">1.4μs</div>
                    <div class="metric-label">End-to-End Latency</div>
                </div>
                <div class="metric">
                    <div class="metric-value">130</div>
                    <div class="metric-label">Clock Cycles</div>
                </div>
                <div class="metric">
                    <div class="metric-value">1 Pixel/Clock</div>
                    <div class="metric-label">Throughput</div>
                </div>
                <div class="metric">
                    <div class="metric-value">64K</div>
                    <div class="metric-label">FIFO Depth</div>
                </div>
            </div>

            <div class="content-section">
                <h2>System Architecture</h2>
                <h3>3x3 Convolution Engine</h3>
                <p>The core of the system is a highly optimized 3x3 convolution engine that computes the Sobel operators:</p>
                <ul>
                    <li><strong>Sobel X Operator:</strong> Detects vertical edges using horizontal gradients</li>
                    <li><strong>Sobel Y Operator:</strong> Detects horizontal edges using vertical gradients</li>
                    <li><strong>Gradient Magnitude:</strong> Computes the magnitude of the combined gradients</li>
                    <li><strong>Parallel Processing:</strong> Utilizes FPGA parallelism for maximum throughput</li>
                </ul>

                <h3>Asynchronous FIFO Design</h3>
                <p>Developed a custom Asynchronous FIFO with CDC-safe Gray coded pointers to bridge different clock domains:</p>
                <ul>
                    <li><strong>Input Clock:</strong> 19.2MHz DMA clock domain</li>
                    <li><strong>Processing Clock:</strong> 100MHz processing domain</li>
                    <li><strong>Gray Code Encoding:</strong> Ensures CDC safety and prevents metastability</li>
                    <li><strong>64K Depth:</strong> Handles large image buffers efficiently</li>
                </ul>

                <h3>DMA to Processor Interface</h3>
                <p>Implemented a sophisticated DMA to Processor Image Interface:</p>
                <ul>
                    <li><strong>Pixel-per-Clock Processing:</strong> Achieves maximum throughput</li>
                    <li><strong>Real-time Output:</strong> Continuous processing without buffering delays</li>
                    <li><strong>Flow Control:</strong> Handles varying input rates gracefully</li>
                    <li><strong>Error Handling:</strong> Robust error detection and recovery mechanisms</li>
                </ul>
            </div>

            <div class="content-section">
                <h2>Technical Implementation Details</h2>
                <h3>Convolution Algorithm</h3>
                <p>The Sobel edge detection uses two 3x3 kernels:</p>
                <ul>
                    <li><strong>Gx (Horizontal):</strong> [[-1, 0, 1], [-2, 0, 2], [-1, 0, 1]]</li>
                    <li><strong>Gy (Vertical):</strong> [[-1, -2, -1], [0, 0, 0], [1, 2, 1]]</li>
                    <li><strong>Gradient Magnitude:</strong> √(Gx² + Gy²)</li>
                    <li><strong>Approximation:</strong> |Gx| + |Gy| for hardware efficiency</li>
                </ul>

                <h3>Clock Domain Crossing (CDC)</h3>
                <p>Critical CDC implementation ensures data integrity:</p>
                <ul>
                    <li><strong>Gray Code Counters:</strong> Only one bit changes per transition</li>
                    <li><strong>Dual-Clock FIFO:</strong> Separate read/write pointers for each domain</li>
                    <li><strong>Synchronization:</strong> Proper metastability protection</li>
                    <li><strong>Handshaking:</strong> Reliable data transfer protocols</li>
                </ul>

                <h3>Pipeline Optimization</h3>
                <p>Multi-stage pipeline design for maximum performance:</p>
                <ul>
                    <li><strong>Stage 1:</strong> Pixel buffering and window formation</li>
                    <li><strong>Stage 2:</strong> Convolution computation</li>
                    <li><strong>Stage 3:</strong> Gradient magnitude calculation</li>
                    <li><strong>Stage 4:</strong> Output formatting and transmission</li>
                </ul>
            </div>

            <div class="achievements">
                <h3>Key Achievements</h3>
                <ul>
                    <li>Achieved <strong>1.4μs end-to-end latency</strong> from pixel input to convolution output</li>
                    <li>Implemented <strong>1 pixel per clock throughput</strong> for maximum efficiency</li>
                    <li>Developed <strong>64K depth asynchronous FIFO</strong> with CDC-safe Gray coded pointers</li>
                    <li>Bridged <strong>19.2MHz to 100MHz clock domains</strong> seamlessly</li>
                    <li>Processed <strong>~130 clock cycles</strong> total pipeline latency</li>
                    <li>Verified system with <strong>dual clock testbench</strong> simulating real-world conditions</li>
                </ul>
            </div>

            <div class="content-section">
                <h2>Verification & Testing</h2>
                <h3>Dual Clock Testbench</h3>
                <p>Comprehensive verification environment:</p>
                <ul>
                    <li><strong>DMA Simulation:</strong> Realistic DMA-style pixel write patterns</li>
                    <li><strong>Fast Read Consumption:</strong> High-speed processing simulation</li>
                    <li><strong>Real-time Monitoring:</strong> Continuous output validation</li>
                    <li><strong>Corner Case Testing:</strong> Edge conditions and error scenarios</li>
                </ul>

                <h3>Performance Validation</h3>
                <ul>
                    <li>Latency measurement and optimization</li>
                    <li>Throughput verification under various loads</li>
                    <li>CDC integrity testing</li>
                    <li>Image quality validation</li>
                </ul>
            </div>

            <div class="content-section">
                <h2>Tools & Technologies Used</h2>
                <div class="tech-stack">
                    <span class="tech-tag">SystemVerilog</span>
                    <span class="tech-tag">Xilinx Virtex 7 FPGA</span>
                    <span class="tech-tag">Xilinx Vivado</span>
                    <span class="tech-tag">Vivado Simulator</span>
                    <span class="tech-tag">Timing Analysis</span>
                    <span class="tech-tag">CDC Analysis</span>
                </div>
            </div>

            <div class="content-section">
                <h2>Impact & Applications</h2>
                <p>This real-time Sobel edge detection system has significant applications:</p>
                <ul>
                    <li><strong>Computer Vision:</strong> Real-time edge detection for autonomous systems</li>
                    <li><strong>Medical Imaging:</strong> Edge enhancement for diagnostic applications</li>
                    <li><strong>Industrial Inspection:</strong> Quality control and defect detection</li>
                    <li><strong>Security Systems:</strong> Motion detection and object recognition</li>
                    <li><strong>Research Platform:</strong> Foundation for advanced image processing algorithms</li>
                </ul>
            </div>
        </div>
    </section>

    <footer>
        <div class="container">
            <div class="footer-content">
                <div class="footer-left">
                    <h3>Mahesh Kaushik Srihasam</h3>
                    <p>Graduate Electrical Engineer | RTL Design & Digital Verification</p>
                </div>
                <div class="footer-right">
                    <p>&copy; 2024 Mahesh Kaushik Srihasam. All rights reserved.</p>
                </div>
            </div>
        </div>
    </footer>

    <script src="../script.js"></script>
</body>
</html>
