"C:/FPGAprojects/fulladder/fulladder.v=work,Verilog_2001"
"C:/FPGAprojects/fulladder/halfadder.v=work,Verilog_2001"
