<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CRpi: src/lib/peripherals/gpio_internal.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CRpi
   </div>
   <div id="projectbrief">A library for rpi with intefaces to: gpio, pwm, dma</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c85d3e3c5052e9ad9ce18c6863244a25.html">lib</a></li><li class="navelem"><a class="el" href="dir_0fa9aa01048eb8a43e480f672339c31d.html">peripherals</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">gpio_internal.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Helper macros for the gpio peripheral. Used internally by the library.  
<a href="#details">More...</a></p>

<p><a href="gpio__internal_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1eec879d7dba3961e231918564a4b160"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1eec879d7dba3961e231918564a4b160"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="addressing_8h.html#a245eee72d3b42da5ce640ea1be193edb">peripheralsBaseAddressPhys</a>+0x200000)</td></tr>
<tr class="memdesc:a1eec879d7dba3961e231918564a4b160"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical base address of the gpio peripheral. <br /></td></tr>
<tr class="separator:a1eec879d7dba3961e231918564a4b160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e6e43598172a9a1eea12071f77d463"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39e6e43598172a9a1eea12071f77d463"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a39e6e43598172a9a1eea12071f77d463">GPIO_AREA_LEN</a>&#160;&#160;&#160;0xC0</td></tr>
<tr class="memdesc:a39e6e43598172a9a1eea12071f77d463"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size in bytes of the memory area dedicated to the gpio peripheral. <br /></td></tr>
<tr class="separator:a39e6e43598172a9a1eea12071f77d463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeeea5d94c444a277670a11108b683ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeeeea5d94c444a277670a11108b683ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#aeeeea5d94c444a277670a11108b683ea">GPFSEL_OFF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:aeeeea5d94c444a277670a11108b683ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the function select registers. <br /></td></tr>
<tr class="separator:aeeeea5d94c444a277670a11108b683ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b770eb8baa5f1b6c36616ce3119b63e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b770eb8baa5f1b6c36616ce3119b63e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a5b770eb8baa5f1b6c36616ce3119b63e">GPFSEL_LEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a5b770eb8baa5f1b6c36616ce3119b63e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size in bytes of a function select register. <br /></td></tr>
<tr class="separator:a5b770eb8baa5f1b6c36616ce3119b63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1297b77a97fbd7a8c95234c90e4d9eca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1297b77a97fbd7a8c95234c90e4d9eca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a1297b77a97fbd7a8c95234c90e4d9eca">GPFSELx_OFF</a>(n)&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#aeeeea5d94c444a277670a11108b683ea">GPFSEL_OFF</a>+<a class="el" href="gpio__internal_8h.html#a5b770eb8baa5f1b6c36616ce3119b63e">GPFSEL_LEN</a>*n)</td></tr>
<tr class="memdesc:a1297b77a97fbd7a8c95234c90e4d9eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of the specified function select register. <br /></td></tr>
<tr class="separator:a1297b77a97fbd7a8c95234c90e4d9eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:add3ef8e5fe837f9825b698893af1045d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add3ef8e5fe837f9825b698893af1045d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#add3ef8e5fe837f9825b698893af1045d">GPSET0_OFF</a>&#160;&#160;&#160;0x1c</td></tr>
<tr class="memdesc:add3ef8e5fe837f9825b698893af1045d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set register 0 (ports 0-31): setting a bit to 1 sets the corresponding port to high. <br /></td></tr>
<tr class="separator:add3ef8e5fe837f9825b698893af1045d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3289db576b9a82e9a84851d5575bbad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3289db576b9a82e9a84851d5575bbad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#ae3289db576b9a82e9a84851d5575bbad">GPSET0_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#add3ef8e5fe837f9825b698893af1045d">GPSET0_OFF</a>)</td></tr>
<tr class="memdesc:ae3289db576b9a82e9a84851d5575bbad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set register 0 (ports 0-31): setting a bit to 1 sets the corresponding port to high. <br /></td></tr>
<tr class="separator:ae3289db576b9a82e9a84851d5575bbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:aab9d2f6a44a3ee3e50b22141b45b7afd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab9d2f6a44a3ee3e50b22141b45b7afd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#aab9d2f6a44a3ee3e50b22141b45b7afd">GPSET1_OFF</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:aab9d2f6a44a3ee3e50b22141b45b7afd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set register 0 (ports 32-53): setting a bit to 1 sets the corresponding port to high. <br /></td></tr>
<tr class="separator:aab9d2f6a44a3ee3e50b22141b45b7afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4544b8c8f7321d1701263db7da43739d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4544b8c8f7321d1701263db7da43739d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a4544b8c8f7321d1701263db7da43739d">GPSET1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#aab9d2f6a44a3ee3e50b22141b45b7afd">GPSET1_OFF</a>)</td></tr>
<tr class="memdesc:a4544b8c8f7321d1701263db7da43739d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set register 0 (ports 32-53): setting a bit to 1 sets the corresponding port to high. <br /></td></tr>
<tr class="separator:a4544b8c8f7321d1701263db7da43739d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a0d5e0b17cbf445b7bb29071ea5735b99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d5e0b17cbf445b7bb29071ea5735b99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a0d5e0b17cbf445b7bb29071ea5735b99">GPCLEAR0_OFF</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:a0d5e0b17cbf445b7bb29071ea5735b99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear register 0 (ports 0-31): setting a bit to 1 sets the corresponding port to low. <br /></td></tr>
<tr class="separator:a0d5e0b17cbf445b7bb29071ea5735b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa318d0ce67f70da4d121dfb7d1b110e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa318d0ce67f70da4d121dfb7d1b110e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#aa318d0ce67f70da4d121dfb7d1b110e4">GPCLEAR0_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a0d5e0b17cbf445b7bb29071ea5735b99">GPCLEAR0_OFF</a>)</td></tr>
<tr class="memdesc:aa318d0ce67f70da4d121dfb7d1b110e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear register 0 (ports 0-31): setting a bit to 1 sets the corresponding port to low. <br /></td></tr>
<tr class="separator:aa318d0ce67f70da4d121dfb7d1b110e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ac2fcfaef1a80637b35c3cb056c19579d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2fcfaef1a80637b35c3cb056c19579d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#ac2fcfaef1a80637b35c3cb056c19579d">GPCLEAR1_OFF</a>&#160;&#160;&#160;0x2C</td></tr>
<tr class="memdesc:ac2fcfaef1a80637b35c3cb056c19579d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear register 0 (ports 32-53): setting a bit to 1 sets the corresponding port to low. <br /></td></tr>
<tr class="separator:ac2fcfaef1a80637b35c3cb056c19579d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa529f9fa83401e11d303bb88bbe2b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fa529f9fa83401e11d303bb88bbe2b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a4fa529f9fa83401e11d303bb88bbe2b9">GPCLEAR1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#ac2fcfaef1a80637b35c3cb056c19579d">GPCLEAR1_OFF</a>)</td></tr>
<tr class="memdesc:a4fa529f9fa83401e11d303bb88bbe2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear register 0 (ports 32-53): setting a bit to 1 sets the corresponding port to low. <br /></td></tr>
<tr class="separator:a4fa529f9fa83401e11d303bb88bbe2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a007579e9c2d6f22482da9a69e01428c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a007579e9c2d6f22482da9a69e01428c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a007579e9c2d6f22482da9a69e01428c8">GPLEV0_OFF</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="memdesc:a007579e9c2d6f22482da9a69e01428c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level Register 0 (ports 0-31): each bit reflects the high/low status of the corresponding port in input mode. <br /></td></tr>
<tr class="separator:a007579e9c2d6f22482da9a69e01428c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1af7a1fc8f7d09f9146ed784dc07bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe1af7a1fc8f7d09f9146ed784dc07bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#afe1af7a1fc8f7d09f9146ed784dc07bf">GPLEV0_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a007579e9c2d6f22482da9a69e01428c8">GPLEV0_OFF</a>)</td></tr>
<tr class="memdesc:afe1af7a1fc8f7d09f9146ed784dc07bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level Register 0 (ports 0-31): each bit reflects the high/low status of the corresponding port in input mode. <br /></td></tr>
<tr class="separator:afe1af7a1fc8f7d09f9146ed784dc07bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a4ad703c249edff585c1dea94e677d77e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ad703c249edff585c1dea94e677d77e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a4ad703c249edff585c1dea94e677d77e">GPLEV1_OFF</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="memdesc:a4ad703c249edff585c1dea94e677d77e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level Register 1 (ports 32-53): each bit reflects the high/low status of the corresponding port in input mode. <br /></td></tr>
<tr class="separator:a4ad703c249edff585c1dea94e677d77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ea57608fc0ea4a3c20494d6a65cf12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3ea57608fc0ea4a3c20494d6a65cf12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#ac3ea57608fc0ea4a3c20494d6a65cf12">GPLEV1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a4ad703c249edff585c1dea94e677d77e">GPLEV1_OFF</a>)</td></tr>
<tr class="memdesc:ac3ea57608fc0ea4a3c20494d6a65cf12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level Register 1 (ports 32-53): each bit reflects the high/low status of the corresponding port in input mode. <br /></td></tr>
<tr class="separator:ac3ea57608fc0ea4a3c20494d6a65cf12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:af3fae1d9c38f56d82a6927b2ec3cd62c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3fae1d9c38f56d82a6927b2ec3cd62c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#af3fae1d9c38f56d82a6927b2ec3cd62c">GPEDS0_OFF</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:af3fae1d9c38f56d82a6927b2ec3cd62c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event detect status register 0 (ports 0-31): each bit says if an event has been detectd on the corresponding port. <br /></td></tr>
<tr class="separator:af3fae1d9c38f56d82a6927b2ec3cd62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac730894c9e66741568c931f69e79972"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac730894c9e66741568c931f69e79972"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#aac730894c9e66741568c931f69e79972">GPEDS0_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#af3fae1d9c38f56d82a6927b2ec3cd62c">GPEDS0_OFF</a>)</td></tr>
<tr class="memdesc:aac730894c9e66741568c931f69e79972"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event detect status register 0 (ports 0-31): each bit says if an event has been detectd on the corresponding port. <br /></td></tr>
<tr class="separator:aac730894c9e66741568c931f69e79972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ac1f7e03a20eb90122eccafb9f47c7787"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1f7e03a20eb90122eccafb9f47c7787"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#ac1f7e03a20eb90122eccafb9f47c7787">GPEDS1_OFF</a>&#160;&#160;&#160;0x44</td></tr>
<tr class="memdesc:ac1f7e03a20eb90122eccafb9f47c7787"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event detect status register 1 (ports 32-53): each bit says if an event has been detectd on the corresponding port. <br /></td></tr>
<tr class="separator:ac1f7e03a20eb90122eccafb9f47c7787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610634041258aa3fed4d3284999ccf55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a610634041258aa3fed4d3284999ccf55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a610634041258aa3fed4d3284999ccf55">GPEDS1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#ac1f7e03a20eb90122eccafb9f47c7787">GPEDS1_OFF</a>)</td></tr>
<tr class="memdesc:a610634041258aa3fed4d3284999ccf55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event detect status register 1 (ports 32-53): each bit says if an event has been detectd on the corresponding port. <br /></td></tr>
<tr class="separator:a610634041258aa3fed4d3284999ccf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ac2bb4bb7b89a89c25768aae3d4eb7cdf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2bb4bb7b89a89c25768aae3d4eb7cdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#ac2bb4bb7b89a89c25768aae3d4eb7cdf">GPREN0_OFF</a>&#160;&#160;&#160;0x4C</td></tr>
<tr class="memdesc:ac2bb4bb7b89a89c25768aae3d4eb7cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin rising edge detect enable registers (ports 0-31) <br /></td></tr>
<tr class="separator:ac2bb4bb7b89a89c25768aae3d4eb7cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c0e8f0e064e6a9aa5f12b00f2086fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03c0e8f0e064e6a9aa5f12b00f2086fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a03c0e8f0e064e6a9aa5f12b00f2086fa">GPREN0_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#ac2bb4bb7b89a89c25768aae3d4eb7cdf">GPREN0_OFF</a>)</td></tr>
<tr class="memdesc:a03c0e8f0e064e6a9aa5f12b00f2086fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin rising edge detect enable registers (ports 0-31) <br /></td></tr>
<tr class="separator:a03c0e8f0e064e6a9aa5f12b00f2086fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a75087ec23d9f6fd3c0ba5e386a5569bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75087ec23d9f6fd3c0ba5e386a5569bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a75087ec23d9f6fd3c0ba5e386a5569bb">GPREN1_OFF</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="memdesc:a75087ec23d9f6fd3c0ba5e386a5569bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin rising edge detect enable registers (ports 32-53) <br /></td></tr>
<tr class="separator:a75087ec23d9f6fd3c0ba5e386a5569bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab620b0344b6c724f072318efe8e78769"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab620b0344b6c724f072318efe8e78769"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#ab620b0344b6c724f072318efe8e78769">GPREN1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a75087ec23d9f6fd3c0ba5e386a5569bb">GPREN1_OFF</a>)</td></tr>
<tr class="memdesc:ab620b0344b6c724f072318efe8e78769"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin rising edge detect enable registers (ports 32-53) <br /></td></tr>
<tr class="separator:ab620b0344b6c724f072318efe8e78769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:aa431fc03de203ba101f38a3902b1c46d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa431fc03de203ba101f38a3902b1c46d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#aa431fc03de203ba101f38a3902b1c46d">GPFEN0_OFF</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="memdesc:aa431fc03de203ba101f38a3902b1c46d"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin falling edge detect enable registers (ports 0-31) <br /></td></tr>
<tr class="separator:aa431fc03de203ba101f38a3902b1c46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca7dfeade73ae041ba397b98ea0fcf7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ca7dfeade73ae041ba397b98ea0fcf7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a0ca7dfeade73ae041ba397b98ea0fcf7">GPFEN0_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#aa431fc03de203ba101f38a3902b1c46d">GPFEN0_OFF</a>)</td></tr>
<tr class="memdesc:a0ca7dfeade73ae041ba397b98ea0fcf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin falling edge detect enable registers (ports 0-31) <br /></td></tr>
<tr class="separator:a0ca7dfeade73ae041ba397b98ea0fcf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a0047a35da24a5e8afc64cd43f48ebf09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0047a35da24a5e8afc64cd43f48ebf09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a0047a35da24a5e8afc64cd43f48ebf09">GPFEN1_OFF</a>&#160;&#160;&#160;0x5C</td></tr>
<tr class="memdesc:a0047a35da24a5e8afc64cd43f48ebf09"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin falling edge detect enable registers (ports 32-53) <br /></td></tr>
<tr class="separator:a0047a35da24a5e8afc64cd43f48ebf09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb8948a30b9f087a18a85eceafe060a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0eb8948a30b9f087a18a85eceafe060a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a0eb8948a30b9f087a18a85eceafe060a">GPFEN1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a0047a35da24a5e8afc64cd43f48ebf09">GPFEN1_OFF</a>)</td></tr>
<tr class="memdesc:a0eb8948a30b9f087a18a85eceafe060a"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin falling edge detect enable registers (ports 32-53) <br /></td></tr>
<tr class="separator:a0eb8948a30b9f087a18a85eceafe060a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a6000aba653b31c29ee1984f8d35d2dc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6000aba653b31c29ee1984f8d35d2dc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a6000aba653b31c29ee1984f8d35d2dc2">GPHEN0_OFF</a>&#160;&#160;&#160;0x64</td></tr>
<tr class="memdesc:a6000aba653b31c29ee1984f8d35d2dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin high detect registers (ports 0-31) <br /></td></tr>
<tr class="separator:a6000aba653b31c29ee1984f8d35d2dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361081dcd1932a04444193da655ed47a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a361081dcd1932a04444193da655ed47a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a361081dcd1932a04444193da655ed47a">GPHEN0_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a6000aba653b31c29ee1984f8d35d2dc2">GPHEN0_OFF</a>)</td></tr>
<tr class="memdesc:a361081dcd1932a04444193da655ed47a"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin high detect registers (ports 0-31) <br /></td></tr>
<tr class="separator:a361081dcd1932a04444193da655ed47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a031a6125841d8b6dc086ae2c860fe9be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a031a6125841d8b6dc086ae2c860fe9be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a031a6125841d8b6dc086ae2c860fe9be">GPHEN1_OFF</a>&#160;&#160;&#160;0x68</td></tr>
<tr class="memdesc:a031a6125841d8b6dc086ae2c860fe9be"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin high detect registers (ports 32-53) <br /></td></tr>
<tr class="separator:a031a6125841d8b6dc086ae2c860fe9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f04eb3b27895ff02c6cd195bfb18d20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f04eb3b27895ff02c6cd195bfb18d20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a5f04eb3b27895ff02c6cd195bfb18d20">GPHEN1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a031a6125841d8b6dc086ae2c860fe9be">GPHEN1_OFF</a>)</td></tr>
<tr class="memdesc:a5f04eb3b27895ff02c6cd195bfb18d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin high detect registers (ports 32-53) <br /></td></tr>
<tr class="separator:a5f04eb3b27895ff02c6cd195bfb18d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a1188605c9bc16f9fd59563e0d2a3c7b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1188605c9bc16f9fd59563e0d2a3c7b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a1188605c9bc16f9fd59563e0d2a3c7b9">GPLEN0_OFF</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="memdesc:a1188605c9bc16f9fd59563e0d2a3c7b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin low detect registers (ports 0-31) <br /></td></tr>
<tr class="separator:a1188605c9bc16f9fd59563e0d2a3c7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd17cccb574acb281a5140a0ca7300a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dd17cccb574acb281a5140a0ca7300a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a8dd17cccb574acb281a5140a0ca7300a">GPLEN0_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a1188605c9bc16f9fd59563e0d2a3c7b9">GPLEN0_OFF</a>)</td></tr>
<tr class="memdesc:a8dd17cccb574acb281a5140a0ca7300a"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin low detect registers (ports 0-31) <br /></td></tr>
<tr class="separator:a8dd17cccb574acb281a5140a0ca7300a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:aca5cb6075f32c20a533657349ddf4ed6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca5cb6075f32c20a533657349ddf4ed6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#aca5cb6075f32c20a533657349ddf4ed6">GPLEN1_OFF</a>&#160;&#160;&#160;0x74</td></tr>
<tr class="memdesc:aca5cb6075f32c20a533657349ddf4ed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin low detect registers (ports 32-53) <br /></td></tr>
<tr class="separator:aca5cb6075f32c20a533657349ddf4ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6811e3edd861279438adbd850b87f0ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6811e3edd861279438adbd850b87f0ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a6811e3edd861279438adbd850b87f0ff">GPLEN1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#aca5cb6075f32c20a533657349ddf4ed6">GPLEN1_OFF</a>)</td></tr>
<tr class="memdesc:a6811e3edd861279438adbd850b87f0ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin low detect registers (ports 32-53) <br /></td></tr>
<tr class="separator:a6811e3edd861279438adbd850b87f0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a6112e62c0b5aea3c362751720cc7bd4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6112e62c0b5aea3c362751720cc7bd4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a6112e62c0b5aea3c362751720cc7bd4f">GPAREN0_OFF</a>&#160;&#160;&#160;0x7C</td></tr>
<tr class="memdesc:a6112e62c0b5aea3c362751720cc7bd4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin async rising edge detect registers (ports 0-31) <br /></td></tr>
<tr class="separator:a6112e62c0b5aea3c362751720cc7bd4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686a393c71e4ca69ad619270c9a5125b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a686a393c71e4ca69ad619270c9a5125b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a686a393c71e4ca69ad619270c9a5125b">GPAREN0_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a6112e62c0b5aea3c362751720cc7bd4f">GPAREN0_OFF</a>)</td></tr>
<tr class="memdesc:a686a393c71e4ca69ad619270c9a5125b"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin async rising edge detect registers (ports 0-31) <br /></td></tr>
<tr class="separator:a686a393c71e4ca69ad619270c9a5125b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a56858608915a864622e9051739809c96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56858608915a864622e9051739809c96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a56858608915a864622e9051739809c96">GPAREN1_OFF</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:a56858608915a864622e9051739809c96"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin async rising edge detect registers (ports 32-53) <br /></td></tr>
<tr class="separator:a56858608915a864622e9051739809c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d7a6e7878c2d5ca8103514ea18a2168"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d7a6e7878c2d5ca8103514ea18a2168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a0d7a6e7878c2d5ca8103514ea18a2168">GPAREN1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a56858608915a864622e9051739809c96">GPAREN1_OFF</a>)</td></tr>
<tr class="memdesc:a0d7a6e7878c2d5ca8103514ea18a2168"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin async rising edge detect registers (ports 32-53) <br /></td></tr>
<tr class="separator:a0d7a6e7878c2d5ca8103514ea18a2168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a848bd7974642861f6fa60f4ed9a01630"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a848bd7974642861f6fa60f4ed9a01630"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a848bd7974642861f6fa60f4ed9a01630">GPAFEN0_OFF</a>&#160;&#160;&#160;0x88</td></tr>
<tr class="memdesc:a848bd7974642861f6fa60f4ed9a01630"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin async falling edge detect registers (ports 0-31) <br /></td></tr>
<tr class="separator:a848bd7974642861f6fa60f4ed9a01630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eedcde4491e0e09271a9ff6368621e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4eedcde4491e0e09271a9ff6368621e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a4eedcde4491e0e09271a9ff6368621e1">GPAFEN0_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a848bd7974642861f6fa60f4ed9a01630">GPAFEN0_OFF</a>)</td></tr>
<tr class="memdesc:a4eedcde4491e0e09271a9ff6368621e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin async falling edge detect registers (ports 0-31) <br /></td></tr>
<tr class="separator:a4eedcde4491e0e09271a9ff6368621e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a42c0681068708b362a8fe7cc44b39335"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42c0681068708b362a8fe7cc44b39335"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a42c0681068708b362a8fe7cc44b39335">GPAFEN1_OFF</a>&#160;&#160;&#160;0x8C</td></tr>
<tr class="memdesc:a42c0681068708b362a8fe7cc44b39335"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin async falling edge detect registers (ports 32-53) <br /></td></tr>
<tr class="separator:a42c0681068708b362a8fe7cc44b39335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec897505ded843899f22e64ce062928a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec897505ded843899f22e64ce062928a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#aec897505ded843899f22e64ce062928a">GPAFEN1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a42c0681068708b362a8fe7cc44b39335">GPAFEN1_OFF</a>)</td></tr>
<tr class="memdesc:aec897505ded843899f22e64ce062928a"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin async falling edge detect registers (ports 32-53) <br /></td></tr>
<tr class="separator:aec897505ded843899f22e64ce062928a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a2ca23ef3801ec5a9984386bffb967cec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ca23ef3801ec5a9984386bffb967cec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a2ca23ef3801ec5a9984386bffb967cec">GPPUD_OFF</a>&#160;&#160;&#160;0x94</td></tr>
<tr class="memdesc:a2ca23ef3801ec5a9984386bffb967cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">pullup pulldown enable registers (see documentation: BCM2835 arm peripherals page 101) <br /></td></tr>
<tr class="separator:a2ca23ef3801ec5a9984386bffb967cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac13a3d06290d0f5916e0f6845ccfcb68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac13a3d06290d0f5916e0f6845ccfcb68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#ac13a3d06290d0f5916e0f6845ccfcb68">GPPUD_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a2ca23ef3801ec5a9984386bffb967cec">GPPUD_OFF</a>)</td></tr>
<tr class="memdesc:ac13a3d06290d0f5916e0f6845ccfcb68"><td class="mdescLeft">&#160;</td><td class="mdescRight">pullup pulldown enable registers (see documentation: BCM2835 arm peripherals page 101) <br /></td></tr>
<tr class="separator:ac13a3d06290d0f5916e0f6845ccfcb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a87b36b91b97d3289ea8211b4a6d6617e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87b36b91b97d3289ea8211b4a6d6617e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#a87b36b91b97d3289ea8211b4a6d6617e">GPPUDCLK0_OFF</a>&#160;&#160;&#160;0x98</td></tr>
<tr class="memdesc:a87b36b91b97d3289ea8211b4a6d6617e"><td class="mdescLeft">&#160;</td><td class="mdescRight">pullup pulldown enable clock registers (ports 0-31) (see documentation: BCM2835 arm peripherals page 101) <br /></td></tr>
<tr class="separator:a87b36b91b97d3289ea8211b4a6d6617e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b5ff91af8f6eb41e682eff12ea89b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6b5ff91af8f6eb41e682eff12ea89b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#aa6b5ff91af8f6eb41e682eff12ea89b0">GPPUDCLK0_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#a87b36b91b97d3289ea8211b4a6d6617e">GPPUDCLK0_OFF</a>)</td></tr>
<tr class="memdesc:aa6b5ff91af8f6eb41e682eff12ea89b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">pullup pulldown enable clock registers (ports 0-31) (see documentation: BCM2835 arm peripherals page 101) <br /></td></tr>
<tr class="separator:aa6b5ff91af8f6eb41e682eff12ea89b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:aa815865688a05c4ab08b49c12d2b3aee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa815865688a05c4ab08b49c12d2b3aee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#aa815865688a05c4ab08b49c12d2b3aee">GPPUDCLK1_OFF</a>&#160;&#160;&#160;0x9C</td></tr>
<tr class="memdesc:aa815865688a05c4ab08b49c12d2b3aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">pullup pulldown enable clock registers (ports 32-53) (see documentation: BCM2835 arm peripherals page 101) <br /></td></tr>
<tr class="separator:aa815865688a05c4ab08b49c12d2b3aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaabcaab49224ad611cf95492b3681f96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaabcaab49224ad611cf95492b3681f96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="gpio__internal_8h.html#aaabcaab49224ad611cf95492b3681f96">GPPUDCLK1_ADDR_PHYS</a>&#160;&#160;&#160;(<a class="el" href="gpio__internal_8h.html#a1eec879d7dba3961e231918564a4b160">GPIO_BASE_ADDR_PHYS</a>+<a class="el" href="gpio__internal_8h.html#aa815865688a05c4ab08b49c12d2b3aee">GPPUDCLK1_OFF</a>)</td></tr>
<tr class="memdesc:aaabcaab49224ad611cf95492b3681f96"><td class="mdescLeft">&#160;</td><td class="mdescRight">pullup pulldown enable clock registers (ports 32-53) (see documentation: BCM2835 arm peripherals page 101) <br /></td></tr>
<tr class="separator:aaabcaab49224ad611cf95492b3681f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Helper macros for the gpio peripheral. Used internally by the library. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
