
comparator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca78  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  0800cc00  0800cc00  0001cc00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cca8  0800cca8  000200b4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cca8  0800cca8  0001cca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ccb0  0800ccb0  000200b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ccb0  0800ccb0  0001ccb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ccb4  0800ccb4  0001ccb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  0800ccb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ac8  200000b4  0800cd6c  000200b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b7c  0800cd6c  00020b7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d36c  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005090  00000000  00000000  0004d450  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000023f8  00000000  00000000  000524e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000021b8  00000000  00000000  000548d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000309dc  00000000  00000000  00056a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001e5da  00000000  00000000  0008746c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011a827  00000000  00000000  000a5a46  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c026d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009cfc  00000000  00000000  001c02e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b4 	.word	0x200000b4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800cbe8 	.word	0x0800cbe8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000b8 	.word	0x200000b8
 80001c4:	0800cbe8 	.word	0x0800cbe8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_uldivmod>:
 8000ac4:	b953      	cbnz	r3, 8000adc <__aeabi_uldivmod+0x18>
 8000ac6:	b94a      	cbnz	r2, 8000adc <__aeabi_uldivmod+0x18>
 8000ac8:	2900      	cmp	r1, #0
 8000aca:	bf08      	it	eq
 8000acc:	2800      	cmpeq	r0, #0
 8000ace:	bf1c      	itt	ne
 8000ad0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ad4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad8:	f000 b972 	b.w	8000dc0 <__aeabi_idiv0>
 8000adc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae4:	f000 f806 	bl	8000af4 <__udivmoddi4>
 8000ae8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr

08000af4 <__udivmoddi4>:
 8000af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af8:	9e08      	ldr	r6, [sp, #32]
 8000afa:	4604      	mov	r4, r0
 8000afc:	4688      	mov	r8, r1
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d14b      	bne.n	8000b9a <__udivmoddi4+0xa6>
 8000b02:	428a      	cmp	r2, r1
 8000b04:	4615      	mov	r5, r2
 8000b06:	d967      	bls.n	8000bd8 <__udivmoddi4+0xe4>
 8000b08:	fab2 f282 	clz	r2, r2
 8000b0c:	b14a      	cbz	r2, 8000b22 <__udivmoddi4+0x2e>
 8000b0e:	f1c2 0720 	rsb	r7, r2, #32
 8000b12:	fa01 f302 	lsl.w	r3, r1, r2
 8000b16:	fa20 f707 	lsr.w	r7, r0, r7
 8000b1a:	4095      	lsls	r5, r2
 8000b1c:	ea47 0803 	orr.w	r8, r7, r3
 8000b20:	4094      	lsls	r4, r2
 8000b22:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b26:	0c23      	lsrs	r3, r4, #16
 8000b28:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b2c:	fa1f fc85 	uxth.w	ip, r5
 8000b30:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b34:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b38:	fb07 f10c 	mul.w	r1, r7, ip
 8000b3c:	4299      	cmp	r1, r3
 8000b3e:	d909      	bls.n	8000b54 <__udivmoddi4+0x60>
 8000b40:	18eb      	adds	r3, r5, r3
 8000b42:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b46:	f080 811b 	bcs.w	8000d80 <__udivmoddi4+0x28c>
 8000b4a:	4299      	cmp	r1, r3
 8000b4c:	f240 8118 	bls.w	8000d80 <__udivmoddi4+0x28c>
 8000b50:	3f02      	subs	r7, #2
 8000b52:	442b      	add	r3, r5
 8000b54:	1a5b      	subs	r3, r3, r1
 8000b56:	b2a4      	uxth	r4, r4
 8000b58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b64:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b68:	45a4      	cmp	ip, r4
 8000b6a:	d909      	bls.n	8000b80 <__udivmoddi4+0x8c>
 8000b6c:	192c      	adds	r4, r5, r4
 8000b6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b72:	f080 8107 	bcs.w	8000d84 <__udivmoddi4+0x290>
 8000b76:	45a4      	cmp	ip, r4
 8000b78:	f240 8104 	bls.w	8000d84 <__udivmoddi4+0x290>
 8000b7c:	3802      	subs	r0, #2
 8000b7e:	442c      	add	r4, r5
 8000b80:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b84:	eba4 040c 	sub.w	r4, r4, ip
 8000b88:	2700      	movs	r7, #0
 8000b8a:	b11e      	cbz	r6, 8000b94 <__udivmoddi4+0xa0>
 8000b8c:	40d4      	lsrs	r4, r2
 8000b8e:	2300      	movs	r3, #0
 8000b90:	e9c6 4300 	strd	r4, r3, [r6]
 8000b94:	4639      	mov	r1, r7
 8000b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9a:	428b      	cmp	r3, r1
 8000b9c:	d909      	bls.n	8000bb2 <__udivmoddi4+0xbe>
 8000b9e:	2e00      	cmp	r6, #0
 8000ba0:	f000 80eb 	beq.w	8000d7a <__udivmoddi4+0x286>
 8000ba4:	2700      	movs	r7, #0
 8000ba6:	e9c6 0100 	strd	r0, r1, [r6]
 8000baa:	4638      	mov	r0, r7
 8000bac:	4639      	mov	r1, r7
 8000bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb2:	fab3 f783 	clz	r7, r3
 8000bb6:	2f00      	cmp	r7, #0
 8000bb8:	d147      	bne.n	8000c4a <__udivmoddi4+0x156>
 8000bba:	428b      	cmp	r3, r1
 8000bbc:	d302      	bcc.n	8000bc4 <__udivmoddi4+0xd0>
 8000bbe:	4282      	cmp	r2, r0
 8000bc0:	f200 80fa 	bhi.w	8000db8 <__udivmoddi4+0x2c4>
 8000bc4:	1a84      	subs	r4, r0, r2
 8000bc6:	eb61 0303 	sbc.w	r3, r1, r3
 8000bca:	2001      	movs	r0, #1
 8000bcc:	4698      	mov	r8, r3
 8000bce:	2e00      	cmp	r6, #0
 8000bd0:	d0e0      	beq.n	8000b94 <__udivmoddi4+0xa0>
 8000bd2:	e9c6 4800 	strd	r4, r8, [r6]
 8000bd6:	e7dd      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000bd8:	b902      	cbnz	r2, 8000bdc <__udivmoddi4+0xe8>
 8000bda:	deff      	udf	#255	; 0xff
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	2a00      	cmp	r2, #0
 8000be2:	f040 808f 	bne.w	8000d04 <__udivmoddi4+0x210>
 8000be6:	1b49      	subs	r1, r1, r5
 8000be8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bec:	fa1f f885 	uxth.w	r8, r5
 8000bf0:	2701      	movs	r7, #1
 8000bf2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bf6:	0c23      	lsrs	r3, r4, #16
 8000bf8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bfc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c00:	fb08 f10c 	mul.w	r1, r8, ip
 8000c04:	4299      	cmp	r1, r3
 8000c06:	d907      	bls.n	8000c18 <__udivmoddi4+0x124>
 8000c08:	18eb      	adds	r3, r5, r3
 8000c0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x122>
 8000c10:	4299      	cmp	r1, r3
 8000c12:	f200 80cd 	bhi.w	8000db0 <__udivmoddi4+0x2bc>
 8000c16:	4684      	mov	ip, r0
 8000c18:	1a59      	subs	r1, r3, r1
 8000c1a:	b2a3      	uxth	r3, r4
 8000c1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c20:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c24:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c28:	fb08 f800 	mul.w	r8, r8, r0
 8000c2c:	45a0      	cmp	r8, r4
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x14c>
 8000c30:	192c      	adds	r4, r5, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x14a>
 8000c38:	45a0      	cmp	r8, r4
 8000c3a:	f200 80b6 	bhi.w	8000daa <__udivmoddi4+0x2b6>
 8000c3e:	4618      	mov	r0, r3
 8000c40:	eba4 0408 	sub.w	r4, r4, r8
 8000c44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c48:	e79f      	b.n	8000b8a <__udivmoddi4+0x96>
 8000c4a:	f1c7 0c20 	rsb	ip, r7, #32
 8000c4e:	40bb      	lsls	r3, r7
 8000c50:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c54:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c58:	fa01 f407 	lsl.w	r4, r1, r7
 8000c5c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c60:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c64:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c68:	4325      	orrs	r5, r4
 8000c6a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c6e:	0c2c      	lsrs	r4, r5, #16
 8000c70:	fb08 3319 	mls	r3, r8, r9, r3
 8000c74:	fa1f fa8e 	uxth.w	sl, lr
 8000c78:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c7c:	fb09 f40a 	mul.w	r4, r9, sl
 8000c80:	429c      	cmp	r4, r3
 8000c82:	fa02 f207 	lsl.w	r2, r2, r7
 8000c86:	fa00 f107 	lsl.w	r1, r0, r7
 8000c8a:	d90b      	bls.n	8000ca4 <__udivmoddi4+0x1b0>
 8000c8c:	eb1e 0303 	adds.w	r3, lr, r3
 8000c90:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c94:	f080 8087 	bcs.w	8000da6 <__udivmoddi4+0x2b2>
 8000c98:	429c      	cmp	r4, r3
 8000c9a:	f240 8084 	bls.w	8000da6 <__udivmoddi4+0x2b2>
 8000c9e:	f1a9 0902 	sub.w	r9, r9, #2
 8000ca2:	4473      	add	r3, lr
 8000ca4:	1b1b      	subs	r3, r3, r4
 8000ca6:	b2ad      	uxth	r5, r5
 8000ca8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cac:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cb4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cb8:	45a2      	cmp	sl, r4
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1da>
 8000cbc:	eb1e 0404 	adds.w	r4, lr, r4
 8000cc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cc4:	d26b      	bcs.n	8000d9e <__udivmoddi4+0x2aa>
 8000cc6:	45a2      	cmp	sl, r4
 8000cc8:	d969      	bls.n	8000d9e <__udivmoddi4+0x2aa>
 8000cca:	3802      	subs	r0, #2
 8000ccc:	4474      	add	r4, lr
 8000cce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cd2:	fba0 8902 	umull	r8, r9, r0, r2
 8000cd6:	eba4 040a 	sub.w	r4, r4, sl
 8000cda:	454c      	cmp	r4, r9
 8000cdc:	46c2      	mov	sl, r8
 8000cde:	464b      	mov	r3, r9
 8000ce0:	d354      	bcc.n	8000d8c <__udivmoddi4+0x298>
 8000ce2:	d051      	beq.n	8000d88 <__udivmoddi4+0x294>
 8000ce4:	2e00      	cmp	r6, #0
 8000ce6:	d069      	beq.n	8000dbc <__udivmoddi4+0x2c8>
 8000ce8:	ebb1 050a 	subs.w	r5, r1, sl
 8000cec:	eb64 0403 	sbc.w	r4, r4, r3
 8000cf0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cf4:	40fd      	lsrs	r5, r7
 8000cf6:	40fc      	lsrs	r4, r7
 8000cf8:	ea4c 0505 	orr.w	r5, ip, r5
 8000cfc:	e9c6 5400 	strd	r5, r4, [r6]
 8000d00:	2700      	movs	r7, #0
 8000d02:	e747      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d04:	f1c2 0320 	rsb	r3, r2, #32
 8000d08:	fa20 f703 	lsr.w	r7, r0, r3
 8000d0c:	4095      	lsls	r5, r2
 8000d0e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d12:	fa21 f303 	lsr.w	r3, r1, r3
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	4338      	orrs	r0, r7
 8000d1c:	0c01      	lsrs	r1, r0, #16
 8000d1e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d22:	fa1f f885 	uxth.w	r8, r5
 8000d26:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d2e:	fb07 f308 	mul.w	r3, r7, r8
 8000d32:	428b      	cmp	r3, r1
 8000d34:	fa04 f402 	lsl.w	r4, r4, r2
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x256>
 8000d3a:	1869      	adds	r1, r5, r1
 8000d3c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d40:	d22f      	bcs.n	8000da2 <__udivmoddi4+0x2ae>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d92d      	bls.n	8000da2 <__udivmoddi4+0x2ae>
 8000d46:	3f02      	subs	r7, #2
 8000d48:	4429      	add	r1, r5
 8000d4a:	1acb      	subs	r3, r1, r3
 8000d4c:	b281      	uxth	r1, r0
 8000d4e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d52:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb00 f308 	mul.w	r3, r0, r8
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d907      	bls.n	8000d72 <__udivmoddi4+0x27e>
 8000d62:	1869      	adds	r1, r5, r1
 8000d64:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d68:	d217      	bcs.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d915      	bls.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	4429      	add	r1, r5
 8000d72:	1ac9      	subs	r1, r1, r3
 8000d74:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d78:	e73b      	b.n	8000bf2 <__udivmoddi4+0xfe>
 8000d7a:	4637      	mov	r7, r6
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	e709      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d80:	4607      	mov	r7, r0
 8000d82:	e6e7      	b.n	8000b54 <__udivmoddi4+0x60>
 8000d84:	4618      	mov	r0, r3
 8000d86:	e6fb      	b.n	8000b80 <__udivmoddi4+0x8c>
 8000d88:	4541      	cmp	r1, r8
 8000d8a:	d2ab      	bcs.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d8c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d90:	eb69 020e 	sbc.w	r2, r9, lr
 8000d94:	3801      	subs	r0, #1
 8000d96:	4613      	mov	r3, r2
 8000d98:	e7a4      	b.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d9a:	4660      	mov	r0, ip
 8000d9c:	e7e9      	b.n	8000d72 <__udivmoddi4+0x27e>
 8000d9e:	4618      	mov	r0, r3
 8000da0:	e795      	b.n	8000cce <__udivmoddi4+0x1da>
 8000da2:	4667      	mov	r7, ip
 8000da4:	e7d1      	b.n	8000d4a <__udivmoddi4+0x256>
 8000da6:	4681      	mov	r9, r0
 8000da8:	e77c      	b.n	8000ca4 <__udivmoddi4+0x1b0>
 8000daa:	3802      	subs	r0, #2
 8000dac:	442c      	add	r4, r5
 8000dae:	e747      	b.n	8000c40 <__udivmoddi4+0x14c>
 8000db0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000db4:	442b      	add	r3, r5
 8000db6:	e72f      	b.n	8000c18 <__udivmoddi4+0x124>
 8000db8:	4638      	mov	r0, r7
 8000dba:	e708      	b.n	8000bce <__udivmoddi4+0xda>
 8000dbc:	4637      	mov	r7, r6
 8000dbe:	e6e9      	b.n	8000b94 <__udivmoddi4+0xa0>

08000dc0 <__aeabi_idiv0>:
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop

08000dc4 <Fast_Config>:

    while(1);
}
*/
void Fast_Config(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b098      	sub	sp, #96	; 0x60
 8000dc8:	af00      	add	r7, sp, #0
  /* oscillator and clocks configs */
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dca:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
 8000dd8:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dda:	f107 0308 	add.w	r3, r7, #8
 8000dde:	2244      	movs	r2, #68	; 0x44
 8000de0:	2100      	movs	r1, #0
 8000de2:	4618      	mov	r0, r3
 8000de4:	f00b fe3e 	bl	800ca64 <memset>
  /* The voltage scaling allows optimising the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de8:	4b29      	ldr	r3, [pc, #164]	; (8000e90 <Fast_Config+0xcc>)
 8000dea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dec:	4a28      	ldr	r2, [pc, #160]	; (8000e90 <Fast_Config+0xcc>)
 8000dee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000df2:	6593      	str	r3, [r2, #88]	; 0x58
 8000df4:	4b26      	ldr	r3, [pc, #152]	; (8000e90 <Fast_Config+0xcc>)
 8000df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dfc:	607b      	str	r3, [r7, #4]
 8000dfe:	687b      	ldr	r3, [r7, #4]

  if(HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e00:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e04:	f005 fc40 	bl	8006688 <HAL_PWREx_ControlVoltageScaling>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <Fast_Config+0x4e>
  {
    /* Initialisation Error */
    Error_Handler();
 8000e0e:	f001 f847 	bl	8001ea0 <Error_Handler>
  }

  /* Disable Power Control clock */
  __HAL_RCC_PWR_CLK_DISABLE();
 8000e12:	4b1f      	ldr	r3, [pc, #124]	; (8000e90 <Fast_Config+0xcc>)
 8000e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e16:	4a1e      	ldr	r2, [pc, #120]	; (8000e90 <Fast_Config+0xcc>)
 8000e18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e1c:	6593      	str	r3, [r2, #88]	; 0x58

  /* 80 Mhz from PLL with MSI 8Mhz as source clock */
  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000e1e:	2310      	movs	r3, #16
 8000e20:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000e22:	2301      	movs	r3, #1
 8000e24:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;   /* 8 Mhz */
 8000e26:	2370      	movs	r3, #112	; 0x70
 8000e28:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000e32:	2301      	movs	r3, #1
 8000e34:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e36:	2301      	movs	r3, #1
 8000e38:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000e3a:	2314      	movs	r3, #20
 8000e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = 7;
 8000e42:	2307      	movs	r3, #7
 8000e44:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e46:	2304      	movs	r3, #4
 8000e48:	647b      	str	r3, [r7, #68]	; 0x44
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e4a:	f107 0308 	add.w	r3, r7, #8
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f005 fd48 	bl	80068e4 <HAL_RCC_OscConfig>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <Fast_Config+0x9a>
  {
    /* Initialisation Error */
    Error_Handler();
 8000e5a:	f001 f821 	bl	8001ea0 <Error_Handler>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000e5e:	230f      	movs	r3, #15
 8000e60:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e62:	2303      	movs	r3, #3
 8000e64:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e66:	2300      	movs	r3, #0
 8000e68:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e72:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000e76:	2104      	movs	r1, #4
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f006 f8e3 	bl	8007044 <HAL_RCC_ClockConfig>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <Fast_Config+0xc4>
  {
    /* Initialisation Error */
    Error_Handler();
 8000e84:	f001 f80c 	bl	8001ea0 <Error_Handler>
  }
}
 8000e88:	bf00      	nop
 8000e8a:	3760      	adds	r7, #96	; 0x60
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40021000 	.word	0x40021000

08000e94 <LCDinit>:
#include "display.h"

int menuChoice = 1;

void LCDinit(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
	// initialise joystick
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9a:	4b09      	ldr	r3, [pc, #36]	; (8000ec0 <LCDinit+0x2c>)
 8000e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e9e:	4a08      	ldr	r2, [pc, #32]	; (8000ec0 <LCDinit+0x2c>)
 8000ea0:	f043 0301 	orr.w	r3, r3, #1
 8000ea4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ea6:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <LCDinit+0x2c>)
 8000ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	687b      	ldr	r3, [r7, #4]

	BSP_JOY_Init(JOY_MODE_GPIO);
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f001 fba6 	bl	8002604 <BSP_JOY_Init>
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	00000000 	.word	0x00000000

08000ec8 <ValueDisplay>:
	 char display[6] = {'T','o','o','B','i','g'};
	 BSP_LCD_GLASS_DisplayString(&display);
}

void ValueDisplay(double value, int choice)
{
 8000ec8:	b5b0      	push	{r4, r5, r7, lr}
 8000eca:	b08a      	sub	sp, #40	; 0x28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	ed87 0b02 	vstr	d0, [r7, #8]
 8000ed2:	6078      	str	r0, [r7, #4]
	int digit3;
	int digit4;


	//too large number
	if(value >= 1500)
 8000ed4:	a3ca      	add	r3, pc, #808	; (adr r3, 8001200 <ValueDisplay+0x338>)
 8000ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eda:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ede:	f7ff fdb5 	bl	8000a4c <__aeabi_dcmpge>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d011      	beq.n	8000f0c <ValueDisplay+0x44>
	{
		lcd[0] = (uint8_t) ('T');
 8000ee8:	2354      	movs	r3, #84	; 0x54
 8000eea:	743b      	strb	r3, [r7, #16]
		lcd[1] = (uint8_t) ('O');
 8000eec:	234f      	movs	r3, #79	; 0x4f
 8000eee:	747b      	strb	r3, [r7, #17]
		lcd[2] = (uint8_t) ('O');
 8000ef0:	234f      	movs	r3, #79	; 0x4f
 8000ef2:	74bb      	strb	r3, [r7, #18]
		lcd[3] = (uint8_t) ('B');
 8000ef4:	2342      	movs	r3, #66	; 0x42
 8000ef6:	74fb      	strb	r3, [r7, #19]
		lcd[4] = (uint8_t) ('I');
 8000ef8:	2349      	movs	r3, #73	; 0x49
 8000efa:	753b      	strb	r3, [r7, #20]
		lcd[5] = (uint8_t) ('G');
 8000efc:	2347      	movs	r3, #71	; 0x47
 8000efe:	757b      	strb	r3, [r7, #21]
		BSP_LCD_GLASS_DisplayString(&lcd);
 8000f00:	f107 0310 	add.w	r3, r7, #16
 8000f04:	4618      	mov	r0, r3
 8000f06:	f001 fc91 	bl	800282c <BSP_LCD_GLASS_DisplayString>
 8000f0a:	e1c9      	b.n	80012a0 <ValueDisplay+0x3d8>
		return;
	}
	else
	{
		switch(menuChoice)
 8000f0c:	4bb8      	ldr	r3, [pc, #736]	; (80011f0 <ValueDisplay+0x328>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	f000 80c0 	beq.w	8001096 <ValueDisplay+0x1ce>
 8000f16:	2b03      	cmp	r3, #3
 8000f18:	f000 810d 	beq.w	8001136 <ValueDisplay+0x26e>
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	f040 8173 	bne.w	8001208 <ValueDisplay+0x340>
			{
			case 1:
				digit1 = value / 1000;
 8000f22:	f04f 0200 	mov.w	r2, #0
 8000f26:	4bb3      	ldr	r3, [pc, #716]	; (80011f4 <ValueDisplay+0x32c>)
 8000f28:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f2c:	f7ff fc32 	bl	8000794 <__aeabi_ddiv>
 8000f30:	4603      	mov	r3, r0
 8000f32:	460c      	mov	r4, r1
 8000f34:	4618      	mov	r0, r3
 8000f36:	4621      	mov	r1, r4
 8000f38:	f7ff fd9c 	bl	8000a74 <__aeabi_d2iz>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = (value - digit1 * 1000) / 100;
 8000f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f42:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f46:	fb02 f303 	mul.w	r3, r2, r3
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff fa8e 	bl	800046c <__aeabi_i2d>
 8000f50:	4603      	mov	r3, r0
 8000f52:	460c      	mov	r4, r1
 8000f54:	461a      	mov	r2, r3
 8000f56:	4623      	mov	r3, r4
 8000f58:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f5c:	f7ff f938 	bl	80001d0 <__aeabi_dsub>
 8000f60:	4603      	mov	r3, r0
 8000f62:	460c      	mov	r4, r1
 8000f64:	4618      	mov	r0, r3
 8000f66:	4621      	mov	r1, r4
 8000f68:	f04f 0200 	mov.w	r2, #0
 8000f6c:	4ba2      	ldr	r3, [pc, #648]	; (80011f8 <ValueDisplay+0x330>)
 8000f6e:	f7ff fc11 	bl	8000794 <__aeabi_ddiv>
 8000f72:	4603      	mov	r3, r0
 8000f74:	460c      	mov	r4, r1
 8000f76:	4618      	mov	r0, r3
 8000f78:	4621      	mov	r1, r4
 8000f7a:	f7ff fd7b 	bl	8000a74 <__aeabi_d2iz>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	623b      	str	r3, [r7, #32]
				digit3 = (value - digit1 * 1000 - digit2 * 100) / 10;
 8000f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f84:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f88:	fb02 f303 	mul.w	r3, r2, r3
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff fa6d 	bl	800046c <__aeabi_i2d>
 8000f92:	4603      	mov	r3, r0
 8000f94:	460c      	mov	r4, r1
 8000f96:	461a      	mov	r2, r3
 8000f98:	4623      	mov	r3, r4
 8000f9a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f9e:	f7ff f917 	bl	80001d0 <__aeabi_dsub>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	460c      	mov	r4, r1
 8000fa6:	4625      	mov	r5, r4
 8000fa8:	461c      	mov	r4, r3
 8000faa:	6a3b      	ldr	r3, [r7, #32]
 8000fac:	2264      	movs	r2, #100	; 0x64
 8000fae:	fb02 f303 	mul.w	r3, r2, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff fa5a 	bl	800046c <__aeabi_i2d>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	460b      	mov	r3, r1
 8000fbc:	4620      	mov	r0, r4
 8000fbe:	4629      	mov	r1, r5
 8000fc0:	f7ff f906 	bl	80001d0 <__aeabi_dsub>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	460c      	mov	r4, r1
 8000fc8:	4618      	mov	r0, r3
 8000fca:	4621      	mov	r1, r4
 8000fcc:	f04f 0200 	mov.w	r2, #0
 8000fd0:	4b8a      	ldr	r3, [pc, #552]	; (80011fc <ValueDisplay+0x334>)
 8000fd2:	f7ff fbdf 	bl	8000794 <__aeabi_ddiv>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	460c      	mov	r4, r1
 8000fda:	4618      	mov	r0, r3
 8000fdc:	4621      	mov	r1, r4
 8000fde:	f7ff fd49 	bl	8000a74 <__aeabi_d2iz>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	61fb      	str	r3, [r7, #28]
				digit4 = (value - digit1 * 1000 - digit2 * 100 - digit3 * 10) / 1;
 8000fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fec:	fb02 f303 	mul.w	r3, r2, r3
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff fa3b 	bl	800046c <__aeabi_i2d>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	460c      	mov	r4, r1
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	4623      	mov	r3, r4
 8000ffe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001002:	f7ff f8e5 	bl	80001d0 <__aeabi_dsub>
 8001006:	4603      	mov	r3, r0
 8001008:	460c      	mov	r4, r1
 800100a:	4625      	mov	r5, r4
 800100c:	461c      	mov	r4, r3
 800100e:	6a3b      	ldr	r3, [r7, #32]
 8001010:	2264      	movs	r2, #100	; 0x64
 8001012:	fb02 f303 	mul.w	r3, r2, r3
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff fa28 	bl	800046c <__aeabi_i2d>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	4620      	mov	r0, r4
 8001022:	4629      	mov	r1, r5
 8001024:	f7ff f8d4 	bl	80001d0 <__aeabi_dsub>
 8001028:	4603      	mov	r3, r0
 800102a:	460c      	mov	r4, r1
 800102c:	4625      	mov	r5, r4
 800102e:	461c      	mov	r4, r3
 8001030:	69fa      	ldr	r2, [r7, #28]
 8001032:	4613      	mov	r3, r2
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	4413      	add	r3, r2
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff fa16 	bl	800046c <__aeabi_i2d>
 8001040:	4602      	mov	r2, r0
 8001042:	460b      	mov	r3, r1
 8001044:	4620      	mov	r0, r4
 8001046:	4629      	mov	r1, r5
 8001048:	f7ff f8c2 	bl	80001d0 <__aeabi_dsub>
 800104c:	4603      	mov	r3, r0
 800104e:	460c      	mov	r4, r1
 8001050:	4618      	mov	r0, r3
 8001052:	4621      	mov	r1, r4
 8001054:	f7ff fd0e 	bl	8000a74 <__aeabi_d2iz>
 8001058:	4603      	mov	r3, r0
 800105a:	61bb      	str	r3, [r7, #24]
				digit1 += 48;
 800105c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800105e:	3330      	adds	r3, #48	; 0x30
 8001060:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 8001062:	6a3b      	ldr	r3, [r7, #32]
 8001064:	3330      	adds	r3, #48	; 0x30
 8001066:	623b      	str	r3, [r7, #32]
				digit3 += 48;
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	3330      	adds	r3, #48	; 0x30
 800106c:	61fb      	str	r3, [r7, #28]
				digit4 += 48;
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	3330      	adds	r3, #48	; 0x30
 8001072:	61bb      	str	r3, [r7, #24]
				lcd[0] = (uint8_t) (digit1);
 8001074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001076:	b2db      	uxtb	r3, r3
 8001078:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 800107a:	6a3b      	ldr	r3, [r7, #32]
 800107c:	b2db      	uxtb	r3, r3
 800107e:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) (digit3);
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	b2db      	uxtb	r3, r3
 8001084:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) (digit4);
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	b2db      	uxtb	r3, r3
 800108a:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 800108c:	2348      	movs	r3, #72	; 0x48
 800108e:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) ('z');
 8001090:	237a      	movs	r3, #122	; 0x7a
 8001092:	757b      	strb	r3, [r7, #21]
				break;
 8001094:	e0ff      	b.n	8001296 <ValueDisplay+0x3ce>

			case 2:
				value = value * 2.23694 * 0.0141683;
 8001096:	a350      	add	r3, pc, #320	; (adr r3, 80011d8 <ValueDisplay+0x310>)
 8001098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010a0:	f7ff fa4e 	bl	8000540 <__aeabi_dmul>
 80010a4:	4603      	mov	r3, r0
 80010a6:	460c      	mov	r4, r1
 80010a8:	4618      	mov	r0, r3
 80010aa:	4621      	mov	r1, r4
 80010ac:	a34c      	add	r3, pc, #304	; (adr r3, 80011e0 <ValueDisplay+0x318>)
 80010ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b2:	f7ff fa45 	bl	8000540 <__aeabi_dmul>
 80010b6:	4603      	mov	r3, r0
 80010b8:	460c      	mov	r4, r1
 80010ba:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 80010be:	f04f 0200 	mov.w	r2, #0
 80010c2:	4b4e      	ldr	r3, [pc, #312]	; (80011fc <ValueDisplay+0x334>)
 80010c4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010c8:	f7ff fb64 	bl	8000794 <__aeabi_ddiv>
 80010cc:	4603      	mov	r3, r0
 80010ce:	460c      	mov	r4, r1
 80010d0:	4618      	mov	r0, r3
 80010d2:	4621      	mov	r1, r4
 80010d4:	f7ff fcce 	bl	8000a74 <__aeabi_d2iz>
 80010d8:	4603      	mov	r3, r0
 80010da:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 80010dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010de:	4613      	mov	r3, r2
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	4413      	add	r3, r2
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff f9c0 	bl	800046c <__aeabi_i2d>
 80010ec:	4603      	mov	r3, r0
 80010ee:	460c      	mov	r4, r1
 80010f0:	461a      	mov	r2, r3
 80010f2:	4623      	mov	r3, r4
 80010f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010f8:	f7ff f86a 	bl	80001d0 <__aeabi_dsub>
 80010fc:	4603      	mov	r3, r0
 80010fe:	460c      	mov	r4, r1
 8001100:	4618      	mov	r0, r3
 8001102:	4621      	mov	r1, r4
 8001104:	f7ff fcb6 	bl	8000a74 <__aeabi_d2iz>
 8001108:	4603      	mov	r3, r0
 800110a:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 800110c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800110e:	3330      	adds	r3, #48	; 0x30
 8001110:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 8001112:	6a3b      	ldr	r3, [r7, #32]
 8001114:	3330      	adds	r3, #48	; 0x30
 8001116:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 8001118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800111a:	b2db      	uxtb	r3, r3
 800111c:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 800111e:	6a3b      	ldr	r3, [r7, #32]
 8001120:	b2db      	uxtb	r3, r3
 8001122:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('M');
 8001124:	234d      	movs	r3, #77	; 0x4d
 8001126:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('P');
 8001128:	2350      	movs	r3, #80	; 0x50
 800112a:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 800112c:	2348      	movs	r3, #72	; 0x48
 800112e:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 8001130:	2320      	movs	r3, #32
 8001132:	757b      	strb	r3, [r7, #21]
				break;
 8001134:	e0af      	b.n	8001296 <ValueDisplay+0x3ce>

			case 3:
				value = value * 3.6 * 0.0141683;
 8001136:	a32c      	add	r3, pc, #176	; (adr r3, 80011e8 <ValueDisplay+0x320>)
 8001138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001140:	f7ff f9fe 	bl	8000540 <__aeabi_dmul>
 8001144:	4603      	mov	r3, r0
 8001146:	460c      	mov	r4, r1
 8001148:	4618      	mov	r0, r3
 800114a:	4621      	mov	r1, r4
 800114c:	a324      	add	r3, pc, #144	; (adr r3, 80011e0 <ValueDisplay+0x318>)
 800114e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001152:	f7ff f9f5 	bl	8000540 <__aeabi_dmul>
 8001156:	4603      	mov	r3, r0
 8001158:	460c      	mov	r4, r1
 800115a:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	4b26      	ldr	r3, [pc, #152]	; (80011fc <ValueDisplay+0x334>)
 8001164:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001168:	f7ff fb14 	bl	8000794 <__aeabi_ddiv>
 800116c:	4603      	mov	r3, r0
 800116e:	460c      	mov	r4, r1
 8001170:	4618      	mov	r0, r3
 8001172:	4621      	mov	r1, r4
 8001174:	f7ff fc7e 	bl	8000a74 <__aeabi_d2iz>
 8001178:	4603      	mov	r3, r0
 800117a:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 800117c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117e:	4613      	mov	r3, r2
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	4413      	add	r3, r2
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff f970 	bl	800046c <__aeabi_i2d>
 800118c:	4603      	mov	r3, r0
 800118e:	460c      	mov	r4, r1
 8001190:	461a      	mov	r2, r3
 8001192:	4623      	mov	r3, r4
 8001194:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001198:	f7ff f81a 	bl	80001d0 <__aeabi_dsub>
 800119c:	4603      	mov	r3, r0
 800119e:	460c      	mov	r4, r1
 80011a0:	4618      	mov	r0, r3
 80011a2:	4621      	mov	r1, r4
 80011a4:	f7ff fc66 	bl	8000a74 <__aeabi_d2iz>
 80011a8:	4603      	mov	r3, r0
 80011aa:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 80011ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ae:	3330      	adds	r3, #48	; 0x30
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 80011b2:	6a3b      	ldr	r3, [r7, #32]
 80011b4:	3330      	adds	r3, #48	; 0x30
 80011b6:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 80011b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 80011be:	6a3b      	ldr	r3, [r7, #32]
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('K');
 80011c4:	234b      	movs	r3, #75	; 0x4b
 80011c6:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('M');
 80011c8:	234d      	movs	r3, #77	; 0x4d
 80011ca:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 80011cc:	2348      	movs	r3, #72	; 0x48
 80011ce:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 80011d0:	2320      	movs	r3, #32
 80011d2:	757b      	strb	r3, [r7, #21]
				break;
 80011d4:	e05f      	b.n	8001296 <ValueDisplay+0x3ce>
 80011d6:	bf00      	nop
 80011d8:	cc78e9f7 	.word	0xcc78e9f7
 80011dc:	4001e540 	.word	0x4001e540
 80011e0:	091e8cb3 	.word	0x091e8cb3
 80011e4:	3f8d0445 	.word	0x3f8d0445
 80011e8:	cccccccd 	.word	0xcccccccd
 80011ec:	400ccccc 	.word	0x400ccccc
 80011f0:	20000000 	.word	0x20000000
 80011f4:	408f4000 	.word	0x408f4000
 80011f8:	40590000 	.word	0x40590000
 80011fc:	40240000 	.word	0x40240000
 8001200:	00000000 	.word	0x00000000
 8001204:	40977000 	.word	0x40977000

			default:
				value = 0.0141683 * value;
 8001208:	a328      	add	r3, pc, #160	; (adr r3, 80012ac <ValueDisplay+0x3e4>)
 800120a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001212:	f7ff f995 	bl	8000540 <__aeabi_dmul>
 8001216:	4603      	mov	r3, r0
 8001218:	460c      	mov	r4, r1
 800121a:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 800121e:	f04f 0200 	mov.w	r2, #0
 8001222:	4b21      	ldr	r3, [pc, #132]	; (80012a8 <ValueDisplay+0x3e0>)
 8001224:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001228:	f7ff fab4 	bl	8000794 <__aeabi_ddiv>
 800122c:	4603      	mov	r3, r0
 800122e:	460c      	mov	r4, r1
 8001230:	4618      	mov	r0, r3
 8001232:	4621      	mov	r1, r4
 8001234:	f7ff fc1e 	bl	8000a74 <__aeabi_d2iz>
 8001238:	4603      	mov	r3, r0
 800123a:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 800123c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800123e:	4613      	mov	r3, r2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	4413      	add	r3, r2
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff f910 	bl	800046c <__aeabi_i2d>
 800124c:	4603      	mov	r3, r0
 800124e:	460c      	mov	r4, r1
 8001250:	461a      	mov	r2, r3
 8001252:	4623      	mov	r3, r4
 8001254:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001258:	f7fe ffba 	bl	80001d0 <__aeabi_dsub>
 800125c:	4603      	mov	r3, r0
 800125e:	460c      	mov	r4, r1
 8001260:	4618      	mov	r0, r3
 8001262:	4621      	mov	r1, r4
 8001264:	f7ff fc06 	bl	8000a74 <__aeabi_d2iz>
 8001268:	4603      	mov	r3, r0
 800126a:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 800126c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126e:	3330      	adds	r3, #48	; 0x30
 8001270:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 8001272:	6a3b      	ldr	r3, [r7, #32]
 8001274:	3330      	adds	r3, #48	; 0x30
 8001276:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 8001278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800127a:	b2db      	uxtb	r3, r3
 800127c:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 800127e:	6a3b      	ldr	r3, [r7, #32]
 8001280:	b2db      	uxtb	r3, r3
 8001282:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('M');
 8001284:	234d      	movs	r3, #77	; 0x4d
 8001286:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('/');
 8001288:	232f      	movs	r3, #47	; 0x2f
 800128a:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('S');
 800128c:	2353      	movs	r3, #83	; 0x53
 800128e:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 8001290:	2320      	movs	r3, #32
 8001292:	757b      	strb	r3, [r7, #21]
				break;
 8001294:	bf00      	nop
			}
	}

	BSP_LCD_GLASS_DisplayString(&lcd);
 8001296:	f107 0310 	add.w	r3, r7, #16
 800129a:	4618      	mov	r0, r3
 800129c:	f001 fac6 	bl	800282c <BSP_LCD_GLASS_DisplayString>
	//return;
}
 80012a0:	3728      	adds	r7, #40	; 0x28
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bdb0      	pop	{r4, r5, r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40240000 	.word	0x40240000
 80012ac:	091e8cb3 	.word	0x091e8cb3
 80012b0:	3f8d0445 	.word	0x3f8d0445

080012b4 <UserInterface>:

int UserInterface(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
	switch(BSP_JOY_GetState())
 80012b8:	f001 fa58 	bl	800276c <BSP_JOY_GetState>
 80012bc:	4603      	mov	r3, r0
 80012be:	3b01      	subs	r3, #1
 80012c0:	2b04      	cmp	r3, #4
 80012c2:	d825      	bhi.n	8001310 <UserInterface+0x5c>
 80012c4:	a201      	add	r2, pc, #4	; (adr r2, 80012cc <UserInterface+0x18>)
 80012c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ca:	bf00      	nop
 80012cc:	080012fd 	.word	0x080012fd
 80012d0:	08001307 	.word	0x08001307
 80012d4:	080012ef 	.word	0x080012ef
 80012d8:	080012e5 	.word	0x080012e5
 80012dc:	080012e1 	.word	0x080012e1
	{
	case JOY_NONE:

		return 1;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e015      	b.n	8001310 <UserInterface+0x5c>
		break;

	case JOY_UP:
		// Display MPH
		menuChoice = 2;
 80012e4:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <UserInterface+0x60>)
 80012e6:	2202      	movs	r2, #2
 80012e8:	601a      	str	r2, [r3, #0]
		return 2;
 80012ea:	2302      	movs	r3, #2
 80012ec:	e010      	b.n	8001310 <UserInterface+0x5c>
		break;

	case JOY_DOWN:
		// Display M/S
		menuChoice = -1;
 80012ee:	4b09      	ldr	r3, [pc, #36]	; (8001314 <UserInterface+0x60>)
 80012f0:	f04f 32ff 	mov.w	r2, #4294967295
 80012f4:	601a      	str	r2, [r3, #0]
		return -1;
 80012f6:	f04f 33ff 	mov.w	r3, #4294967295
 80012fa:	e009      	b.n	8001310 <UserInterface+0x5c>
		break;

	case JOY_LEFT:
		// Display KMH
		menuChoice = 3;
 80012fc:	4b05      	ldr	r3, [pc, #20]	; (8001314 <UserInterface+0x60>)
 80012fe:	2203      	movs	r2, #3
 8001300:	601a      	str	r2, [r3, #0]
		return 3;
 8001302:	2303      	movs	r3, #3
 8001304:	e004      	b.n	8001310 <UserInterface+0x5c>
		break;

	case JOY_RIGHT:
		// Display Hz
		menuChoice = 1;
 8001306:	4b03      	ldr	r3, [pc, #12]	; (8001314 <UserInterface+0x60>)
 8001308:	2201      	movs	r2, #1
 800130a:	601a      	str	r2, [r3, #0]
		return 1;
 800130c:	2301      	movs	r3, #1
 800130e:	e7ff      	b.n	8001310 <UserInterface+0x5c>
//		// Display M/S
//		menuChoice = 0;
//		return 0;
//		break;
	}
}
 8001310:	4618      	mov	r0, r3
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000000 	.word	0x20000000

08001318 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001318:	b598      	push	{r3, r4, r7, lr}
 800131a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800131c:	f001 ffc4 	bl	80032a8 <HAL_Init>

  /* USER CODE BEGIN Init */
  if (eightyMHz!=1)
 8001320:	4b1e      	ldr	r3, [pc, #120]	; (800139c <main+0x84>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	f083 0301 	eor.w	r3, r3, #1
 8001328:	b2db      	uxtb	r3, r3
 800132a:	2b00      	cmp	r3, #0
 800132c:	d002      	beq.n	8001334 <main+0x1c>
  {
	  SystemClock_Config();
 800132e:	f000 f83b 	bl	80013a8 <SystemClock_Config>
 8001332:	e001      	b.n	8001338 <main+0x20>
  }
  else
  {
	  Fast_Config();
 8001334:	f7ff fd46 	bl	8000dc4 <Fast_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001338:	f000 fbb8 	bl	8001aac <MX_GPIO_Init>
  MX_I2C1_Init();
 800133c:	f000 f958 	bl	80015f0 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001340:	f000 f996 	bl	8001670 <MX_I2C2_Init>
  MX_LCD_Init();
 8001344:	f000 f9d4 	bl	80016f0 <MX_LCD_Init>
  MX_QUADSPI_Init();
 8001348:	f000 fa0a 	bl	8001760 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 800134c:	f000 fa2e 	bl	80017ac <MX_SAI1_Init>
  MX_SPI2_Init();
 8001350:	f000 fad4 	bl	80018fc <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8001354:	f000 fb7a 	bl	8001a4c <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 8001358:	f00b f83e 	bl	800c3d8 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 800135c:	f000 f8d2 	bl	8001504 <MX_ADC1_Init>
  MX_TIM4_Init();
 8001360:	f000 fb0a 	bl	8001978 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  BSP_LCD_GLASS_Init();
 8001364:	f001 fa28 	bl	80027b8 <BSP_LCD_GLASS_Init>
  LCDinit();
 8001368:	f7ff fd94 	bl	8000e94 <LCDinit>

  initLEDS();
 800136c:	f000 fcf0 	bl	8001d50 <initLEDS>


  //Configure EXTI_Line0 (connected to PA.0 pin) in interrupt mode
  EXTI0_IRQHandler_Config();
 8001370:	f000 fd4e 	bl	8001e10 <EXTI0_IRQHandler_Config>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001374:	f00b f856 	bl	800c424 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */

    menuSelected=UserInterface();
 8001378:	f7ff ff9c 	bl	80012b4 <UserInterface>
 800137c:	4602      	mov	r2, r0
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <main+0x88>)
 8001380:	601a      	str	r2, [r3, #0]



    //frequency++;
    //displayADC();
    ValueDisplay(frequency,1);
 8001382:	4b08      	ldr	r3, [pc, #32]	; (80013a4 <main+0x8c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff f870 	bl	800046c <__aeabi_i2d>
 800138c:	4603      	mov	r3, r0
 800138e:	460c      	mov	r4, r1
 8001390:	2001      	movs	r0, #1
 8001392:	ec44 3b10 	vmov	d0, r3, r4
 8001396:	f7ff fd97 	bl	8000ec8 <ValueDisplay>
    MX_USB_HOST_Process();
 800139a:	e7eb      	b.n	8001374 <main+0x5c>
 800139c:	200000d4 	.word	0x200000d4
 80013a0:	20000008 	.word	0x20000008
 80013a4:	20000004 	.word	0x20000004

080013a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b0b8      	sub	sp, #224	; 0xe0
 80013ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013b2:	2244      	movs	r2, #68	; 0x44
 80013b4:	2100      	movs	r1, #0
 80013b6:	4618      	mov	r0, r3
 80013b8:	f00b fb54 	bl	800ca64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013bc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013cc:	463b      	mov	r3, r7
 80013ce:	2288      	movs	r2, #136	; 0x88
 80013d0:	2100      	movs	r1, #0
 80013d2:	4618      	mov	r0, r3
 80013d4:	f00b fb46 	bl	800ca64 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80013d8:	f005 f938 	bl	800664c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80013dc:	4b46      	ldr	r3, [pc, #280]	; (80014f8 <SystemClock_Config+0x150>)
 80013de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013e2:	4a45      	ldr	r2, [pc, #276]	; (80014f8 <SystemClock_Config+0x150>)
 80013e4:	f023 0318 	bic.w	r3, r3, #24
 80013e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80013ec:	231c      	movs	r3, #28
 80013ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80013f2:	2301      	movs	r3, #1
 80013f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80013f8:	2301      	movs	r3, #1
 80013fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013fe:	2301      	movs	r3, #1
 8001400:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001404:	2300      	movs	r3, #0
 8001406:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800140a:	2360      	movs	r3, #96	; 0x60
 800140c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001410:	2302      	movs	r3, #2
 8001412:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001416:	2301      	movs	r3, #1
 8001418:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800141c:	2301      	movs	r3, #1
 800141e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001422:	2314      	movs	r3, #20
 8001424:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001428:	2307      	movs	r3, #7
 800142a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800142e:	2302      	movs	r3, #2
 8001430:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001434:	2302      	movs	r3, #2
 8001436:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800143a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800143e:	4618      	mov	r0, r3
 8001440:	f005 fa50 	bl	80068e4 <HAL_RCC_OscConfig>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800144a:	f000 fd29 	bl	8001ea0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800144e:	230f      	movs	r3, #15
 8001450:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001454:	2303      	movs	r3, #3
 8001456:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800145a:	2380      	movs	r3, #128	; 0x80
 800145c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001460:	2300      	movs	r3, #0
 8001462:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001466:	2300      	movs	r3, #0
 8001468:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800146c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001470:	2101      	movs	r1, #1
 8001472:	4618      	mov	r0, r3
 8001474:	f005 fde6 	bl	8007044 <HAL_RCC_ClockConfig>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <SystemClock_Config+0xda>
  {
    Error_Handler();
 800147e:	f000 fd0f 	bl	8001ea0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8001482:	4b1e      	ldr	r3, [pc, #120]	; (80014fc <SystemClock_Config+0x154>)
 8001484:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_USB
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001486:	2300      	movs	r3, #0
 8001488:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800148a:	2300      	movs	r3, #0
 800148c:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800148e:	2300      	movs	r3, #0
 8001490:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001492:	2300      	movs	r3, #0
 8001494:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001496:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800149a:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800149c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80014a4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80014a8:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80014aa:	2301      	movs	r3, #1
 80014ac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80014b2:	2318      	movs	r3, #24
 80014b4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80014b6:	2307      	movs	r3, #7
 80014b8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80014ba:	2302      	movs	r3, #2
 80014bc:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80014be:	2302      	movs	r3, #2
 80014c0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 80014c2:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <SystemClock_Config+0x158>)
 80014c4:	61fb      	str	r3, [r7, #28]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014c6:	463b      	mov	r3, r7
 80014c8:	4618      	mov	r0, r3
 80014ca:	f005 ffbf 	bl	800744c <HAL_RCCEx_PeriphCLKConfig>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <SystemClock_Config+0x130>
  {
    Error_Handler();
 80014d4:	f000 fce4 	bl	8001ea0 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014d8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014dc:	f005 f8d4 	bl	8006688 <HAL_PWREx_ControlVoltageScaling>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <SystemClock_Config+0x142>
  {
    Error_Handler();
 80014e6:	f000 fcdb 	bl	8001ea0 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80014ea:	f006 ff0d 	bl	8008308 <HAL_RCCEx_EnableMSIPLLMode>
}
 80014ee:	bf00      	nop
 80014f0:	37e0      	adds	r7, #224	; 0xe0
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40021000 	.word	0x40021000
 80014fc:	000268c2 	.word	0x000268c2
 8001500:	01110000 	.word	0x01110000

08001504 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b08a      	sub	sp, #40	; 0x28
 8001508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800150a:	f107 031c 	add.w	r3, r7, #28
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]
 8001524:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001526:	4b2f      	ldr	r3, [pc, #188]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001528:	4a2f      	ldr	r2, [pc, #188]	; (80015e8 <MX_ADC1_Init+0xe4>)
 800152a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800152c:	4b2d      	ldr	r3, [pc, #180]	; (80015e4 <MX_ADC1_Init+0xe0>)
 800152e:	2200      	movs	r2, #0
 8001530:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001532:	4b2c      	ldr	r3, [pc, #176]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001538:	4b2a      	ldr	r3, [pc, #168]	; (80015e4 <MX_ADC1_Init+0xe0>)
 800153a:	2200      	movs	r2, #0
 800153c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800153e:	4b29      	ldr	r3, [pc, #164]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001544:	4b27      	ldr	r3, [pc, #156]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001546:	2204      	movs	r2, #4
 8001548:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800154a:	4b26      	ldr	r3, [pc, #152]	; (80015e4 <MX_ADC1_Init+0xe0>)
 800154c:	2200      	movs	r2, #0
 800154e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001550:	4b24      	ldr	r3, [pc, #144]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001552:	2200      	movs	r2, #0
 8001554:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001556:	4b23      	ldr	r3, [pc, #140]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001558:	2201      	movs	r2, #1
 800155a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800155c:	4b21      	ldr	r3, [pc, #132]	; (80015e4 <MX_ADC1_Init+0xe0>)
 800155e:	2200      	movs	r2, #0
 8001560:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001564:	4b1f      	ldr	r3, [pc, #124]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001566:	2200      	movs	r2, #0
 8001568:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800156a:	4b1e      	ldr	r3, [pc, #120]	; (80015e4 <MX_ADC1_Init+0xe0>)
 800156c:	2200      	movs	r2, #0
 800156e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001570:	4b1c      	ldr	r3, [pc, #112]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001572:	2200      	movs	r2, #0
 8001574:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001578:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <MX_ADC1_Init+0xe0>)
 800157a:	2200      	movs	r2, #0
 800157c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800157e:	4b19      	ldr	r3, [pc, #100]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001580:	2200      	movs	r2, #0
 8001582:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001586:	4817      	ldr	r0, [pc, #92]	; (80015e4 <MX_ADC1_Init+0xe0>)
 8001588:	f002 f8a8 	bl	80036dc <HAL_ADC_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001592:	f000 fc85 	bl	8001ea0 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001596:	2300      	movs	r3, #0
 8001598:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800159a:	f107 031c 	add.w	r3, r7, #28
 800159e:	4619      	mov	r1, r3
 80015a0:	4810      	ldr	r0, [pc, #64]	; (80015e4 <MX_ADC1_Init+0xe0>)
 80015a2:	f002 fd79 	bl	8004098 <HAL_ADCEx_MultiModeConfigChannel>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80015ac:	f000 fc78 	bl	8001ea0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80015b0:	4b0e      	ldr	r3, [pc, #56]	; (80015ec <MX_ADC1_Init+0xe8>)
 80015b2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015b4:	2306      	movs	r3, #6
 80015b6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80015b8:	2300      	movs	r3, #0
 80015ba:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015bc:	237f      	movs	r3, #127	; 0x7f
 80015be:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015c0:	2304      	movs	r3, #4
 80015c2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c8:	1d3b      	adds	r3, r7, #4
 80015ca:	4619      	mov	r1, r3
 80015cc:	4805      	ldr	r0, [pc, #20]	; (80015e4 <MX_ADC1_Init+0xe0>)
 80015ce:	f002 f9d9 	bl	8003984 <HAL_ADC_ConfigChannel>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80015d8:	f000 fc62 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015dc:	bf00      	nop
 80015de:	3728      	adds	r7, #40	; 0x28
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	200002b0 	.word	0x200002b0
 80015e8:	50040000 	.word	0x50040000
 80015ec:	43210000 	.word	0x43210000

080015f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015f4:	4b1b      	ldr	r3, [pc, #108]	; (8001664 <MX_I2C1_Init+0x74>)
 80015f6:	4a1c      	ldr	r2, [pc, #112]	; (8001668 <MX_I2C1_Init+0x78>)
 80015f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00404C74;
 80015fa:	4b1a      	ldr	r3, [pc, #104]	; (8001664 <MX_I2C1_Init+0x74>)
 80015fc:	4a1b      	ldr	r2, [pc, #108]	; (800166c <MX_I2C1_Init+0x7c>)
 80015fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001600:	4b18      	ldr	r3, [pc, #96]	; (8001664 <MX_I2C1_Init+0x74>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001606:	4b17      	ldr	r3, [pc, #92]	; (8001664 <MX_I2C1_Init+0x74>)
 8001608:	2201      	movs	r2, #1
 800160a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800160c:	4b15      	ldr	r3, [pc, #84]	; (8001664 <MX_I2C1_Init+0x74>)
 800160e:	2200      	movs	r2, #0
 8001610:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001612:	4b14      	ldr	r3, [pc, #80]	; (8001664 <MX_I2C1_Init+0x74>)
 8001614:	2200      	movs	r2, #0
 8001616:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001618:	4b12      	ldr	r3, [pc, #72]	; (8001664 <MX_I2C1_Init+0x74>)
 800161a:	2200      	movs	r2, #0
 800161c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800161e:	4b11      	ldr	r3, [pc, #68]	; (8001664 <MX_I2C1_Init+0x74>)
 8001620:	2200      	movs	r2, #0
 8001622:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001624:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <MX_I2C1_Init+0x74>)
 8001626:	2200      	movs	r2, #0
 8001628:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800162a:	480e      	ldr	r0, [pc, #56]	; (8001664 <MX_I2C1_Init+0x74>)
 800162c:	f004 fd1c 	bl	8006068 <HAL_I2C_Init>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001636:	f000 fc33 	bl	8001ea0 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800163a:	2100      	movs	r1, #0
 800163c:	4809      	ldr	r0, [pc, #36]	; (8001664 <MX_I2C1_Init+0x74>)
 800163e:	f004 fda2 	bl	8006186 <HAL_I2CEx_ConfigAnalogFilter>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001648:	f000 fc2a 	bl	8001ea0 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800164c:	2100      	movs	r1, #0
 800164e:	4805      	ldr	r0, [pc, #20]	; (8001664 <MX_I2C1_Init+0x74>)
 8001650:	f004 fde4 	bl	800621c <HAL_I2CEx_ConfigDigitalFilter>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800165a:	f000 fc21 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000194 	.word	0x20000194
 8001668:	40005400 	.word	0x40005400
 800166c:	00404c74 	.word	0x00404c74

08001670 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001674:	4b1b      	ldr	r3, [pc, #108]	; (80016e4 <MX_I2C2_Init+0x74>)
 8001676:	4a1c      	ldr	r2, [pc, #112]	; (80016e8 <MX_I2C2_Init+0x78>)
 8001678:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00404C74;
 800167a:	4b1a      	ldr	r3, [pc, #104]	; (80016e4 <MX_I2C2_Init+0x74>)
 800167c:	4a1b      	ldr	r2, [pc, #108]	; (80016ec <MX_I2C2_Init+0x7c>)
 800167e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001680:	4b18      	ldr	r3, [pc, #96]	; (80016e4 <MX_I2C2_Init+0x74>)
 8001682:	2200      	movs	r2, #0
 8001684:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001686:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <MX_I2C2_Init+0x74>)
 8001688:	2201      	movs	r2, #1
 800168a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800168c:	4b15      	ldr	r3, [pc, #84]	; (80016e4 <MX_I2C2_Init+0x74>)
 800168e:	2200      	movs	r2, #0
 8001690:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001692:	4b14      	ldr	r3, [pc, #80]	; (80016e4 <MX_I2C2_Init+0x74>)
 8001694:	2200      	movs	r2, #0
 8001696:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001698:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <MX_I2C2_Init+0x74>)
 800169a:	2200      	movs	r2, #0
 800169c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800169e:	4b11      	ldr	r3, [pc, #68]	; (80016e4 <MX_I2C2_Init+0x74>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016a4:	4b0f      	ldr	r3, [pc, #60]	; (80016e4 <MX_I2C2_Init+0x74>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80016aa:	480e      	ldr	r0, [pc, #56]	; (80016e4 <MX_I2C2_Init+0x74>)
 80016ac:	f004 fcdc 	bl	8006068 <HAL_I2C_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80016b6:	f000 fbf3 	bl	8001ea0 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016ba:	2100      	movs	r1, #0
 80016bc:	4809      	ldr	r0, [pc, #36]	; (80016e4 <MX_I2C2_Init+0x74>)
 80016be:	f004 fd62 	bl	8006186 <HAL_I2CEx_ConfigAnalogFilter>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80016c8:	f000 fbea 	bl	8001ea0 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80016cc:	2100      	movs	r1, #0
 80016ce:	4805      	ldr	r0, [pc, #20]	; (80016e4 <MX_I2C2_Init+0x74>)
 80016d0:	f004 fda4 	bl	800621c <HAL_I2CEx_ConfigDigitalFilter>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80016da:	f000 fbe1 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200001e0 	.word	0x200001e0
 80016e8:	40005800 	.word	0x40005800
 80016ec:	00404c74 	.word	0x00404c74

080016f0 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 80016f4:	4b18      	ldr	r3, [pc, #96]	; (8001758 <MX_LCD_Init+0x68>)
 80016f6:	4a19      	ldr	r2, [pc, #100]	; (800175c <MX_LCD_Init+0x6c>)
 80016f8:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80016fa:	4b17      	ldr	r3, [pc, #92]	; (8001758 <MX_LCD_Init+0x68>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8001700:	4b15      	ldr	r3, [pc, #84]	; (8001758 <MX_LCD_Init+0x68>)
 8001702:	2200      	movs	r2, #0
 8001704:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8001706:	4b14      	ldr	r3, [pc, #80]	; (8001758 <MX_LCD_Init+0x68>)
 8001708:	220c      	movs	r2, #12
 800170a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 800170c:	4b12      	ldr	r3, [pc, #72]	; (8001758 <MX_LCD_Init+0x68>)
 800170e:	2200      	movs	r2, #0
 8001710:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8001712:	4b11      	ldr	r3, [pc, #68]	; (8001758 <MX_LCD_Init+0x68>)
 8001714:	2200      	movs	r2, #0
 8001716:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8001718:	4b0f      	ldr	r3, [pc, #60]	; (8001758 <MX_LCD_Init+0x68>)
 800171a:	2200      	movs	r2, #0
 800171c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800171e:	4b0e      	ldr	r3, [pc, #56]	; (8001758 <MX_LCD_Init+0x68>)
 8001720:	2200      	movs	r2, #0
 8001722:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8001724:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <MX_LCD_Init+0x68>)
 8001726:	2200      	movs	r2, #0
 8001728:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800172a:	4b0b      	ldr	r3, [pc, #44]	; (8001758 <MX_LCD_Init+0x68>)
 800172c:	2200      	movs	r2, #0
 800172e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8001730:	4b09      	ldr	r3, [pc, #36]	; (8001758 <MX_LCD_Init+0x68>)
 8001732:	2200      	movs	r2, #0
 8001734:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8001736:	4b08      	ldr	r3, [pc, #32]	; (8001758 <MX_LCD_Init+0x68>)
 8001738:	2200      	movs	r2, #0
 800173a:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 800173c:	4b06      	ldr	r3, [pc, #24]	; (8001758 <MX_LCD_Init+0x68>)
 800173e:	2200      	movs	r2, #0
 8001740:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8001742:	4805      	ldr	r0, [pc, #20]	; (8001758 <MX_LCD_Init+0x68>)
 8001744:	f004 fdb6 	bl	80062b4 <HAL_LCD_Init>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 800174e:	f000 fba7 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000314 	.word	0x20000314
 800175c:	40002400 	.word	0x40002400

08001760 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001764:	4b0f      	ldr	r3, [pc, #60]	; (80017a4 <MX_QUADSPI_Init+0x44>)
 8001766:	4a10      	ldr	r2, [pc, #64]	; (80017a8 <MX_QUADSPI_Init+0x48>)
 8001768:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 800176a:	4b0e      	ldr	r3, [pc, #56]	; (80017a4 <MX_QUADSPI_Init+0x44>)
 800176c:	22ff      	movs	r2, #255	; 0xff
 800176e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8001770:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <MX_QUADSPI_Init+0x44>)
 8001772:	2201      	movs	r2, #1
 8001774:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001776:	4b0b      	ldr	r3, [pc, #44]	; (80017a4 <MX_QUADSPI_Init+0x44>)
 8001778:	2200      	movs	r2, #0
 800177a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 800177c:	4b09      	ldr	r3, [pc, #36]	; (80017a4 <MX_QUADSPI_Init+0x44>)
 800177e:	2201      	movs	r2, #1
 8001780:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001782:	4b08      	ldr	r3, [pc, #32]	; (80017a4 <MX_QUADSPI_Init+0x44>)
 8001784:	2200      	movs	r2, #0
 8001786:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001788:	4b06      	ldr	r3, [pc, #24]	; (80017a4 <MX_QUADSPI_Init+0x44>)
 800178a:	2200      	movs	r2, #0
 800178c:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800178e:	4805      	ldr	r0, [pc, #20]	; (80017a4 <MX_QUADSPI_Init+0x44>)
 8001790:	f004 ffe0 	bl	8006754 <HAL_QSPI_Init>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 800179a:	f000 fb81 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000454 	.word	0x20000454
 80017a8:	a0001000 	.word	0xa0001000

080017ac <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80017b0:	4b4d      	ldr	r3, [pc, #308]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017b2:	4a4e      	ldr	r2, [pc, #312]	; (80018ec <MX_SAI1_Init+0x140>)
 80017b4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80017b6:	4b4c      	ldr	r3, [pc, #304]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80017bc:	4b4a      	ldr	r3, [pc, #296]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017be:	2200      	movs	r2, #0
 80017c0:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 80017c2:	4b49      	ldr	r3, [pc, #292]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017c4:	2240      	movs	r2, #64	; 0x40
 80017c6:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80017c8:	4b47      	ldr	r3, [pc, #284]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80017ce:	4b46      	ldr	r3, [pc, #280]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80017d4:	4b44      	ldr	r3, [pc, #272]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80017da:	4b43      	ldr	r3, [pc, #268]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80017e0:	4b41      	ldr	r3, [pc, #260]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80017e6:	4b40      	ldr	r3, [pc, #256]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80017ec:	4b3e      	ldr	r3, [pc, #248]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017ee:	4a40      	ldr	r2, [pc, #256]	; (80018f0 <MX_SAI1_Init+0x144>)
 80017f0:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80017f2:	4b3d      	ldr	r3, [pc, #244]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80017f8:	4b3b      	ldr	r3, [pc, #236]	; (80018e8 <MX_SAI1_Init+0x13c>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80017fe:	4b3a      	ldr	r3, [pc, #232]	; (80018e8 <MX_SAI1_Init+0x13c>)
 8001800:	2200      	movs	r2, #0
 8001802:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001804:	4b38      	ldr	r3, [pc, #224]	; (80018e8 <MX_SAI1_Init+0x13c>)
 8001806:	2200      	movs	r2, #0
 8001808:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 800180a:	4b37      	ldr	r3, [pc, #220]	; (80018e8 <MX_SAI1_Init+0x13c>)
 800180c:	2208      	movs	r2, #8
 800180e:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8001810:	4b35      	ldr	r3, [pc, #212]	; (80018e8 <MX_SAI1_Init+0x13c>)
 8001812:	2201      	movs	r2, #1
 8001814:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001816:	4b34      	ldr	r3, [pc, #208]	; (80018e8 <MX_SAI1_Init+0x13c>)
 8001818:	2200      	movs	r2, #0
 800181a:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800181c:	4b32      	ldr	r3, [pc, #200]	; (80018e8 <MX_SAI1_Init+0x13c>)
 800181e:	2200      	movs	r2, #0
 8001820:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001822:	4b31      	ldr	r3, [pc, #196]	; (80018e8 <MX_SAI1_Init+0x13c>)
 8001824:	2200      	movs	r2, #0
 8001826:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001828:	4b2f      	ldr	r3, [pc, #188]	; (80018e8 <MX_SAI1_Init+0x13c>)
 800182a:	2200      	movs	r2, #0
 800182c:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800182e:	4b2e      	ldr	r3, [pc, #184]	; (80018e8 <MX_SAI1_Init+0x13c>)
 8001830:	2200      	movs	r2, #0
 8001832:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8001834:	4b2c      	ldr	r3, [pc, #176]	; (80018e8 <MX_SAI1_Init+0x13c>)
 8001836:	2201      	movs	r2, #1
 8001838:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 800183a:	4b2b      	ldr	r3, [pc, #172]	; (80018e8 <MX_SAI1_Init+0x13c>)
 800183c:	2200      	movs	r2, #0
 800183e:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8001840:	4829      	ldr	r0, [pc, #164]	; (80018e8 <MX_SAI1_Init+0x13c>)
 8001842:	f007 f813 	bl	800886c <HAL_SAI_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 800184c:	f000 fb28 	bl	8001ea0 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8001850:	4b28      	ldr	r3, [pc, #160]	; (80018f4 <MX_SAI1_Init+0x148>)
 8001852:	4a29      	ldr	r2, [pc, #164]	; (80018f8 <MX_SAI1_Init+0x14c>)
 8001854:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001856:	4b27      	ldr	r3, [pc, #156]	; (80018f4 <MX_SAI1_Init+0x148>)
 8001858:	2200      	movs	r2, #0
 800185a:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 800185c:	4b25      	ldr	r3, [pc, #148]	; (80018f4 <MX_SAI1_Init+0x148>)
 800185e:	2203      	movs	r2, #3
 8001860:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8001862:	4b24      	ldr	r3, [pc, #144]	; (80018f4 <MX_SAI1_Init+0x148>)
 8001864:	2240      	movs	r2, #64	; 0x40
 8001866:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001868:	4b22      	ldr	r3, [pc, #136]	; (80018f4 <MX_SAI1_Init+0x148>)
 800186a:	2200      	movs	r2, #0
 800186c:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800186e:	4b21      	ldr	r3, [pc, #132]	; (80018f4 <MX_SAI1_Init+0x148>)
 8001870:	2200      	movs	r2, #0
 8001872:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8001874:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <MX_SAI1_Init+0x148>)
 8001876:	2201      	movs	r2, #1
 8001878:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800187a:	4b1e      	ldr	r3, [pc, #120]	; (80018f4 <MX_SAI1_Init+0x148>)
 800187c:	2200      	movs	r2, #0
 800187e:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001880:	4b1c      	ldr	r3, [pc, #112]	; (80018f4 <MX_SAI1_Init+0x148>)
 8001882:	2200      	movs	r2, #0
 8001884:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001886:	4b1b      	ldr	r3, [pc, #108]	; (80018f4 <MX_SAI1_Init+0x148>)
 8001888:	2200      	movs	r2, #0
 800188a:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800188c:	4b19      	ldr	r3, [pc, #100]	; (80018f4 <MX_SAI1_Init+0x148>)
 800188e:	2200      	movs	r2, #0
 8001890:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001892:	4b18      	ldr	r3, [pc, #96]	; (80018f4 <MX_SAI1_Init+0x148>)
 8001894:	2200      	movs	r2, #0
 8001896:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001898:	4b16      	ldr	r3, [pc, #88]	; (80018f4 <MX_SAI1_Init+0x148>)
 800189a:	2200      	movs	r2, #0
 800189c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 800189e:	4b15      	ldr	r3, [pc, #84]	; (80018f4 <MX_SAI1_Init+0x148>)
 80018a0:	2208      	movs	r2, #8
 80018a2:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 80018a4:	4b13      	ldr	r3, [pc, #76]	; (80018f4 <MX_SAI1_Init+0x148>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80018aa:	4b12      	ldr	r3, [pc, #72]	; (80018f4 <MX_SAI1_Init+0x148>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80018b0:	4b10      	ldr	r3, [pc, #64]	; (80018f4 <MX_SAI1_Init+0x148>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80018b6:	4b0f      	ldr	r3, [pc, #60]	; (80018f4 <MX_SAI1_Init+0x148>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 80018bc:	4b0d      	ldr	r3, [pc, #52]	; (80018f4 <MX_SAI1_Init+0x148>)
 80018be:	2200      	movs	r2, #0
 80018c0:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80018c2:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <MX_SAI1_Init+0x148>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 80018c8:	4b0a      	ldr	r3, [pc, #40]	; (80018f4 <MX_SAI1_Init+0x148>)
 80018ca:	2201      	movs	r2, #1
 80018cc:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 80018ce:	4b09      	ldr	r3, [pc, #36]	; (80018f4 <MX_SAI1_Init+0x148>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80018d4:	4807      	ldr	r0, [pc, #28]	; (80018f4 <MX_SAI1_Init+0x148>)
 80018d6:	f006 ffc9 	bl	800886c <HAL_SAI_Init>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 80018e0:	f000 fade 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	20000350 	.word	0x20000350
 80018ec:	40015404 	.word	0x40015404
 80018f0:	0002ee00 	.word	0x0002ee00
 80018f4:	2000022c 	.word	0x2000022c
 80018f8:	40015424 	.word	0x40015424

080018fc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001900:	4b1b      	ldr	r3, [pc, #108]	; (8001970 <MX_SPI2_Init+0x74>)
 8001902:	4a1c      	ldr	r2, [pc, #112]	; (8001974 <MX_SPI2_Init+0x78>)
 8001904:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001906:	4b1a      	ldr	r3, [pc, #104]	; (8001970 <MX_SPI2_Init+0x74>)
 8001908:	f44f 7282 	mov.w	r2, #260	; 0x104
 800190c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800190e:	4b18      	ldr	r3, [pc, #96]	; (8001970 <MX_SPI2_Init+0x74>)
 8001910:	2200      	movs	r2, #0
 8001912:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001914:	4b16      	ldr	r3, [pc, #88]	; (8001970 <MX_SPI2_Init+0x74>)
 8001916:	f44f 7240 	mov.w	r2, #768	; 0x300
 800191a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800191c:	4b14      	ldr	r3, [pc, #80]	; (8001970 <MX_SPI2_Init+0x74>)
 800191e:	2200      	movs	r2, #0
 8001920:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001922:	4b13      	ldr	r3, [pc, #76]	; (8001970 <MX_SPI2_Init+0x74>)
 8001924:	2200      	movs	r2, #0
 8001926:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001928:	4b11      	ldr	r3, [pc, #68]	; (8001970 <MX_SPI2_Init+0x74>)
 800192a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800192e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001930:	4b0f      	ldr	r3, [pc, #60]	; (8001970 <MX_SPI2_Init+0x74>)
 8001932:	2200      	movs	r2, #0
 8001934:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001936:	4b0e      	ldr	r3, [pc, #56]	; (8001970 <MX_SPI2_Init+0x74>)
 8001938:	2200      	movs	r2, #0
 800193a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800193c:	4b0c      	ldr	r3, [pc, #48]	; (8001970 <MX_SPI2_Init+0x74>)
 800193e:	2200      	movs	r2, #0
 8001940:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001942:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <MX_SPI2_Init+0x74>)
 8001944:	2200      	movs	r2, #0
 8001946:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001948:	4b09      	ldr	r3, [pc, #36]	; (8001970 <MX_SPI2_Init+0x74>)
 800194a:	2207      	movs	r2, #7
 800194c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800194e:	4b08      	ldr	r3, [pc, #32]	; (8001970 <MX_SPI2_Init+0x74>)
 8001950:	2200      	movs	r2, #0
 8001952:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001954:	4b06      	ldr	r3, [pc, #24]	; (8001970 <MX_SPI2_Init+0x74>)
 8001956:	2208      	movs	r2, #8
 8001958:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800195a:	4805      	ldr	r0, [pc, #20]	; (8001970 <MX_SPI2_Init+0x74>)
 800195c:	f007 f920 	bl	8008ba0 <HAL_SPI_Init>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001966:	f000 fa9b 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	200000f0 	.word	0x200000f0
 8001974:	40003800 	.word	0x40003800

08001978 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b088      	sub	sp, #32
 800197c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800197e:	f107 0310 	add.w	r3, r7, #16
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
 8001986:	605a      	str	r2, [r3, #4]
 8001988:	609a      	str	r2, [r3, #8]
 800198a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800198c:	1d3b      	adds	r3, r7, #4
 800198e:	2200      	movs	r2, #0
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	605a      	str	r2, [r3, #4]
 8001994:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001996:	4b2b      	ldr	r3, [pc, #172]	; (8001a44 <MX_TIM4_Init+0xcc>)
 8001998:	4a2b      	ldr	r2, [pc, #172]	; (8001a48 <MX_TIM4_Init+0xd0>)
 800199a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4000;
 800199c:	4b29      	ldr	r3, [pc, #164]	; (8001a44 <MX_TIM4_Init+0xcc>)
 800199e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80019a2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a4:	4b27      	ldr	r3, [pc, #156]	; (8001a44 <MX_TIM4_Init+0xcc>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 80019aa:	4b26      	ldr	r3, [pc, #152]	; (8001a44 <MX_TIM4_Init+0xcc>)
 80019ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80019b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b2:	4b24      	ldr	r3, [pc, #144]	; (8001a44 <MX_TIM4_Init+0xcc>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019b8:	4b22      	ldr	r3, [pc, #136]	; (8001a44 <MX_TIM4_Init+0xcc>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80019be:	4821      	ldr	r0, [pc, #132]	; (8001a44 <MX_TIM4_Init+0xcc>)
 80019c0:	f007 f978 	bl	8008cb4 <HAL_TIM_Base_Init>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 80019ca:	f000 fa69 	bl	8001ea0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019d2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80019d4:	f107 0310 	add.w	r3, r7, #16
 80019d8:	4619      	mov	r1, r3
 80019da:	481a      	ldr	r0, [pc, #104]	; (8001a44 <MX_TIM4_Init+0xcc>)
 80019dc:	f007 f9c0 	bl	8008d60 <HAL_TIM_ConfigClockSource>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80019e6:	f000 fa5b 	bl	8001ea0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ea:	2300      	movs	r3, #0
 80019ec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019f2:	1d3b      	adds	r3, r7, #4
 80019f4:	4619      	mov	r1, r3
 80019f6:	4813      	ldr	r0, [pc, #76]	; (8001a44 <MX_TIM4_Init+0xcc>)
 80019f8:	f007 fba0 	bl	800913c <HAL_TIMEx_MasterConfigSynchronization>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8001a02:	f000 fa4d 	bl	8001ea0 <Error_Handler>

  //set period =10sec to trigger manually the external interrupt
  //with pushbutton PA0 (center of joystick)
  // 20 000 000 x10 = 200 000 000

  htim4.Init.Prescaler = 20000;
 8001a06:	4b0f      	ldr	r3, [pc, #60]	; (8001a44 <MX_TIM4_Init+0xcc>)
 8001a08:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001a0c:	605a      	str	r2, [r3, #4]
  htim4.Init.Period = 10000;
 8001a0e:	4b0d      	ldr	r3, [pc, #52]	; (8001a44 <MX_TIM4_Init+0xcc>)
 8001a10:	f242 7210 	movw	r2, #10000	; 0x2710
 8001a14:	60da      	str	r2, [r3, #12]
  //reinitialize
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001a16:	480b      	ldr	r0, [pc, #44]	; (8001a44 <MX_TIM4_Init+0xcc>)
 8001a18:	f007 f94c 	bl	8008cb4 <HAL_TIM_Base_Init>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM4_Init+0xae>
    {
      Error_Handler();
 8001a22:	f000 fa3d 	bl	8001ea0 <Error_Handler>
    }

  HAL_TIM_Base_Start_IT(&htim4);
 8001a26:	4807      	ldr	r0, [pc, #28]	; (8001a44 <MX_TIM4_Init+0xcc>)
 8001a28:	f007 f970 	bl	8008d0c <HAL_TIM_Base_Start_IT>

  HAL_NVIC_SetPriority(TIM4_IRQn, 7, 0); // middle priority
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	2107      	movs	r1, #7
 8001a30:	201e      	movs	r0, #30
 8001a32:	f002 fcb8 	bl	80043a6 <HAL_NVIC_SetPriority>

  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a36:	201e      	movs	r0, #30
 8001a38:	f002 fcd1 	bl	80043de <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_Init 2 */

}
 8001a3c:	bf00      	nop
 8001a3e:	3720      	adds	r7, #32
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	20000154 	.word	0x20000154
 8001a48:	40000800 	.word	0x40000800

08001a4c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a50:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a52:	4a15      	ldr	r2, [pc, #84]	; (8001aa8 <MX_USART2_UART_Init+0x5c>)
 8001a54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a56:	4b13      	ldr	r3, [pc, #76]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a5e:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a64:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a72:	220c      	movs	r2, #12
 8001a74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a76:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a7c:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a82:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a88:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a8e:	4805      	ldr	r0, [pc, #20]	; (8001aa4 <MX_USART2_UART_Init+0x58>)
 8001a90:	f007 fbb0 	bl	80091f4 <HAL_UART_Init>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a9a:	f000 fa01 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200003d4 	.word	0x200003d4
 8001aa8:	40004400 	.word	0x40004400

08001aac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08c      	sub	sp, #48	; 0x30
 8001ab0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab2:	f107 031c 	add.w	r3, r7, #28
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	605a      	str	r2, [r3, #4]
 8001abc:	609a      	str	r2, [r3, #8]
 8001abe:	60da      	str	r2, [r3, #12]
 8001ac0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ac2:	4b9c      	ldr	r3, [pc, #624]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac6:	4a9b      	ldr	r2, [pc, #620]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001ac8:	f043 0310 	orr.w	r3, r3, #16
 8001acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ace:	4b99      	ldr	r3, [pc, #612]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad2:	f003 0310 	and.w	r3, r3, #16
 8001ad6:	61bb      	str	r3, [r7, #24]
 8001ad8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ada:	4b96      	ldr	r3, [pc, #600]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ade:	4a95      	ldr	r2, [pc, #596]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001ae0:	f043 0304 	orr.w	r3, r3, #4
 8001ae4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ae6:	4b93      	ldr	r3, [pc, #588]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aea:	f003 0304 	and.w	r3, r3, #4
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001af2:	4b90      	ldr	r3, [pc, #576]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af6:	4a8f      	ldr	r2, [pc, #572]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001afc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001afe:	4b8d      	ldr	r3, [pc, #564]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b0a:	4b8a      	ldr	r3, [pc, #552]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0e:	4a89      	ldr	r2, [pc, #548]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001b10:	f043 0301 	orr.w	r3, r3, #1
 8001b14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b16:	4b87      	ldr	r3, [pc, #540]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b22:	4b84      	ldr	r3, [pc, #528]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b26:	4a83      	ldr	r2, [pc, #524]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001b28:	f043 0302 	orr.w	r3, r3, #2
 8001b2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b2e:	4b81      	ldr	r3, [pc, #516]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b3a:	4b7e      	ldr	r3, [pc, #504]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b3e:	4a7d      	ldr	r2, [pc, #500]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001b40:	f043 0308 	orr.w	r3, r3, #8
 8001b44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b46:	4b7b      	ldr	r3, [pc, #492]	; (8001d34 <MX_GPIO_Init+0x288>)
 8001b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b4a:	f003 0308 	and.w	r3, r3, #8
 8001b4e:	607b      	str	r3, [r7, #4]
 8001b50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8001b52:	2200      	movs	r2, #0
 8001b54:	f240 1109 	movw	r1, #265	; 0x109
 8001b58:	4877      	ldr	r0, [pc, #476]	; (8001d38 <MX_GPIO_Init+0x28c>)
 8001b5a:	f002 fe1b 	bl	8004794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	210d      	movs	r1, #13
 8001b62:	4876      	ldr	r0, [pc, #472]	; (8001d3c <MX_GPIO_Init+0x290>)
 8001b64:	f002 fe16 	bl	8004794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001b68:	2201      	movs	r2, #1
 8001b6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b6e:	4874      	ldr	r0, [pc, #464]	; (8001d40 <MX_GPIO_Init+0x294>)
 8001b70:	f002 fe10 	bl	8004794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8001b74:	2200      	movs	r2, #0
 8001b76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b7a:	4871      	ldr	r0, [pc, #452]	; (8001d40 <MX_GPIO_Init+0x294>)
 8001b7c:	f002 fe0a 	bl	8004794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001b80:	2200      	movs	r2, #0
 8001b82:	2180      	movs	r1, #128	; 0x80
 8001b84:	486f      	ldr	r0, [pc, #444]	; (8001d44 <MX_GPIO_Init+0x298>)
 8001b86:	f002 fe05 	bl	8004794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8001b8a:	2308      	movs	r3, #8
 8001b8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b92:	2300      	movs	r3, #0
 8001b94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b96:	2302      	movs	r3, #2
 8001b98:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8001b9a:	f107 031c 	add.w	r3, r7, #28
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4865      	ldr	r0, [pc, #404]	; (8001d38 <MX_GPIO_Init+0x28c>)
 8001ba2:	f002 fc37 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8001ba6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001baa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bac:	4b66      	ldr	r3, [pc, #408]	; (8001d48 <MX_GPIO_Init+0x29c>)
 8001bae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb4:	f107 031c 	add.w	r3, r7, #28
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4861      	ldr	r0, [pc, #388]	; (8001d40 <MX_GPIO_Init+0x294>)
 8001bbc:	f002 fc2a 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8001bc0:	2307      	movs	r3, #7
 8001bc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bcc:	f107 031c 	add.w	r3, r7, #28
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	485b      	ldr	r0, [pc, #364]	; (8001d40 <MX_GPIO_Init+0x294>)
 8001bd4:	f002 fc1e 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001bdc:	4b5b      	ldr	r3, [pc, #364]	; (8001d4c <MX_GPIO_Init+0x2a0>)
 8001bde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be0:	2300      	movs	r3, #0
 8001be2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be4:	f107 031c 	add.w	r3, r7, #28
 8001be8:	4619      	mov	r1, r3
 8001bea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bee:	f002 fc11 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 8001bf2:	232e      	movs	r3, #46	; 0x2e
 8001bf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bfe:	f107 031c 	add.w	r3, r7, #28
 8001c02:	4619      	mov	r1, r3
 8001c04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c08:	f002 fc04 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8001c0c:	2310      	movs	r3, #16
 8001c0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c10:	4b4d      	ldr	r3, [pc, #308]	; (8001d48 <MX_GPIO_Init+0x29c>)
 8001c12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8001c18:	f107 031c 	add.w	r3, r7, #28
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c22:	f002 fbf7 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|M3V3_REG_ON_Pin;
 8001c26:	2309      	movs	r3, #9
 8001c28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c32:	2300      	movs	r3, #0
 8001c34:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c36:	f107 031c 	add.w	r3, r7, #28
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	483f      	ldr	r0, [pc, #252]	; (8001d3c <MX_GPIO_Init+0x290>)
 8001c3e:	f002 fbe9 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8001c42:	2304      	movs	r3, #4
 8001c44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c46:	2301      	movs	r3, #1
 8001c48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8001c52:	f107 031c 	add.w	r3, r7, #28
 8001c56:	4619      	mov	r1, r3
 8001c58:	4838      	ldr	r0, [pc, #224]	; (8001d3c <MX_GPIO_Init+0x290>)
 8001c5a:	f002 fbdb 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8001c5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c64:	2301      	movs	r3, #1
 8001c66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8001c70:	f107 031c 	add.w	r3, r7, #28
 8001c74:	4619      	mov	r1, r3
 8001c76:	4830      	ldr	r0, [pc, #192]	; (8001d38 <MX_GPIO_Init+0x28c>)
 8001c78:	f002 fbcc 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8001c7c:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001c80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c82:	2301      	movs	r3, #1
 8001c84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c86:	2300      	movs	r3, #0
 8001c88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c8e:	f107 031c 	add.w	r3, r7, #28
 8001c92:	4619      	mov	r1, r3
 8001c94:	482a      	ldr	r0, [pc, #168]	; (8001d40 <MX_GPIO_Init+0x294>)
 8001c96:	f002 fbbd 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT1_Pin */
  GPIO_InitStruct.Pin = GYRO_INT1_Pin;
 8001c9a:	2304      	movs	r3, #4
 8001c9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c9e:	4b2a      	ldr	r3, [pc, #168]	; (8001d48 <MX_GPIO_Init+0x29c>)
 8001ca0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT1_GPIO_Port, &GPIO_InitStruct);
 8001ca6:	f107 031c 	add.w	r3, r7, #28
 8001caa:	4619      	mov	r1, r3
 8001cac:	4825      	ldr	r0, [pc, #148]	; (8001d44 <MX_GPIO_Init+0x298>)
 8001cae:	f002 fbb1 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001cb2:	2380      	movs	r3, #128	; 0x80
 8001cb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001cc2:	f107 031c 	add.w	r3, r7, #28
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	481e      	ldr	r0, [pc, #120]	; (8001d44 <MX_GPIO_Init+0x298>)
 8001cca:	f002 fba3 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8001cce:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001cd4:	4b1c      	ldr	r3, [pc, #112]	; (8001d48 <MX_GPIO_Init+0x29c>)
 8001cd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8001cdc:	f107 031c 	add.w	r3, r7, #28
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4816      	ldr	r0, [pc, #88]	; (8001d3c <MX_GPIO_Init+0x290>)
 8001ce4:	f002 fb96 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cec:	2301      	movs	r3, #1
 8001cee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8001cf8:	f107 031c 	add.w	r3, r7, #28
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	480e      	ldr	r0, [pc, #56]	; (8001d38 <MX_GPIO_Init+0x28c>)
 8001d00:	f002 fb88 	bl	8004414 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_INT_Pin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8001d04:	2302      	movs	r3, #2
 8001d06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d08:	4b0f      	ldr	r3, [pc, #60]	; (8001d48 <MX_GPIO_Init+0x29c>)
 8001d0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8001d10:	f107 031c 	add.w	r3, r7, #28
 8001d14:	4619      	mov	r1, r3
 8001d16:	4808      	ldr	r0, [pc, #32]	; (8001d38 <MX_GPIO_Init+0x28c>)
 8001d18:	f002 fb7c 	bl	8004414 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	2100      	movs	r1, #0
 8001d20:	2006      	movs	r0, #6
 8001d22:	f002 fb40 	bl	80043a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001d26:	2006      	movs	r0, #6
 8001d28:	f002 fb59 	bl	80043de <HAL_NVIC_EnableIRQ>

}
 8001d2c:	bf00      	nop
 8001d2e:	3730      	adds	r7, #48	; 0x30
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40021000 	.word	0x40021000
 8001d38:	48001000 	.word	0x48001000
 8001d3c:	48000400 	.word	0x48000400
 8001d40:	48000800 	.word	0x48000800
 8001d44:	48000c00 	.word	0x48000c00
 8001d48:	10120000 	.word	0x10120000
 8001d4c:	10110000 	.word	0x10110000

08001d50 <initLEDS>:

/* USER CODE BEGIN 4 */
void initLEDS(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b088      	sub	sp, #32
 8001d54:	af00      	add	r7, sp, #0
	//enable clock for the two LEDS
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001d56:	4b1a      	ldr	r3, [pc, #104]	; (8001dc0 <initLEDS+0x70>)
 8001d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d5a:	4a19      	ldr	r2, [pc, #100]	; (8001dc0 <initLEDS+0x70>)
 8001d5c:	f043 0302 	orr.w	r3, r3, #2
 8001d60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d62:	4b17      	ldr	r3, [pc, #92]	; (8001dc0 <initLEDS+0x70>)
 8001d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	60bb      	str	r3, [r7, #8]
 8001d6c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001d6e:	4b14      	ldr	r3, [pc, #80]	; (8001dc0 <initLEDS+0x70>)
 8001d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d72:	4a13      	ldr	r2, [pc, #76]	; (8001dc0 <initLEDS+0x70>)
 8001d74:	f043 0310 	orr.w	r3, r3, #16
 8001d78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d7a:	4b11      	ldr	r3, [pc, #68]	; (8001dc0 <initLEDS+0x70>)
 8001d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d7e:	f003 0310 	and.w	r3, r3, #16
 8001d82:	607b      	str	r3, [r7, #4]
 8001d84:	687b      	ldr	r3, [r7, #4]

	GPIO_InitTypeDef pinconf;

	// Configuration for GPIO pin PB2, output LED
	pinconf.Pin = GPIO_PIN_2;
 8001d86:	2304      	movs	r3, #4
 8001d88:	60fb      	str	r3, [r7, #12]
	pinconf.Mode = GPIO_MODE_OUTPUT_PP;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	613b      	str	r3, [r7, #16]
	pinconf.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	617b      	str	r3, [r7, #20]
	pinconf.Speed= GPIO_SPEED_FREQ_VERY_HIGH;
 8001d92:	2303      	movs	r3, #3
 8001d94:	61bb      	str	r3, [r7, #24]
	pinconf.Alternate = 0;
 8001d96:	2300      	movs	r3, #0
 8001d98:	61fb      	str	r3, [r7, #28]

	// Initialization for GPIO pin PB2, output RED LED
	HAL_GPIO_Init(GPIOB, &pinconf);
 8001d9a:	f107 030c 	add.w	r3, r7, #12
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4808      	ldr	r0, [pc, #32]	; (8001dc4 <initLEDS+0x74>)
 8001da2:	f002 fb37 	bl	8004414 <HAL_GPIO_Init>

	/* Configuration for GPIO pin PE8, output GREEN LED*
	 * We are reusing the pinconf struct so only need
	 * to change the Pin member variable */

	pinconf.Pin = GPIO_PIN_8;
 8001da6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001daa:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &pinconf);
 8001dac:	f107 030c 	add.w	r3, r7, #12
 8001db0:	4619      	mov	r1, r3
 8001db2:	4805      	ldr	r0, [pc, #20]	; (8001dc8 <initLEDS+0x78>)
 8001db4:	f002 fb2e 	bl	8004414 <HAL_GPIO_Init>

}
 8001db8:	bf00      	nop
 8001dba:	3720      	adds	r7, #32
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	48000400 	.word	0x48000400
 8001dc8:	48001000 	.word	0x48001000

08001dcc <TIM4_IRQHandler>:


void TIM4_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
	//RED LED toggle is to show visually the length of the timer
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8001dd0:	2104      	movs	r1, #4
 8001dd2:	480a      	ldr	r0, [pc, #40]	; (8001dfc <TIM4_IRQHandler+0x30>)
 8001dd4:	f002 fcf6 	bl	80047c4 <HAL_GPIO_TogglePin>

	//Toggle green led
	//HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);

	frequency = counter/period;
 8001dd8:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <TIM4_IRQHandler+0x34>)
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	4b09      	ldr	r3, [pc, #36]	; (8001e04 <TIM4_IRQHandler+0x38>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	fb92 f3f3 	sdiv	r3, r2, r3
 8001de4:	4a08      	ldr	r2, [pc, #32]	; (8001e08 <TIM4_IRQHandler+0x3c>)
 8001de6:	6013      	str	r3, [r2, #0]

	__HAL_TIM_CLEAR_FLAG(&htim4, TIM_FLAG_UPDATE);
 8001de8:	4b08      	ldr	r3, [pc, #32]	; (8001e0c <TIM4_IRQHandler+0x40>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f06f 0201 	mvn.w	r2, #1
 8001df0:	611a      	str	r2, [r3, #16]

	//change counter=0
	counter=0;
 8001df2:	4b03      	ldr	r3, [pc, #12]	; (8001e00 <TIM4_IRQHandler+0x34>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]


}
 8001df8:	bf00      	nop
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	48000400 	.word	0x48000400
 8001e00:	200000d0 	.word	0x200000d0
 8001e04:	2000000c 	.word	0x2000000c
 8001e08:	20000004 	.word	0x20000004
 8001e0c:	20000154 	.word	0x20000154

08001e10 <EXTI0_IRQHandler_Config>:
  * @brief  Configures EXTI line 0 (connected to PA.0 pin) in interrupt mode
  * @param  None
  * @retval None
  */
static void EXTI0_IRQHandler_Config(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef   GPIO_InitStructure;

  // Enable GPIOA clock
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e16:	4b12      	ldr	r3, [pc, #72]	; (8001e60 <EXTI0_IRQHandler_Config+0x50>)
 8001e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1a:	4a11      	ldr	r2, [pc, #68]	; (8001e60 <EXTI0_IRQHandler_Config+0x50>)
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e22:	4b0f      	ldr	r3, [pc, #60]	; (8001e60 <EXTI0_IRQHandler_Config+0x50>)
 8001e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	603b      	str	r3, [r7, #0]
 8001e2c:	683b      	ldr	r3, [r7, #0]

  // Configure PA.0 pin as input floating
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8001e2e:	4b0d      	ldr	r3, [pc, #52]	; (8001e64 <EXTI0_IRQHandler_Config+0x54>)
 8001e30:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Pin = GPIO_PIN_0;
 8001e36:	2301      	movs	r3, #1
 8001e38:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001e3a:	1d3b      	adds	r3, r7, #4
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e42:	f002 fae7 	bl	8004414 <HAL_GPIO_Init>

  // Enable and set EXTI line 0 Interrupt to the lowest priority
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 8001e46:	2200      	movs	r2, #0
 8001e48:	2102      	movs	r1, #2
 8001e4a:	2006      	movs	r0, #6
 8001e4c:	f002 faab 	bl	80043a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001e50:	2006      	movs	r0, #6
 8001e52:	f002 fac4 	bl	80043de <HAL_NVIC_EnableIRQ>
}
 8001e56:	bf00      	nop
 8001e58:	3718      	adds	r7, #24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40021000 	.word	0x40021000
 8001e64:	10110000 	.word	0x10110000

08001e68 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	80fb      	strh	r3, [r7, #6]

  if (GPIO_Pin == GPIO_PIN_0)
 8001e72:	88fb      	ldrh	r3, [r7, #6]
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d10a      	bne.n	8001e8e <HAL_GPIO_EXTI_Callback+0x26>
  {

    //Toggle GREEN LED
	//the GREEN LED will show the interrupt being triggered when pressing PA0
	  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);
 8001e78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e7c:	4806      	ldr	r0, [pc, #24]	; (8001e98 <HAL_GPIO_EXTI_Callback+0x30>)
 8001e7e:	f002 fca1 	bl	80047c4 <HAL_GPIO_TogglePin>
	//increase counter
	  counter++;
 8001e82:	4b06      	ldr	r3, [pc, #24]	; (8001e9c <HAL_GPIO_EXTI_Callback+0x34>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	3301      	adds	r3, #1
 8001e88:	4a04      	ldr	r2, [pc, #16]	; (8001e9c <HAL_GPIO_EXTI_Callback+0x34>)
 8001e8a:	6013      	str	r3, [r2, #0]

  }
  else
  __NOP();
}
 8001e8c:	e000      	b.n	8001e90 <HAL_GPIO_EXTI_Callback+0x28>
  __NOP();
 8001e8e:	bf00      	nop
}
 8001e90:	bf00      	nop
 8001e92:	3708      	adds	r7, #8
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	48001000 	.word	0x48001000
 8001e9c:	200000d0 	.word	0x200000d0

08001ea0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
	...

08001eb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb6:	4b0f      	ldr	r3, [pc, #60]	; (8001ef4 <HAL_MspInit+0x44>)
 8001eb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eba:	4a0e      	ldr	r2, [pc, #56]	; (8001ef4 <HAL_MspInit+0x44>)
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	6613      	str	r3, [r2, #96]	; 0x60
 8001ec2:	4b0c      	ldr	r3, [pc, #48]	; (8001ef4 <HAL_MspInit+0x44>)
 8001ec4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	607b      	str	r3, [r7, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ece:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <HAL_MspInit+0x44>)
 8001ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed2:	4a08      	ldr	r2, [pc, #32]	; (8001ef4 <HAL_MspInit+0x44>)
 8001ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ed8:	6593      	str	r3, [r2, #88]	; 0x58
 8001eda:	4b06      	ldr	r3, [pc, #24]	; (8001ef4 <HAL_MspInit+0x44>)
 8001edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ee2:	603b      	str	r3, [r7, #0]
 8001ee4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	40021000 	.word	0x40021000

08001ef8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08a      	sub	sp, #40	; 0x28
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
 8001f0e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a15      	ldr	r2, [pc, #84]	; (8001f6c <HAL_ADC_MspInit+0x74>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d123      	bne.n	8001f62 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001f1a:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <HAL_ADC_MspInit+0x78>)
 8001f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1e:	4a14      	ldr	r2, [pc, #80]	; (8001f70 <HAL_ADC_MspInit+0x78>)
 8001f20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f26:	4b12      	ldr	r3, [pc, #72]	; (8001f70 <HAL_ADC_MspInit+0x78>)
 8001f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <HAL_ADC_MspInit+0x78>)
 8001f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f36:	4a0e      	ldr	r2, [pc, #56]	; (8001f70 <HAL_ADC_MspInit+0x78>)
 8001f38:	f043 0302 	orr.w	r3, r3, #2
 8001f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f3e:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <HAL_ADC_MspInit+0x78>)
 8001f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	60fb      	str	r3, [r7, #12]
 8001f48:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN16 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001f4e:	230b      	movs	r3, #11
 8001f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f52:	2300      	movs	r3, #0
 8001f54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f56:	f107 0314 	add.w	r3, r7, #20
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4805      	ldr	r0, [pc, #20]	; (8001f74 <HAL_ADC_MspInit+0x7c>)
 8001f5e:	f002 fa59 	bl	8004414 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f62:	bf00      	nop
 8001f64:	3728      	adds	r7, #40	; 0x28
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	50040000 	.word	0x50040000
 8001f70:	40021000 	.word	0x40021000
 8001f74:	48000400 	.word	0x48000400

08001f78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b08c      	sub	sp, #48	; 0x30
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f80:	f107 031c 	add.w	r3, r7, #28
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a2e      	ldr	r2, [pc, #184]	; (8002050 <HAL_I2C_MspInit+0xd8>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d128      	bne.n	8001fec <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f9a:	4b2e      	ldr	r3, [pc, #184]	; (8002054 <HAL_I2C_MspInit+0xdc>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f9e:	4a2d      	ldr	r2, [pc, #180]	; (8002054 <HAL_I2C_MspInit+0xdc>)
 8001fa0:	f043 0302 	orr.w	r3, r3, #2
 8001fa4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fa6:	4b2b      	ldr	r3, [pc, #172]	; (8002054 <HAL_I2C_MspInit+0xdc>)
 8001fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	61bb      	str	r3, [r7, #24]
 8001fb0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001fb2:	23c0      	movs	r3, #192	; 0xc0
 8001fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fb6:	2312      	movs	r3, #18
 8001fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fc2:	2304      	movs	r3, #4
 8001fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fc6:	f107 031c 	add.w	r3, r7, #28
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4822      	ldr	r0, [pc, #136]	; (8002058 <HAL_I2C_MspInit+0xe0>)
 8001fce:	f002 fa21 	bl	8004414 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fd2:	4b20      	ldr	r3, [pc, #128]	; (8002054 <HAL_I2C_MspInit+0xdc>)
 8001fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd6:	4a1f      	ldr	r2, [pc, #124]	; (8002054 <HAL_I2C_MspInit+0xdc>)
 8001fd8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001fdc:	6593      	str	r3, [r2, #88]	; 0x58
 8001fde:	4b1d      	ldr	r3, [pc, #116]	; (8002054 <HAL_I2C_MspInit+0xdc>)
 8001fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fe6:	617b      	str	r3, [r7, #20]
 8001fe8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001fea:	e02d      	b.n	8002048 <HAL_I2C_MspInit+0xd0>
  else if(hi2c->Instance==I2C2)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a1a      	ldr	r2, [pc, #104]	; (800205c <HAL_I2C_MspInit+0xe4>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d128      	bne.n	8002048 <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff6:	4b17      	ldr	r3, [pc, #92]	; (8002054 <HAL_I2C_MspInit+0xdc>)
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffa:	4a16      	ldr	r2, [pc, #88]	; (8002054 <HAL_I2C_MspInit+0xdc>)
 8001ffc:	f043 0302 	orr.w	r3, r3, #2
 8002000:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002002:	4b14      	ldr	r3, [pc, #80]	; (8002054 <HAL_I2C_MspInit+0xdc>)
 8002004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	613b      	str	r3, [r7, #16]
 800200c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 800200e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002012:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002014:	2312      	movs	r3, #18
 8002016:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002018:	2301      	movs	r3, #1
 800201a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201c:	2303      	movs	r3, #3
 800201e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002020:	2304      	movs	r3, #4
 8002022:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002024:	f107 031c 	add.w	r3, r7, #28
 8002028:	4619      	mov	r1, r3
 800202a:	480b      	ldr	r0, [pc, #44]	; (8002058 <HAL_I2C_MspInit+0xe0>)
 800202c:	f002 f9f2 	bl	8004414 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002030:	4b08      	ldr	r3, [pc, #32]	; (8002054 <HAL_I2C_MspInit+0xdc>)
 8002032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002034:	4a07      	ldr	r2, [pc, #28]	; (8002054 <HAL_I2C_MspInit+0xdc>)
 8002036:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800203a:	6593      	str	r3, [r2, #88]	; 0x58
 800203c:	4b05      	ldr	r3, [pc, #20]	; (8002054 <HAL_I2C_MspInit+0xdc>)
 800203e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002040:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	68fb      	ldr	r3, [r7, #12]
}
 8002048:	bf00      	nop
 800204a:	3730      	adds	r7, #48	; 0x30
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40005400 	.word	0x40005400
 8002054:	40021000 	.word	0x40021000
 8002058:	48000400 	.word	0x48000400
 800205c:	40005800 	.word	0x40005800

08002060 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b08c      	sub	sp, #48	; 0x30
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 031c 	add.w	r3, r7, #28
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a44      	ldr	r2, [pc, #272]	; (8002190 <HAL_LCD_MspInit+0x130>)
 800207e:	4293      	cmp	r3, r2
 8002080:	f040 8081 	bne.w	8002186 <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8002084:	4b43      	ldr	r3, [pc, #268]	; (8002194 <HAL_LCD_MspInit+0x134>)
 8002086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002088:	4a42      	ldr	r2, [pc, #264]	; (8002194 <HAL_LCD_MspInit+0x134>)
 800208a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800208e:	6593      	str	r3, [r2, #88]	; 0x58
 8002090:	4b40      	ldr	r3, [pc, #256]	; (8002194 <HAL_LCD_MspInit+0x134>)
 8002092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002094:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002098:	61bb      	str	r3, [r7, #24]
 800209a:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800209c:	4b3d      	ldr	r3, [pc, #244]	; (8002194 <HAL_LCD_MspInit+0x134>)
 800209e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a0:	4a3c      	ldr	r2, [pc, #240]	; (8002194 <HAL_LCD_MspInit+0x134>)
 80020a2:	f043 0304 	orr.w	r3, r3, #4
 80020a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020a8:	4b3a      	ldr	r3, [pc, #232]	; (8002194 <HAL_LCD_MspInit+0x134>)
 80020aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020ac:	f003 0304 	and.w	r3, r3, #4
 80020b0:	617b      	str	r3, [r7, #20]
 80020b2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b4:	4b37      	ldr	r3, [pc, #220]	; (8002194 <HAL_LCD_MspInit+0x134>)
 80020b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020b8:	4a36      	ldr	r2, [pc, #216]	; (8002194 <HAL_LCD_MspInit+0x134>)
 80020ba:	f043 0301 	orr.w	r3, r3, #1
 80020be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020c0:	4b34      	ldr	r3, [pc, #208]	; (8002194 <HAL_LCD_MspInit+0x134>)
 80020c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020c4:	f003 0301 	and.w	r3, r3, #1
 80020c8:	613b      	str	r3, [r7, #16]
 80020ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020cc:	4b31      	ldr	r3, [pc, #196]	; (8002194 <HAL_LCD_MspInit+0x134>)
 80020ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020d0:	4a30      	ldr	r2, [pc, #192]	; (8002194 <HAL_LCD_MspInit+0x134>)
 80020d2:	f043 0302 	orr.w	r3, r3, #2
 80020d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020d8:	4b2e      	ldr	r3, [pc, #184]	; (8002194 <HAL_LCD_MspInit+0x134>)
 80020da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020e4:	4b2b      	ldr	r3, [pc, #172]	; (8002194 <HAL_LCD_MspInit+0x134>)
 80020e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020e8:	4a2a      	ldr	r2, [pc, #168]	; (8002194 <HAL_LCD_MspInit+0x134>)
 80020ea:	f043 0308 	orr.w	r3, r3, #8
 80020ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020f0:	4b28      	ldr	r3, [pc, #160]	; (8002194 <HAL_LCD_MspInit+0x134>)
 80020f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020f4:	f003 0308 	and.w	r3, r3, #8
 80020f8:	60bb      	str	r3, [r7, #8]
 80020fa:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 80020fc:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002100:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002102:	2302      	movs	r3, #2
 8002104:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210a:	2300      	movs	r3, #0
 800210c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800210e:	230b      	movs	r3, #11
 8002110:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002112:	f107 031c 	add.w	r3, r7, #28
 8002116:	4619      	mov	r1, r3
 8002118:	481f      	ldr	r0, [pc, #124]	; (8002198 <HAL_LCD_MspInit+0x138>)
 800211a:	f002 f97b 	bl	8004414 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 800211e:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002122:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	2302      	movs	r3, #2
 8002126:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	2300      	movs	r3, #0
 800212e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002130:	230b      	movs	r3, #11
 8002132:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002134:	f107 031c 	add.w	r3, r7, #28
 8002138:	4619      	mov	r1, r3
 800213a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800213e:	f002 f969 	bl	8004414 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG20_Pin|SEG3_Pin|SEG19_Pin|SEG4_Pin 
 8002142:	f24f 2330 	movw	r3, #62000	; 0xf230
 8002146:	61fb      	str	r3, [r7, #28]
                          |SEG11_Pin|SEG12_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002148:	2302      	movs	r3, #2
 800214a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214c:	2300      	movs	r3, #0
 800214e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002150:	2300      	movs	r3, #0
 8002152:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002154:	230b      	movs	r3, #11
 8002156:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002158:	f107 031c 	add.w	r3, r7, #28
 800215c:	4619      	mov	r1, r3
 800215e:	480f      	ldr	r0, [pc, #60]	; (800219c <HAL_LCD_MspInit+0x13c>)
 8002160:	f002 f958 	bl	8004414 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 8002164:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002168:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216a:	2302      	movs	r3, #2
 800216c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002172:	2300      	movs	r3, #0
 8002174:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002176:	230b      	movs	r3, #11
 8002178:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800217a:	f107 031c 	add.w	r3, r7, #28
 800217e:	4619      	mov	r1, r3
 8002180:	4807      	ldr	r0, [pc, #28]	; (80021a0 <HAL_LCD_MspInit+0x140>)
 8002182:	f002 f947 	bl	8004414 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8002186:	bf00      	nop
 8002188:	3730      	adds	r7, #48	; 0x30
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40002400 	.word	0x40002400
 8002194:	40021000 	.word	0x40021000
 8002198:	48000800 	.word	0x48000800
 800219c:	48000400 	.word	0x48000400
 80021a0:	48000c00 	.word	0x48000c00

080021a4 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08a      	sub	sp, #40	; 0x28
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ac:	f107 0314 	add.w	r3, r7, #20
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	60da      	str	r2, [r3, #12]
 80021ba:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a17      	ldr	r2, [pc, #92]	; (8002220 <HAL_QSPI_MspInit+0x7c>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d128      	bne.n	8002218 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80021c6:	4b17      	ldr	r3, [pc, #92]	; (8002224 <HAL_QSPI_MspInit+0x80>)
 80021c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021ca:	4a16      	ldr	r2, [pc, #88]	; (8002224 <HAL_QSPI_MspInit+0x80>)
 80021cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021d0:	6513      	str	r3, [r2, #80]	; 0x50
 80021d2:	4b14      	ldr	r3, [pc, #80]	; (8002224 <HAL_QSPI_MspInit+0x80>)
 80021d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021da:	613b      	str	r3, [r7, #16]
 80021dc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021de:	4b11      	ldr	r3, [pc, #68]	; (8002224 <HAL_QSPI_MspInit+0x80>)
 80021e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e2:	4a10      	ldr	r2, [pc, #64]	; (8002224 <HAL_QSPI_MspInit+0x80>)
 80021e4:	f043 0310 	orr.w	r3, r3, #16
 80021e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021ea:	4b0e      	ldr	r3, [pc, #56]	; (8002224 <HAL_QSPI_MspInit+0x80>)
 80021ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ee:	f003 0310 	and.w	r3, r3, #16
 80021f2:	60fb      	str	r3, [r7, #12]
 80021f4:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 80021f6:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80021fa:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fc:	2302      	movs	r3, #2
 80021fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002200:	2300      	movs	r3, #0
 8002202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002204:	2303      	movs	r3, #3
 8002206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002208:	230a      	movs	r3, #10
 800220a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800220c:	f107 0314 	add.w	r3, r7, #20
 8002210:	4619      	mov	r1, r3
 8002212:	4805      	ldr	r0, [pc, #20]	; (8002228 <HAL_QSPI_MspInit+0x84>)
 8002214:	f002 f8fe 	bl	8004414 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002218:	bf00      	nop
 800221a:	3728      	adds	r7, #40	; 0x28
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	a0001000 	.word	0xa0001000
 8002224:	40021000 	.word	0x40021000
 8002228:	48001000 	.word	0x48001000

0800222c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08a      	sub	sp, #40	; 0x28
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002234:	f107 0314 	add.w	r3, r7, #20
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]
 800223c:	605a      	str	r2, [r3, #4]
 800223e:	609a      	str	r2, [r3, #8]
 8002240:	60da      	str	r2, [r3, #12]
 8002242:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a17      	ldr	r2, [pc, #92]	; (80022a8 <HAL_SPI_MspInit+0x7c>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d127      	bne.n	800229e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800224e:	4b17      	ldr	r3, [pc, #92]	; (80022ac <HAL_SPI_MspInit+0x80>)
 8002250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002252:	4a16      	ldr	r2, [pc, #88]	; (80022ac <HAL_SPI_MspInit+0x80>)
 8002254:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002258:	6593      	str	r3, [r2, #88]	; 0x58
 800225a:	4b14      	ldr	r3, [pc, #80]	; (80022ac <HAL_SPI_MspInit+0x80>)
 800225c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800225e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002262:	613b      	str	r3, [r7, #16]
 8002264:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002266:	4b11      	ldr	r3, [pc, #68]	; (80022ac <HAL_SPI_MspInit+0x80>)
 8002268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800226a:	4a10      	ldr	r2, [pc, #64]	; (80022ac <HAL_SPI_MspInit+0x80>)
 800226c:	f043 0308 	orr.w	r3, r3, #8
 8002270:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002272:	4b0e      	ldr	r3, [pc, #56]	; (80022ac <HAL_SPI_MspInit+0x80>)
 8002274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002276:	f003 0308 	and.w	r3, r3, #8
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 800227e:	231a      	movs	r3, #26
 8002280:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002282:	2302      	movs	r3, #2
 8002284:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002286:	2300      	movs	r3, #0
 8002288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800228a:	2303      	movs	r3, #3
 800228c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800228e:	2305      	movs	r3, #5
 8002290:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002292:	f107 0314 	add.w	r3, r7, #20
 8002296:	4619      	mov	r1, r3
 8002298:	4805      	ldr	r0, [pc, #20]	; (80022b0 <HAL_SPI_MspInit+0x84>)
 800229a:	f002 f8bb 	bl	8004414 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800229e:	bf00      	nop
 80022a0:	3728      	adds	r7, #40	; 0x28
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40003800 	.word	0x40003800
 80022ac:	40021000 	.word	0x40021000
 80022b0:	48000c00 	.word	0x48000c00

080022b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a0a      	ldr	r2, [pc, #40]	; (80022ec <HAL_TIM_Base_MspInit+0x38>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d10b      	bne.n	80022de <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022c6:	4b0a      	ldr	r3, [pc, #40]	; (80022f0 <HAL_TIM_Base_MspInit+0x3c>)
 80022c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ca:	4a09      	ldr	r2, [pc, #36]	; (80022f0 <HAL_TIM_Base_MspInit+0x3c>)
 80022cc:	f043 0304 	orr.w	r3, r3, #4
 80022d0:	6593      	str	r3, [r2, #88]	; 0x58
 80022d2:	4b07      	ldr	r3, [pc, #28]	; (80022f0 <HAL_TIM_Base_MspInit+0x3c>)
 80022d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d6:	f003 0304 	and.w	r3, r3, #4
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80022de:	bf00      	nop
 80022e0:	3714      	adds	r7, #20
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	40000800 	.word	0x40000800
 80022f0:	40021000 	.word	0x40021000

080022f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08a      	sub	sp, #40	; 0x28
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022fc:	f107 0314 	add.w	r3, r7, #20
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	605a      	str	r2, [r3, #4]
 8002306:	609a      	str	r2, [r3, #8]
 8002308:	60da      	str	r2, [r3, #12]
 800230a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a17      	ldr	r2, [pc, #92]	; (8002370 <HAL_UART_MspInit+0x7c>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d127      	bne.n	8002366 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002316:	4b17      	ldr	r3, [pc, #92]	; (8002374 <HAL_UART_MspInit+0x80>)
 8002318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800231a:	4a16      	ldr	r2, [pc, #88]	; (8002374 <HAL_UART_MspInit+0x80>)
 800231c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002320:	6593      	str	r3, [r2, #88]	; 0x58
 8002322:	4b14      	ldr	r3, [pc, #80]	; (8002374 <HAL_UART_MspInit+0x80>)
 8002324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232a:	613b      	str	r3, [r7, #16]
 800232c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800232e:	4b11      	ldr	r3, [pc, #68]	; (8002374 <HAL_UART_MspInit+0x80>)
 8002330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002332:	4a10      	ldr	r2, [pc, #64]	; (8002374 <HAL_UART_MspInit+0x80>)
 8002334:	f043 0308 	orr.w	r3, r3, #8
 8002338:	64d3      	str	r3, [r2, #76]	; 0x4c
 800233a:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <HAL_UART_MspInit+0x80>)
 800233c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800233e:	f003 0308 	and.w	r3, r3, #8
 8002342:	60fb      	str	r3, [r7, #12]
 8002344:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002346:	2360      	movs	r3, #96	; 0x60
 8002348:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234a:	2302      	movs	r3, #2
 800234c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800234e:	2301      	movs	r3, #1
 8002350:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002352:	2303      	movs	r3, #3
 8002354:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002356:	2307      	movs	r3, #7
 8002358:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800235a:	f107 0314 	add.w	r3, r7, #20
 800235e:	4619      	mov	r1, r3
 8002360:	4805      	ldr	r0, [pc, #20]	; (8002378 <HAL_UART_MspInit+0x84>)
 8002362:	f002 f857 	bl	8004414 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002366:	bf00      	nop
 8002368:	3728      	adds	r7, #40	; 0x28
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	40004400 	.word	0x40004400
 8002374:	40021000 	.word	0x40021000
 8002378:	48000c00 	.word	0x48000c00

0800237c <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b08a      	sub	sp, #40	; 0x28
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a33      	ldr	r2, [pc, #204]	; (8002458 <HAL_SAI_MspInit+0xdc>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d135      	bne.n	80023fa <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 800238e:	4b33      	ldr	r3, [pc, #204]	; (800245c <HAL_SAI_MspInit+0xe0>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d10b      	bne.n	80023ae <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002396:	4b32      	ldr	r3, [pc, #200]	; (8002460 <HAL_SAI_MspInit+0xe4>)
 8002398:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800239a:	4a31      	ldr	r2, [pc, #196]	; (8002460 <HAL_SAI_MspInit+0xe4>)
 800239c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023a0:	6613      	str	r3, [r2, #96]	; 0x60
 80023a2:	4b2f      	ldr	r3, [pc, #188]	; (8002460 <HAL_SAI_MspInit+0xe4>)
 80023a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023aa:	613b      	str	r3, [r7, #16]
 80023ac:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80023ae:	4b2b      	ldr	r3, [pc, #172]	; (800245c <HAL_SAI_MspInit+0xe0>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	3301      	adds	r3, #1
 80023b4:	4a29      	ldr	r2, [pc, #164]	; (800245c <HAL_SAI_MspInit+0xe0>)
 80023b6:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B 
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 80023b8:	2374      	movs	r3, #116	; 0x74
 80023ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023bc:	2302      	movs	r3, #2
 80023be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c4:	2303      	movs	r3, #3
 80023c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80023c8:	230d      	movs	r3, #13
 80023ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023cc:	f107 0314 	add.w	r3, r7, #20
 80023d0:	4619      	mov	r1, r3
 80023d2:	4824      	ldr	r0, [pc, #144]	; (8002464 <HAL_SAI_MspInit+0xe8>)
 80023d4:	f002 f81e 	bl	8004414 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 80023d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023de:	2302      	movs	r3, #2
 80023e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e6:	2300      	movs	r3, #0
 80023e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80023ea:	230d      	movs	r3, #13
 80023ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 80023ee:	f107 0314 	add.w	r3, r7, #20
 80023f2:	4619      	mov	r1, r3
 80023f4:	481b      	ldr	r0, [pc, #108]	; (8002464 <HAL_SAI_MspInit+0xe8>)
 80023f6:	f002 f80d 	bl	8004414 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a1a      	ldr	r2, [pc, #104]	; (8002468 <HAL_SAI_MspInit+0xec>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d124      	bne.n	800244e <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8002404:	4b15      	ldr	r3, [pc, #84]	; (800245c <HAL_SAI_MspInit+0xe0>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d10b      	bne.n	8002424 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800240c:	4b14      	ldr	r3, [pc, #80]	; (8002460 <HAL_SAI_MspInit+0xe4>)
 800240e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002410:	4a13      	ldr	r2, [pc, #76]	; (8002460 <HAL_SAI_MspInit+0xe4>)
 8002412:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002416:	6613      	str	r3, [r2, #96]	; 0x60
 8002418:	4b11      	ldr	r3, [pc, #68]	; (8002460 <HAL_SAI_MspInit+0xe4>)
 800241a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800241c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8002424:	4b0d      	ldr	r3, [pc, #52]	; (800245c <HAL_SAI_MspInit+0xe0>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	3301      	adds	r3, #1
 800242a:	4a0c      	ldr	r2, [pc, #48]	; (800245c <HAL_SAI_MspInit+0xe0>)
 800242c:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE7     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 800242e:	2380      	movs	r3, #128	; 0x80
 8002430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002432:	2302      	movs	r3, #2
 8002434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800243a:	2303      	movs	r3, #3
 800243c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800243e:	230d      	movs	r3, #13
 8002440:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 8002442:	f107 0314 	add.w	r3, r7, #20
 8002446:	4619      	mov	r1, r3
 8002448:	4806      	ldr	r0, [pc, #24]	; (8002464 <HAL_SAI_MspInit+0xe8>)
 800244a:	f001 ffe3 	bl	8004414 <HAL_GPIO_Init>

    }
}
 800244e:	bf00      	nop
 8002450:	3728      	adds	r7, #40	; 0x28
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40015404 	.word	0x40015404
 800245c:	200000d8 	.word	0x200000d8
 8002460:	40021000 	.word	0x40021000
 8002464:	48001000 	.word	0x48001000
 8002468:	40015424 	.word	0x40015424

0800246c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr

0800247a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800247a:	b480      	push	{r7}
 800247c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800247e:	e7fe      	b.n	800247e <HardFault_Handler+0x4>

08002480 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002484:	e7fe      	b.n	8002484 <MemManage_Handler+0x4>

08002486 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002486:	b480      	push	{r7}
 8002488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800248a:	e7fe      	b.n	800248a <BusFault_Handler+0x4>

0800248c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002490:	e7fe      	b.n	8002490 <UsageFault_Handler+0x4>

08002492 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002492:	b480      	push	{r7}
 8002494:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024ae:	b480      	push	{r7}
 80024b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024b2:	bf00      	nop
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024c0:	f000 ff4c 	bl	800335c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80024cc:	2001      	movs	r0, #1
 80024ce:	f002 f993 	bl	80047f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}
	...

080024d8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80024dc:	4802      	ldr	r0, [pc, #8]	; (80024e8 <OTG_FS_IRQHandler+0x10>)
 80024de:	f002 fc25 	bl	8004d2c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	200008b4 	.word	0x200008b4

080024ec <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80024f4:	4b11      	ldr	r3, [pc, #68]	; (800253c <_sbrk+0x50>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d102      	bne.n	8002502 <_sbrk+0x16>
		heap_end = &end;
 80024fc:	4b0f      	ldr	r3, [pc, #60]	; (800253c <_sbrk+0x50>)
 80024fe:	4a10      	ldr	r2, [pc, #64]	; (8002540 <_sbrk+0x54>)
 8002500:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002502:	4b0e      	ldr	r3, [pc, #56]	; (800253c <_sbrk+0x50>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002508:	4b0c      	ldr	r3, [pc, #48]	; (800253c <_sbrk+0x50>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	4413      	add	r3, r2
 8002510:	466a      	mov	r2, sp
 8002512:	4293      	cmp	r3, r2
 8002514:	d907      	bls.n	8002526 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002516:	f00a fa6b 	bl	800c9f0 <__errno>
 800251a:	4602      	mov	r2, r0
 800251c:	230c      	movs	r3, #12
 800251e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002520:	f04f 33ff 	mov.w	r3, #4294967295
 8002524:	e006      	b.n	8002534 <_sbrk+0x48>
	}

	heap_end += incr;
 8002526:	4b05      	ldr	r3, [pc, #20]	; (800253c <_sbrk+0x50>)
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4413      	add	r3, r2
 800252e:	4a03      	ldr	r2, [pc, #12]	; (800253c <_sbrk+0x50>)
 8002530:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002532:	68fb      	ldr	r3, [r7, #12]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	200000dc 	.word	0x200000dc
 8002540:	20000b80 	.word	0x20000b80

08002544 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002548:	4b17      	ldr	r3, [pc, #92]	; (80025a8 <SystemInit+0x64>)
 800254a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800254e:	4a16      	ldr	r2, [pc, #88]	; (80025a8 <SystemInit+0x64>)
 8002550:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002554:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002558:	4b14      	ldr	r3, [pc, #80]	; (80025ac <SystemInit+0x68>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a13      	ldr	r2, [pc, #76]	; (80025ac <SystemInit+0x68>)
 800255e:	f043 0301 	orr.w	r3, r3, #1
 8002562:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002564:	4b11      	ldr	r3, [pc, #68]	; (80025ac <SystemInit+0x68>)
 8002566:	2200      	movs	r2, #0
 8002568:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800256a:	4b10      	ldr	r3, [pc, #64]	; (80025ac <SystemInit+0x68>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a0f      	ldr	r2, [pc, #60]	; (80025ac <SystemInit+0x68>)
 8002570:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002574:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002578:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800257a:	4b0c      	ldr	r3, [pc, #48]	; (80025ac <SystemInit+0x68>)
 800257c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002580:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002582:	4b0a      	ldr	r3, [pc, #40]	; (80025ac <SystemInit+0x68>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a09      	ldr	r2, [pc, #36]	; (80025ac <SystemInit+0x68>)
 8002588:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800258c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800258e:	4b07      	ldr	r3, [pc, #28]	; (80025ac <SystemInit+0x68>)
 8002590:	2200      	movs	r2, #0
 8002592:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002594:	4b04      	ldr	r3, [pc, #16]	; (80025a8 <SystemInit+0x64>)
 8002596:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800259a:	609a      	str	r2, [r3, #8]
#endif
}
 800259c:	bf00      	nop
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	e000ed00 	.word	0xe000ed00
 80025ac:	40021000 	.word	0x40021000

080025b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80025b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025e8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80025b4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80025b6:	e003      	b.n	80025c0 <LoopCopyDataInit>

080025b8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80025b8:	4b0c      	ldr	r3, [pc, #48]	; (80025ec <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80025ba:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80025bc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80025be:	3104      	adds	r1, #4

080025c0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80025c0:	480b      	ldr	r0, [pc, #44]	; (80025f0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80025c2:	4b0c      	ldr	r3, [pc, #48]	; (80025f4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80025c4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80025c6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80025c8:	d3f6      	bcc.n	80025b8 <CopyDataInit>
	ldr	r2, =_sbss
 80025ca:	4a0b      	ldr	r2, [pc, #44]	; (80025f8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80025cc:	e002      	b.n	80025d4 <LoopFillZerobss>

080025ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80025ce:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80025d0:	f842 3b04 	str.w	r3, [r2], #4

080025d4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80025d4:	4b09      	ldr	r3, [pc, #36]	; (80025fc <LoopForever+0x16>)
	cmp	r2, r3
 80025d6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80025d8:	d3f9      	bcc.n	80025ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80025da:	f7ff ffb3 	bl	8002544 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025de:	f00a fa0d 	bl	800c9fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80025e2:	f7fe fe99 	bl	8001318 <main>

080025e6 <LoopForever>:

LoopForever:
    b LoopForever
 80025e6:	e7fe      	b.n	80025e6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80025e8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80025ec:	0800ccb8 	.word	0x0800ccb8
	ldr	r0, =_sdata
 80025f0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80025f4:	200000b4 	.word	0x200000b4
	ldr	r2, =_sbss
 80025f8:	200000b4 	.word	0x200000b4
	ldr	r3, = _ebss
 80025fc:	20000b7c 	.word	0x20000b7c

08002600 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002600:	e7fe      	b.n	8002600 <ADC1_2_IRQHandler>
	...

08002604 <BSP_JOY_Init>:
  *     @arg  JOY_MODE_EXTI: Joystick pins will be connected to EXTI line
  *                                 with interrupt generation capability
  * @retval HAL_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_JOY_Init(JOYMode_TypeDef Joy_Mode)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b08e      	sub	sp, #56	; 0x38
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	71fb      	strb	r3, [r7, #7]
  JOYState_TypeDef joykey;
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Initialized the Joystick. */
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 800260e:	2300      	movs	r3, #0
 8002610:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002614:	e095      	b.n	8002742 <BSP_JOY_Init+0x13e>
  {
    /* Enable the JOY clock */
    JOYx_GPIO_CLK_ENABLE(joykey);
 8002616:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800261a:	2b00      	cmp	r3, #0
 800261c:	d10c      	bne.n	8002638 <BSP_JOY_Init+0x34>
 800261e:	4b4e      	ldr	r3, [pc, #312]	; (8002758 <BSP_JOY_Init+0x154>)
 8002620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002622:	4a4d      	ldr	r2, [pc, #308]	; (8002758 <BSP_JOY_Init+0x154>)
 8002624:	f043 0301 	orr.w	r3, r3, #1
 8002628:	64d3      	str	r3, [r2, #76]	; 0x4c
 800262a:	4b4b      	ldr	r3, [pc, #300]	; (8002758 <BSP_JOY_Init+0x154>)
 800262c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	61fb      	str	r3, [r7, #28]
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	e042      	b.n	80026be <BSP_JOY_Init+0xba>
 8002638:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800263c:	2b03      	cmp	r3, #3
 800263e:	d10c      	bne.n	800265a <BSP_JOY_Init+0x56>
 8002640:	4b45      	ldr	r3, [pc, #276]	; (8002758 <BSP_JOY_Init+0x154>)
 8002642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002644:	4a44      	ldr	r2, [pc, #272]	; (8002758 <BSP_JOY_Init+0x154>)
 8002646:	f043 0301 	orr.w	r3, r3, #1
 800264a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800264c:	4b42      	ldr	r3, [pc, #264]	; (8002758 <BSP_JOY_Init+0x154>)
 800264e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002650:	f003 0301 	and.w	r3, r3, #1
 8002654:	61bb      	str	r3, [r7, #24]
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	e031      	b.n	80026be <BSP_JOY_Init+0xba>
 800265a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800265e:	2b01      	cmp	r3, #1
 8002660:	d10c      	bne.n	800267c <BSP_JOY_Init+0x78>
 8002662:	4b3d      	ldr	r3, [pc, #244]	; (8002758 <BSP_JOY_Init+0x154>)
 8002664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002666:	4a3c      	ldr	r2, [pc, #240]	; (8002758 <BSP_JOY_Init+0x154>)
 8002668:	f043 0301 	orr.w	r3, r3, #1
 800266c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800266e:	4b3a      	ldr	r3, [pc, #232]	; (8002758 <BSP_JOY_Init+0x154>)
 8002670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	617b      	str	r3, [r7, #20]
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	e020      	b.n	80026be <BSP_JOY_Init+0xba>
 800267c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002680:	2b02      	cmp	r3, #2
 8002682:	d10c      	bne.n	800269e <BSP_JOY_Init+0x9a>
 8002684:	4b34      	ldr	r3, [pc, #208]	; (8002758 <BSP_JOY_Init+0x154>)
 8002686:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002688:	4a33      	ldr	r2, [pc, #204]	; (8002758 <BSP_JOY_Init+0x154>)
 800268a:	f043 0301 	orr.w	r3, r3, #1
 800268e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002690:	4b31      	ldr	r3, [pc, #196]	; (8002758 <BSP_JOY_Init+0x154>)
 8002692:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002694:	f003 0301 	and.w	r3, r3, #1
 8002698:	613b      	str	r3, [r7, #16]
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	e00f      	b.n	80026be <BSP_JOY_Init+0xba>
 800269e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	d10b      	bne.n	80026be <BSP_JOY_Init+0xba>
 80026a6:	4b2c      	ldr	r3, [pc, #176]	; (8002758 <BSP_JOY_Init+0x154>)
 80026a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026aa:	4a2b      	ldr	r2, [pc, #172]	; (8002758 <BSP_JOY_Init+0x154>)
 80026ac:	f043 0301 	orr.w	r3, r3, #1
 80026b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026b2:	4b29      	ldr	r3, [pc, #164]	; (8002758 <BSP_JOY_Init+0x154>)
 80026b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b6:	f003 0301 	and.w	r3, r3, #1
 80026ba:	60fb      	str	r3, [r7, #12]
 80026bc:	68fb      	ldr	r3, [r7, #12]

    GPIO_InitStruct.Pin = JOY_PIN[joykey];
 80026be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026c2:	4a26      	ldr	r2, [pc, #152]	; (800275c <BSP_JOY_Init+0x158>)
 80026c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026ca:	2302      	movs	r3, #2
 80026cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ce:	2303      	movs	r3, #3
 80026d0:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (Joy_Mode == JOY_MODE_GPIO)
 80026d2:	79fb      	ldrb	r3, [r7, #7]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d10d      	bne.n	80026f4 <BSP_JOY_Init+0xf0>
    {
      /* Configure Joy pin as input */
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026d8:	2300      	movs	r3, #0
 80026da:	627b      	str	r3, [r7, #36]	; 0x24
      HAL_GPIO_Init(JOY_PORT[joykey], &GPIO_InitStruct);
 80026dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80026e0:	4a1f      	ldr	r2, [pc, #124]	; (8002760 <BSP_JOY_Init+0x15c>)
 80026e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026e6:	f107 0220 	add.w	r2, r7, #32
 80026ea:	4611      	mov	r1, r2
 80026ec:	4618      	mov	r0, r3
 80026ee:	f001 fe91 	bl	8004414 <HAL_GPIO_Init>
 80026f2:	e021      	b.n	8002738 <BSP_JOY_Init+0x134>
    }
    else if (Joy_Mode == JOY_MODE_EXTI)
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d11e      	bne.n	8002738 <BSP_JOY_Init+0x134>
    {
      /* Configure Joy pin as input with External interrupt */
      GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80026fa:	4b1a      	ldr	r3, [pc, #104]	; (8002764 <BSP_JOY_Init+0x160>)
 80026fc:	627b      	str	r3, [r7, #36]	; 0x24
      HAL_GPIO_Init(JOY_PORT[joykey], &GPIO_InitStruct);
 80026fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002702:	4a17      	ldr	r2, [pc, #92]	; (8002760 <BSP_JOY_Init+0x15c>)
 8002704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002708:	f107 0220 	add.w	r2, r7, #32
 800270c:	4611      	mov	r1, r2
 800270e:	4618      	mov	r0, r3
 8002710:	f001 fe80 	bl	8004414 <HAL_GPIO_Init>

      /* Enable and set Joy EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((IRQn_Type)(JOY_IRQn[joykey]), 0x0F, 0x00);
 8002714:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002718:	4a13      	ldr	r2, [pc, #76]	; (8002768 <BSP_JOY_Init+0x164>)
 800271a:	5cd3      	ldrb	r3, [r2, r3]
 800271c:	b25b      	sxtb	r3, r3
 800271e:	2200      	movs	r2, #0
 8002720:	210f      	movs	r1, #15
 8002722:	4618      	mov	r0, r3
 8002724:	f001 fe3f 	bl	80043a6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((IRQn_Type)(JOY_IRQn[joykey]));
 8002728:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800272c:	4a0e      	ldr	r2, [pc, #56]	; (8002768 <BSP_JOY_Init+0x164>)
 800272e:	5cd3      	ldrb	r3, [r2, r3]
 8002730:	b25b      	sxtb	r3, r3
 8002732:	4618      	mov	r0, r3
 8002734:	f001 fe53 	bl	80043de <HAL_NVIC_EnableIRQ>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002738:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800273c:	3301      	adds	r3, #1
 800273e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002742:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002746:	2b04      	cmp	r3, #4
 8002748:	f67f af65 	bls.w	8002616 <BSP_JOY_Init+0x12>
    }
  }

  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3738      	adds	r7, #56	; 0x38
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40021000 	.word	0x40021000
 800275c:	0800cc4c 	.word	0x0800cc4c
 8002760:	20000014 	.word	0x20000014
 8002764:	10210000 	.word	0x10210000
 8002768:	0800cc58 	.word	0x0800cc58

0800276c <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002772:	2300      	movs	r3, #0
 8002774:	71fb      	strb	r3, [r7, #7]
 8002776:	e012      	b.n	800279e <BSP_JOY_GetState+0x32>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 8002778:	79fb      	ldrb	r3, [r7, #7]
 800277a:	4a0d      	ldr	r2, [pc, #52]	; (80027b0 <BSP_JOY_GetState+0x44>)
 800277c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002780:	79fb      	ldrb	r3, [r7, #7]
 8002782:	4a0c      	ldr	r2, [pc, #48]	; (80027b4 <BSP_JOY_GetState+0x48>)
 8002784:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002788:	4619      	mov	r1, r3
 800278a:	f001 ffeb 	bl	8004764 <HAL_GPIO_ReadPin>
 800278e:	4603      	mov	r3, r0
 8002790:	2b01      	cmp	r3, #1
 8002792:	d101      	bne.n	8002798 <BSP_JOY_GetState+0x2c>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	e006      	b.n	80027a6 <BSP_JOY_GetState+0x3a>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002798:	79fb      	ldrb	r3, [r7, #7]
 800279a:	3301      	adds	r3, #1
 800279c:	71fb      	strb	r3, [r7, #7]
 800279e:	79fb      	ldrb	r3, [r7, #7]
 80027a0:	2b04      	cmp	r3, #4
 80027a2:	d9e9      	bls.n	8002778 <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 80027a4:	2305      	movs	r3, #5
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	20000014 	.word	0x20000014
 80027b4:	0800cc4c 	.word	0x0800cc4c

080027b8 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80027bc:	4b19      	ldr	r3, [pc, #100]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 80027be:	4a1a      	ldr	r2, [pc, #104]	; (8002828 <BSP_LCD_GLASS_Init+0x70>)
 80027c0:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80027c2:	4b18      	ldr	r3, [pc, #96]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80027c8:	4b16      	ldr	r3, [pc, #88]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 80027ca:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80027ce:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80027d0:	4b14      	ldr	r3, [pc, #80]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 80027d2:	220c      	movs	r2, #12
 80027d4:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80027d6:	4b13      	ldr	r3, [pc, #76]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 80027d8:	2240      	movs	r2, #64	; 0x40
 80027da:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80027dc:	4b11      	ldr	r3, [pc, #68]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 80027de:	2200      	movs	r2, #0
 80027e0:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80027e2:	4b10      	ldr	r3, [pc, #64]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 80027e4:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80027e8:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80027ea:	4b0e      	ldr	r3, [pc, #56]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80027f0:	4b0c      	ldr	r3, [pc, #48]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 80027f2:	2240      	movs	r2, #64	; 0x40
 80027f4:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80027f6:	4b0b      	ldr	r3, [pc, #44]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80027fc:	4b09      	ldr	r3, [pc, #36]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 80027fe:	2200      	movs	r2, #0
 8002800:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8002802:	4b08      	ldr	r3, [pc, #32]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 8002804:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002808:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800280a:	4b06      	ldr	r3, [pc, #24]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 800280c:	2200      	movs	r2, #0
 800280e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8002810:	4804      	ldr	r0, [pc, #16]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 8002812:	f000 f839 	bl	8002888 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8002816:	4803      	ldr	r0, [pc, #12]	; (8002824 <BSP_LCD_GLASS_Init+0x6c>)
 8002818:	f003 fd4c 	bl	80062b4 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800281c:	f000 f82a 	bl	8002874 <BSP_LCD_GLASS_Clear>
}
 8002820:	bf00      	nop
 8002822:	bd80      	pop	{r7, pc}
 8002824:	200004a8 	.word	0x200004a8
 8002828:	40002400 	.word	0x40002400

0800282c <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8002834:	2300      	movs	r3, #0
 8002836:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002838:	e00b      	b.n	8002852 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800283a:	7bfb      	ldrb	r3, [r7, #15]
 800283c:	2200      	movs	r2, #0
 800283e:	2100      	movs	r1, #0
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f000 f9b1 	bl	8002ba8 <WriteChar>

    /* Point on the next character */
    ptr++;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	3301      	adds	r3, #1
 800284a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 800284c:	7bfb      	ldrb	r3, [r7, #15]
 800284e:	3301      	adds	r3, #1
 8002850:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d002      	beq.n	8002860 <BSP_LCD_GLASS_DisplayString+0x34>
 800285a:	7bfb      	ldrb	r3, [r7, #15]
 800285c:	2b05      	cmp	r3, #5
 800285e:	d9ec      	bls.n	800283a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8002860:	4803      	ldr	r0, [pc, #12]	; (8002870 <BSP_LCD_GLASS_DisplayString+0x44>)
 8002862:	f003 fe98 	bl	8006596 <HAL_LCD_UpdateDisplayRequest>
}
 8002866:	bf00      	nop
 8002868:	3710      	adds	r7, #16
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	200004a8 	.word	0x200004a8

08002874 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8002878:	4802      	ldr	r0, [pc, #8]	; (8002884 <BSP_LCD_GLASS_Clear+0x10>)
 800287a:	f003 fe36 	bl	80064ea <HAL_LCD_Clear>
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	200004a8 	.word	0x200004a8

08002888 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b0c0      	sub	sp, #256	; 0x100
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002890:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	609a      	str	r2, [r3, #8]
 800289c:	60da      	str	r2, [r3, #12]
 800289e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80028a0:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80028a4:	2244      	movs	r2, #68	; 0x44
 80028a6:	2100      	movs	r1, #0
 80028a8:	4618      	mov	r0, r3
 80028aa:	f00a f8db 	bl	800ca64 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80028ae:	f107 0320 	add.w	r3, r7, #32
 80028b2:	2288      	movs	r2, #136	; 0x88
 80028b4:	2100      	movs	r1, #0
 80028b6:	4618      	mov	r0, r3
 80028b8:	f00a f8d4 	bl	800ca64 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80028bc:	4b51      	ldr	r3, [pc, #324]	; (8002a04 <LCD_MspInit+0x17c>)
 80028be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028c0:	4a50      	ldr	r2, [pc, #320]	; (8002a04 <LCD_MspInit+0x17c>)
 80028c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028c6:	6593      	str	r3, [r2, #88]	; 0x58
 80028c8:	4b4e      	ldr	r3, [pc, #312]	; (8002a04 <LCD_MspInit+0x17c>)
 80028ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028d0:	61fb      	str	r3, [r7, #28]
 80028d2:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80028d4:	2304      	movs	r3, #4
 80028d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80028da:	2300      	movs	r3, #0
 80028dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80028e0:	2301      	movs	r3, #1
 80028e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80028e6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80028ea:	4618      	mov	r0, r3
 80028ec:	f003 fffa 	bl	80068e4 <HAL_RCC_OscConfig>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d000      	beq.n	80028f8 <LCD_MspInit+0x70>
  {
    while (1);
 80028f6:	e7fe      	b.n	80028f6 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80028f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028fc:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80028fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002902:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8002906:	f107 0320 	add.w	r3, r7, #32
 800290a:	4618      	mov	r0, r3
 800290c:	f004 fd9e 	bl	800744c <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002910:	4b3c      	ldr	r3, [pc, #240]	; (8002a04 <LCD_MspInit+0x17c>)
 8002912:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002914:	4a3b      	ldr	r2, [pc, #236]	; (8002a04 <LCD_MspInit+0x17c>)
 8002916:	f043 0301 	orr.w	r3, r3, #1
 800291a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800291c:	4b39      	ldr	r3, [pc, #228]	; (8002a04 <LCD_MspInit+0x17c>)
 800291e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002928:	4b36      	ldr	r3, [pc, #216]	; (8002a04 <LCD_MspInit+0x17c>)
 800292a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800292c:	4a35      	ldr	r2, [pc, #212]	; (8002a04 <LCD_MspInit+0x17c>)
 800292e:	f043 0302 	orr.w	r3, r3, #2
 8002932:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002934:	4b33      	ldr	r3, [pc, #204]	; (8002a04 <LCD_MspInit+0x17c>)
 8002936:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	617b      	str	r3, [r7, #20]
 800293e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002940:	4b30      	ldr	r3, [pc, #192]	; (8002a04 <LCD_MspInit+0x17c>)
 8002942:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002944:	4a2f      	ldr	r2, [pc, #188]	; (8002a04 <LCD_MspInit+0x17c>)
 8002946:	f043 0304 	orr.w	r3, r3, #4
 800294a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800294c:	4b2d      	ldr	r3, [pc, #180]	; (8002a04 <LCD_MspInit+0x17c>)
 800294e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002950:	f003 0304 	and.w	r3, r3, #4
 8002954:	613b      	str	r3, [r7, #16]
 8002956:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002958:	4b2a      	ldr	r3, [pc, #168]	; (8002a04 <LCD_MspInit+0x17c>)
 800295a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800295c:	4a29      	ldr	r2, [pc, #164]	; (8002a04 <LCD_MspInit+0x17c>)
 800295e:	f043 0308 	orr.w	r3, r3, #8
 8002962:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002964:	4b27      	ldr	r3, [pc, #156]	; (8002a04 <LCD_MspInit+0x17c>)
 8002966:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002968:	f003 0308 	and.w	r3, r3, #8
 800296c:	60fb      	str	r3, [r7, #12]
 800296e:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8002970:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002974:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002978:	2302      	movs	r3, #2
 800297a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800297e:	2300      	movs	r3, #0
 8002980:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8002984:	2303      	movs	r3, #3
 8002986:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800298a:	230b      	movs	r3, #11
 800298c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002990:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002994:	4619      	mov	r1, r3
 8002996:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800299a:	f001 fd3b 	bl	8004414 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800299e:	f24f 2333 	movw	r3, #62003	; 0xf233
 80029a2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80029a6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80029aa:	4619      	mov	r1, r3
 80029ac:	4816      	ldr	r0, [pc, #88]	; (8002a08 <LCD_MspInit+0x180>)
 80029ae:	f001 fd31 	bl	8004414 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80029b2:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80029b6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80029ba:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80029be:	4619      	mov	r1, r3
 80029c0:	4812      	ldr	r0, [pc, #72]	; (8002a0c <LCD_MspInit+0x184>)
 80029c2:	f001 fd27 	bl	8004414 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80029c6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80029ca:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80029ce:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80029d2:	4619      	mov	r1, r3
 80029d4:	480e      	ldr	r0, [pc, #56]	; (8002a10 <LCD_MspInit+0x188>)
 80029d6:	f001 fd1d 	bl	8004414 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80029da:	2002      	movs	r0, #2
 80029dc:	f000 fcdc 	bl	8003398 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80029e0:	4b08      	ldr	r3, [pc, #32]	; (8002a04 <LCD_MspInit+0x17c>)
 80029e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029e4:	4a07      	ldr	r2, [pc, #28]	; (8002a04 <LCD_MspInit+0x17c>)
 80029e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029ea:	6593      	str	r3, [r2, #88]	; 0x58
 80029ec:	4b05      	ldr	r3, [pc, #20]	; (8002a04 <LCD_MspInit+0x17c>)
 80029ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029f4:	60bb      	str	r3, [r7, #8]
 80029f6:	68bb      	ldr	r3, [r7, #8]
}
 80029f8:	bf00      	nop
 80029fa:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	40021000 	.word	0x40021000
 8002a08:	48000400 	.word	0x48000400
 8002a0c:	48000800 	.word	0x48000800
 8002a10:	48000c00 	.word	0x48000c00

08002a14 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	70fb      	strb	r3, [r7, #3]
 8002a20:	4613      	mov	r3, r2
 8002a22:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8002a24:	2300      	movs	r3, #0
 8002a26:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	737b      	strb	r3, [r7, #13]
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	2b2f      	cmp	r3, #47	; 0x2f
 8002a36:	d04d      	beq.n	8002ad4 <Convert+0xc0>
 8002a38:	2b2f      	cmp	r3, #47	; 0x2f
 8002a3a:	dc11      	bgt.n	8002a60 <Convert+0x4c>
 8002a3c:	2b29      	cmp	r3, #41	; 0x29
 8002a3e:	d02e      	beq.n	8002a9e <Convert+0x8a>
 8002a40:	2b29      	cmp	r3, #41	; 0x29
 8002a42:	dc06      	bgt.n	8002a52 <Convert+0x3e>
 8002a44:	2b25      	cmp	r3, #37	; 0x25
 8002a46:	d04c      	beq.n	8002ae2 <Convert+0xce>
 8002a48:	2b28      	cmp	r3, #40	; 0x28
 8002a4a:	d025      	beq.n	8002a98 <Convert+0x84>
 8002a4c:	2b20      	cmp	r3, #32
 8002a4e:	d01c      	beq.n	8002a8a <Convert+0x76>
 8002a50:	e057      	b.n	8002b02 <Convert+0xee>
 8002a52:	2b2b      	cmp	r3, #43	; 0x2b
 8002a54:	d03a      	beq.n	8002acc <Convert+0xb8>
 8002a56:	2b2b      	cmp	r3, #43	; 0x2b
 8002a58:	db1a      	blt.n	8002a90 <Convert+0x7c>
 8002a5a:	2b2d      	cmp	r3, #45	; 0x2d
 8002a5c:	d032      	beq.n	8002ac4 <Convert+0xb0>
 8002a5e:	e050      	b.n	8002b02 <Convert+0xee>
 8002a60:	2b6d      	cmp	r3, #109	; 0x6d
 8002a62:	d023      	beq.n	8002aac <Convert+0x98>
 8002a64:	2b6d      	cmp	r3, #109	; 0x6d
 8002a66:	dc04      	bgt.n	8002a72 <Convert+0x5e>
 8002a68:	2b39      	cmp	r3, #57	; 0x39
 8002a6a:	dd42      	ble.n	8002af2 <Convert+0xde>
 8002a6c:	2b64      	cmp	r3, #100	; 0x64
 8002a6e:	d019      	beq.n	8002aa4 <Convert+0x90>
 8002a70:	e047      	b.n	8002b02 <Convert+0xee>
 8002a72:	2bb0      	cmp	r3, #176	; 0xb0
 8002a74:	d031      	beq.n	8002ada <Convert+0xc6>
 8002a76:	2bb0      	cmp	r3, #176	; 0xb0
 8002a78:	dc02      	bgt.n	8002a80 <Convert+0x6c>
 8002a7a:	2b6e      	cmp	r3, #110	; 0x6e
 8002a7c:	d01a      	beq.n	8002ab4 <Convert+0xa0>
 8002a7e:	e040      	b.n	8002b02 <Convert+0xee>
 8002a80:	2bb5      	cmp	r3, #181	; 0xb5
 8002a82:	d01b      	beq.n	8002abc <Convert+0xa8>
 8002a84:	2bff      	cmp	r3, #255	; 0xff
 8002a86:	d030      	beq.n	8002aea <Convert+0xd6>
 8002a88:	e03b      	b.n	8002b02 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	81fb      	strh	r3, [r7, #14]
      break;
 8002a8e:	e057      	b.n	8002b40 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8002a90:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002a94:	81fb      	strh	r3, [r7, #14]
      break;
 8002a96:	e053      	b.n	8002b40 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8002a98:	2328      	movs	r3, #40	; 0x28
 8002a9a:	81fb      	strh	r3, [r7, #14]
      break;
 8002a9c:	e050      	b.n	8002b40 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8002a9e:	2311      	movs	r3, #17
 8002aa0:	81fb      	strh	r3, [r7, #14]
      break;
 8002aa2:	e04d      	b.n	8002b40 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8002aa4:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002aa8:	81fb      	strh	r3, [r7, #14]
      break;
 8002aaa:	e049      	b.n	8002b40 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8002aac:	f24b 2310 	movw	r3, #45584	; 0xb210
 8002ab0:	81fb      	strh	r3, [r7, #14]
      break;
 8002ab2:	e045      	b.n	8002b40 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8002ab4:	f242 2310 	movw	r3, #8720	; 0x2210
 8002ab8:	81fb      	strh	r3, [r7, #14]
      break;
 8002aba:	e041      	b.n	8002b40 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8002abc:	f246 0384 	movw	r3, #24708	; 0x6084
 8002ac0:	81fb      	strh	r3, [r7, #14]
      break;
 8002ac2:	e03d      	b.n	8002b40 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8002ac4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002ac8:	81fb      	strh	r3, [r7, #14]
      break;
 8002aca:	e039      	b.n	8002b40 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8002acc:	f24a 0314 	movw	r3, #40980	; 0xa014
 8002ad0:	81fb      	strh	r3, [r7, #14]
      break;
 8002ad2:	e035      	b.n	8002b40 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8002ad4:	23c0      	movs	r3, #192	; 0xc0
 8002ad6:	81fb      	strh	r3, [r7, #14]
      break;
 8002ad8:	e032      	b.n	8002b40 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 8002ada:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8002ade:	81fb      	strh	r3, [r7, #14]
      break;
 8002ae0:	e02e      	b.n	8002b40 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8002ae2:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8002ae6:	81fb      	strh	r3, [r7, #14]
      break;
 8002ae8:	e02a      	b.n	8002b40 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8002aea:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8002aee:	81fb      	strh	r3, [r7, #14]
      break ;
 8002af0:	e026      	b.n	8002b40 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	3b30      	subs	r3, #48	; 0x30
 8002af8:	4a28      	ldr	r2, [pc, #160]	; (8002b9c <Convert+0x188>)
 8002afa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002afe:	81fb      	strh	r3, [r7, #14]
      break;
 8002b00:	e01e      	b.n	8002b40 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	2b5a      	cmp	r3, #90	; 0x5a
 8002b08:	d80a      	bhi.n	8002b20 <Convert+0x10c>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	2b40      	cmp	r3, #64	; 0x40
 8002b10:	d906      	bls.n	8002b20 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	3b41      	subs	r3, #65	; 0x41
 8002b18:	4a21      	ldr	r2, [pc, #132]	; (8002ba0 <Convert+0x18c>)
 8002b1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b1e:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	2b7a      	cmp	r3, #122	; 0x7a
 8002b26:	d80a      	bhi.n	8002b3e <Convert+0x12a>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	2b60      	cmp	r3, #96	; 0x60
 8002b2e:	d906      	bls.n	8002b3e <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	3b61      	subs	r3, #97	; 0x61
 8002b36:	4a1a      	ldr	r2, [pc, #104]	; (8002ba0 <Convert+0x18c>)
 8002b38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b3c:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8002b3e:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002b40:	78fb      	ldrb	r3, [r7, #3]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d103      	bne.n	8002b4e <Convert+0x13a>
  {
    ch |= 0x0002;
 8002b46:	89fb      	ldrh	r3, [r7, #14]
 8002b48:	f043 0302 	orr.w	r3, r3, #2
 8002b4c:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8002b4e:	78bb      	ldrb	r3, [r7, #2]
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d103      	bne.n	8002b5c <Convert+0x148>
  {
    ch |= 0x0020;
 8002b54:	89fb      	ldrh	r3, [r7, #14]
 8002b56:	f043 0320 	orr.w	r3, r3, #32
 8002b5a:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002b5c:	230c      	movs	r3, #12
 8002b5e:	737b      	strb	r3, [r7, #13]
 8002b60:	2300      	movs	r3, #0
 8002b62:	733b      	strb	r3, [r7, #12]
 8002b64:	e010      	b.n	8002b88 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002b66:	89fa      	ldrh	r2, [r7, #14]
 8002b68:	7b7b      	ldrb	r3, [r7, #13]
 8002b6a:	fa42 f303 	asr.w	r3, r2, r3
 8002b6e:	461a      	mov	r2, r3
 8002b70:	7b3b      	ldrb	r3, [r7, #12]
 8002b72:	f002 020f 	and.w	r2, r2, #15
 8002b76:	490b      	ldr	r1, [pc, #44]	; (8002ba4 <Convert+0x190>)
 8002b78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002b7c:	7b7b      	ldrb	r3, [r7, #13]
 8002b7e:	3b04      	subs	r3, #4
 8002b80:	737b      	strb	r3, [r7, #13]
 8002b82:	7b3b      	ldrb	r3, [r7, #12]
 8002b84:	3301      	adds	r3, #1
 8002b86:	733b      	strb	r3, [r7, #12]
 8002b88:	7b3b      	ldrb	r3, [r7, #12]
 8002b8a:	2b03      	cmp	r3, #3
 8002b8c:	d9eb      	bls.n	8002b66 <Convert+0x152>
  }
}
 8002b8e:	bf00      	nop
 8002b90:	3714      	adds	r7, #20
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	0800cc94 	.word	0x0800cc94
 8002ba0:	0800cc60 	.word	0x0800cc60
 8002ba4:	20000498 	.word	0x20000498

08002ba8 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	4608      	mov	r0, r1
 8002bb2:	4611      	mov	r1, r2
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	70fb      	strb	r3, [r7, #3]
 8002bba:	460b      	mov	r3, r1
 8002bbc:	70bb      	strb	r3, [r7, #2]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002bc6:	78ba      	ldrb	r2, [r7, #2]
 8002bc8:	78fb      	ldrb	r3, [r7, #3]
 8002bca:	4619      	mov	r1, r3
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f7ff ff21 	bl	8002a14 <Convert>

  switch (Position)
 8002bd2:	787b      	ldrb	r3, [r7, #1]
 8002bd4:	2b05      	cmp	r3, #5
 8002bd6:	f200 835b 	bhi.w	8003290 <WriteChar+0x6e8>
 8002bda:	a201      	add	r2, pc, #4	; (adr r2, 8002be0 <WriteChar+0x38>)
 8002bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be0:	08002bf9 	.word	0x08002bf9
 8002be4:	08002cf3 	.word	0x08002cf3
 8002be8:	08002e0d 	.word	0x08002e0d
 8002bec:	08002f0f 	.word	0x08002f0f
 8002bf0:	0800303d 	.word	0x0800303d
 8002bf4:	08003187 	.word	0x08003187
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002bf8:	4b80      	ldr	r3, [pc, #512]	; (8002dfc <WriteChar+0x254>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	f003 0210 	and.w	r2, r3, #16
 8002c02:	4b7e      	ldr	r3, [pc, #504]	; (8002dfc <WriteChar+0x254>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	085b      	lsrs	r3, r3, #1
 8002c08:	05db      	lsls	r3, r3, #23
 8002c0a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c0e:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002c10:	4b7a      	ldr	r3, [pc, #488]	; (8002dfc <WriteChar+0x254>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	089b      	lsrs	r3, r3, #2
 8002c16:	059b      	lsls	r3, r3, #22
 8002c18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	4b77      	ldr	r3, [pc, #476]	; (8002dfc <WriteChar+0x254>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4a74      	ldr	r2, [pc, #464]	; (8002e00 <WriteChar+0x258>)
 8002c2e:	2100      	movs	r1, #0
 8002c30:	4874      	ldr	r0, [pc, #464]	; (8002e04 <WriteChar+0x25c>)
 8002c32:	f003 fbff 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002c36:	4b71      	ldr	r3, [pc, #452]	; (8002dfc <WriteChar+0x254>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	011b      	lsls	r3, r3, #4
 8002c3c:	f003 0210 	and.w	r2, r3, #16
 8002c40:	4b6e      	ldr	r3, [pc, #440]	; (8002dfc <WriteChar+0x254>)
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	085b      	lsrs	r3, r3, #1
 8002c46:	05db      	lsls	r3, r3, #23
 8002c48:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c4c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002c4e:	4b6b      	ldr	r3, [pc, #428]	; (8002dfc <WriteChar+0x254>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	089b      	lsrs	r3, r3, #2
 8002c54:	059b      	lsls	r3, r3, #22
 8002c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	4b67      	ldr	r3, [pc, #412]	; (8002dfc <WriteChar+0x254>)
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	4a65      	ldr	r2, [pc, #404]	; (8002e00 <WriteChar+0x258>)
 8002c6c:	2102      	movs	r1, #2
 8002c6e:	4865      	ldr	r0, [pc, #404]	; (8002e04 <WriteChar+0x25c>)
 8002c70:	f003 fbe0 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002c74:	4b61      	ldr	r3, [pc, #388]	; (8002dfc <WriteChar+0x254>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	011b      	lsls	r3, r3, #4
 8002c7a:	f003 0210 	and.w	r2, r3, #16
 8002c7e:	4b5f      	ldr	r3, [pc, #380]	; (8002dfc <WriteChar+0x254>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	085b      	lsrs	r3, r3, #1
 8002c84:	05db      	lsls	r3, r3, #23
 8002c86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c8a:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002c8c:	4b5b      	ldr	r3, [pc, #364]	; (8002dfc <WriteChar+0x254>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	089b      	lsrs	r3, r3, #2
 8002c92:	059b      	lsls	r3, r3, #22
 8002c94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c98:	431a      	orrs	r2, r3
 8002c9a:	4b58      	ldr	r3, [pc, #352]	; (8002dfc <WriteChar+0x254>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	4a55      	ldr	r2, [pc, #340]	; (8002e00 <WriteChar+0x258>)
 8002caa:	2104      	movs	r1, #4
 8002cac:	4855      	ldr	r0, [pc, #340]	; (8002e04 <WriteChar+0x25c>)
 8002cae:	f003 fbc1 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002cb2:	4b52      	ldr	r3, [pc, #328]	; (8002dfc <WriteChar+0x254>)
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	011b      	lsls	r3, r3, #4
 8002cb8:	f003 0210 	and.w	r2, r3, #16
 8002cbc:	4b4f      	ldr	r3, [pc, #316]	; (8002dfc <WriteChar+0x254>)
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	085b      	lsrs	r3, r3, #1
 8002cc2:	05db      	lsls	r3, r3, #23
 8002cc4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002cc8:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002cca:	4b4c      	ldr	r3, [pc, #304]	; (8002dfc <WriteChar+0x254>)
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	089b      	lsrs	r3, r3, #2
 8002cd0:	059b      	lsls	r3, r3, #22
 8002cd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	4b48      	ldr	r3, [pc, #288]	; (8002dfc <WriteChar+0x254>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	4a46      	ldr	r2, [pc, #280]	; (8002e00 <WriteChar+0x258>)
 8002ce8:	2106      	movs	r1, #6
 8002cea:	4846      	ldr	r0, [pc, #280]	; (8002e04 <WriteChar+0x25c>)
 8002cec:	f003 fba2 	bl	8006434 <HAL_LCD_Write>
      break;
 8002cf0:	e2cf      	b.n	8003292 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002cf2:	4b42      	ldr	r3, [pc, #264]	; (8002dfc <WriteChar+0x254>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	019b      	lsls	r3, r3, #6
 8002cf8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002cfc:	4b3f      	ldr	r3, [pc, #252]	; (8002dfc <WriteChar+0x254>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	085b      	lsrs	r3, r3, #1
 8002d02:	035b      	lsls	r3, r3, #13
 8002d04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d08:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002d0a:	4b3c      	ldr	r3, [pc, #240]	; (8002dfc <WriteChar+0x254>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	089b      	lsrs	r3, r3, #2
 8002d10:	031b      	lsls	r3, r3, #12
 8002d12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d16:	431a      	orrs	r2, r3
 8002d18:	4b38      	ldr	r3, [pc, #224]	; (8002dfc <WriteChar+0x254>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	08db      	lsrs	r3, r3, #3
 8002d1e:	015b      	lsls	r3, r3, #5
 8002d20:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002d24:	4313      	orrs	r3, r2
 8002d26:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4a37      	ldr	r2, [pc, #220]	; (8002e08 <WriteChar+0x260>)
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	4835      	ldr	r0, [pc, #212]	; (8002e04 <WriteChar+0x25c>)
 8002d30:	f003 fb80 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002d34:	4b31      	ldr	r3, [pc, #196]	; (8002dfc <WriteChar+0x254>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	019b      	lsls	r3, r3, #6
 8002d3a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002d3e:	4b2f      	ldr	r3, [pc, #188]	; (8002dfc <WriteChar+0x254>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	085b      	lsrs	r3, r3, #1
 8002d44:	035b      	lsls	r3, r3, #13
 8002d46:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d4a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002d4c:	4b2b      	ldr	r3, [pc, #172]	; (8002dfc <WriteChar+0x254>)
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	089b      	lsrs	r3, r3, #2
 8002d52:	031b      	lsls	r3, r3, #12
 8002d54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	4b28      	ldr	r3, [pc, #160]	; (8002dfc <WriteChar+0x254>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	08db      	lsrs	r3, r3, #3
 8002d60:	015b      	lsls	r3, r3, #5
 8002d62:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	4a26      	ldr	r2, [pc, #152]	; (8002e08 <WriteChar+0x260>)
 8002d6e:	2102      	movs	r1, #2
 8002d70:	4824      	ldr	r0, [pc, #144]	; (8002e04 <WriteChar+0x25c>)
 8002d72:	f003 fb5f 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002d76:	4b21      	ldr	r3, [pc, #132]	; (8002dfc <WriteChar+0x254>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	019b      	lsls	r3, r3, #6
 8002d7c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002d80:	4b1e      	ldr	r3, [pc, #120]	; (8002dfc <WriteChar+0x254>)
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	085b      	lsrs	r3, r3, #1
 8002d86:	035b      	lsls	r3, r3, #13
 8002d88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d8c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002d8e:	4b1b      	ldr	r3, [pc, #108]	; (8002dfc <WriteChar+0x254>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	089b      	lsrs	r3, r3, #2
 8002d94:	031b      	lsls	r3, r3, #12
 8002d96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d9a:	431a      	orrs	r2, r3
 8002d9c:	4b17      	ldr	r3, [pc, #92]	; (8002dfc <WriteChar+0x254>)
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	08db      	lsrs	r3, r3, #3
 8002da2:	015b      	lsls	r3, r3, #5
 8002da4:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4a16      	ldr	r2, [pc, #88]	; (8002e08 <WriteChar+0x260>)
 8002db0:	2104      	movs	r1, #4
 8002db2:	4814      	ldr	r0, [pc, #80]	; (8002e04 <WriteChar+0x25c>)
 8002db4:	f003 fb3e 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002db8:	4b10      	ldr	r3, [pc, #64]	; (8002dfc <WriteChar+0x254>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	019b      	lsls	r3, r3, #6
 8002dbe:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002dc2:	4b0e      	ldr	r3, [pc, #56]	; (8002dfc <WriteChar+0x254>)
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	085b      	lsrs	r3, r3, #1
 8002dc8:	035b      	lsls	r3, r3, #13
 8002dca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002dce:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002dd0:	4b0a      	ldr	r3, [pc, #40]	; (8002dfc <WriteChar+0x254>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	089b      	lsrs	r3, r3, #2
 8002dd6:	031b      	lsls	r3, r3, #12
 8002dd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	4b07      	ldr	r3, [pc, #28]	; (8002dfc <WriteChar+0x254>)
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	08db      	lsrs	r3, r3, #3
 8002de4:	015b      	lsls	r3, r3, #5
 8002de6:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	4a05      	ldr	r2, [pc, #20]	; (8002e08 <WriteChar+0x260>)
 8002df2:	2106      	movs	r1, #6
 8002df4:	4803      	ldr	r0, [pc, #12]	; (8002e04 <WriteChar+0x25c>)
 8002df6:	f003 fb1d 	bl	8006434 <HAL_LCD_Write>
      break;
 8002dfa:	e24a      	b.n	8003292 <WriteChar+0x6ea>
 8002dfc:	20000498 	.word	0x20000498
 8002e00:	ff3fffe7 	.word	0xff3fffe7
 8002e04:	200004a8 	.word	0x200004a8
 8002e08:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002e0c:	4b88      	ldr	r3, [pc, #544]	; (8003030 <WriteChar+0x488>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	03db      	lsls	r3, r3, #15
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	4b86      	ldr	r3, [pc, #536]	; (8003030 <WriteChar+0x488>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	085b      	lsrs	r3, r3, #1
 8002e1a:	075b      	lsls	r3, r3, #29
 8002e1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e20:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002e22:	4b83      	ldr	r3, [pc, #524]	; (8003030 <WriteChar+0x488>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	089b      	lsrs	r3, r3, #2
 8002e28:	071b      	lsls	r3, r3, #28
 8002e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	4b7f      	ldr	r3, [pc, #508]	; (8003030 <WriteChar+0x488>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	08db      	lsrs	r3, r3, #3
 8002e36:	039b      	lsls	r3, r3, #14
 8002e38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	4a7c      	ldr	r2, [pc, #496]	; (8003034 <WriteChar+0x48c>)
 8002e44:	2100      	movs	r1, #0
 8002e46:	487c      	ldr	r0, [pc, #496]	; (8003038 <WriteChar+0x490>)
 8002e48:	f003 faf4 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002e4c:	4b78      	ldr	r3, [pc, #480]	; (8003030 <WriteChar+0x488>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	03db      	lsls	r3, r3, #15
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	4b76      	ldr	r3, [pc, #472]	; (8003030 <WriteChar+0x488>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	085b      	lsrs	r3, r3, #1
 8002e5a:	075b      	lsls	r3, r3, #29
 8002e5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e60:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002e62:	4b73      	ldr	r3, [pc, #460]	; (8003030 <WriteChar+0x488>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	089b      	lsrs	r3, r3, #2
 8002e68:	071b      	lsls	r3, r3, #28
 8002e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	4b6f      	ldr	r3, [pc, #444]	; (8003030 <WriteChar+0x488>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	08db      	lsrs	r3, r3, #3
 8002e76:	039b      	lsls	r3, r3, #14
 8002e78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	4a6c      	ldr	r2, [pc, #432]	; (8003034 <WriteChar+0x48c>)
 8002e84:	2102      	movs	r1, #2
 8002e86:	486c      	ldr	r0, [pc, #432]	; (8003038 <WriteChar+0x490>)
 8002e88:	f003 fad4 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002e8c:	4b68      	ldr	r3, [pc, #416]	; (8003030 <WriteChar+0x488>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	03db      	lsls	r3, r3, #15
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	4b66      	ldr	r3, [pc, #408]	; (8003030 <WriteChar+0x488>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	085b      	lsrs	r3, r3, #1
 8002e9a:	075b      	lsls	r3, r3, #29
 8002e9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ea0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002ea2:	4b63      	ldr	r3, [pc, #396]	; (8003030 <WriteChar+0x488>)
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	089b      	lsrs	r3, r3, #2
 8002ea8:	071b      	lsls	r3, r3, #28
 8002eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	4b5f      	ldr	r3, [pc, #380]	; (8003030 <WriteChar+0x488>)
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	08db      	lsrs	r3, r3, #3
 8002eb6:	039b      	lsls	r3, r3, #14
 8002eb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	4a5c      	ldr	r2, [pc, #368]	; (8003034 <WriteChar+0x48c>)
 8002ec4:	2104      	movs	r1, #4
 8002ec6:	485c      	ldr	r0, [pc, #368]	; (8003038 <WriteChar+0x490>)
 8002ec8:	f003 fab4 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002ecc:	4b58      	ldr	r3, [pc, #352]	; (8003030 <WriteChar+0x488>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	03db      	lsls	r3, r3, #15
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	4b56      	ldr	r3, [pc, #344]	; (8003030 <WriteChar+0x488>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	085b      	lsrs	r3, r3, #1
 8002eda:	075b      	lsls	r3, r3, #29
 8002edc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ee0:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002ee2:	4b53      	ldr	r3, [pc, #332]	; (8003030 <WriteChar+0x488>)
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	089b      	lsrs	r3, r3, #2
 8002ee8:	071b      	lsls	r3, r3, #28
 8002eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	4b4f      	ldr	r3, [pc, #316]	; (8003030 <WriteChar+0x488>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	08db      	lsrs	r3, r3, #3
 8002ef6:	039b      	lsls	r3, r3, #14
 8002ef8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	4a4c      	ldr	r2, [pc, #304]	; (8003034 <WriteChar+0x48c>)
 8002f04:	2106      	movs	r1, #6
 8002f06:	484c      	ldr	r0, [pc, #304]	; (8003038 <WriteChar+0x490>)
 8002f08:	f003 fa94 	bl	8006434 <HAL_LCD_Write>
      break;
 8002f0c:	e1c1      	b.n	8003292 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002f0e:	4b48      	ldr	r3, [pc, #288]	; (8003030 <WriteChar+0x488>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	07da      	lsls	r2, r3, #31
 8002f14:	4b46      	ldr	r3, [pc, #280]	; (8003030 <WriteChar+0x488>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	08db      	lsrs	r3, r3, #3
 8002f1a:	079b      	lsls	r3, r3, #30
 8002f1c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002f20:	4313      	orrs	r3, r2
 8002f22:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002f2a:	2100      	movs	r1, #0
 8002f2c:	4842      	ldr	r0, [pc, #264]	; (8003038 <WriteChar+0x490>)
 8002f2e:	f003 fa81 	bl	8006434 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002f32:	4b3f      	ldr	r3, [pc, #252]	; (8003030 <WriteChar+0x488>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0202 	and.w	r2, r3, #2
 8002f3a:	4b3d      	ldr	r3, [pc, #244]	; (8003030 <WriteChar+0x488>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	089b      	lsrs	r3, r3, #2
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	4313      	orrs	r3, r2
 8002f46:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f06f 0203 	mvn.w	r2, #3
 8002f4e:	2101      	movs	r1, #1
 8002f50:	4839      	ldr	r0, [pc, #228]	; (8003038 <WriteChar+0x490>)
 8002f52:	f003 fa6f 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002f56:	4b36      	ldr	r3, [pc, #216]	; (8003030 <WriteChar+0x488>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	07da      	lsls	r2, r3, #31
 8002f5c:	4b34      	ldr	r3, [pc, #208]	; (8003030 <WriteChar+0x488>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	08db      	lsrs	r3, r3, #3
 8002f62:	079b      	lsls	r3, r3, #30
 8002f64:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002f72:	2102      	movs	r1, #2
 8002f74:	4830      	ldr	r0, [pc, #192]	; (8003038 <WriteChar+0x490>)
 8002f76:	f003 fa5d 	bl	8006434 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002f7a:	4b2d      	ldr	r3, [pc, #180]	; (8003030 <WriteChar+0x488>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f003 0202 	and.w	r2, r3, #2
 8002f82:	4b2b      	ldr	r3, [pc, #172]	; (8003030 <WriteChar+0x488>)
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	089b      	lsrs	r3, r3, #2
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f06f 0203 	mvn.w	r2, #3
 8002f96:	2103      	movs	r1, #3
 8002f98:	4827      	ldr	r0, [pc, #156]	; (8003038 <WriteChar+0x490>)
 8002f9a:	f003 fa4b 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002f9e:	4b24      	ldr	r3, [pc, #144]	; (8003030 <WriteChar+0x488>)
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	07da      	lsls	r2, r3, #31
 8002fa4:	4b22      	ldr	r3, [pc, #136]	; (8003030 <WriteChar+0x488>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	08db      	lsrs	r3, r3, #3
 8002faa:	079b      	lsls	r3, r3, #30
 8002fac:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002fba:	2104      	movs	r1, #4
 8002fbc:	481e      	ldr	r0, [pc, #120]	; (8003038 <WriteChar+0x490>)
 8002fbe:	f003 fa39 	bl	8006434 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002fc2:	4b1b      	ldr	r3, [pc, #108]	; (8003030 <WriteChar+0x488>)
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f003 0202 	and.w	r2, r3, #2
 8002fca:	4b19      	ldr	r3, [pc, #100]	; (8003030 <WriteChar+0x488>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	089b      	lsrs	r3, r3, #2
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f06f 0203 	mvn.w	r2, #3
 8002fde:	2105      	movs	r1, #5
 8002fe0:	4815      	ldr	r0, [pc, #84]	; (8003038 <WriteChar+0x490>)
 8002fe2:	f003 fa27 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002fe6:	4b12      	ldr	r3, [pc, #72]	; (8003030 <WriteChar+0x488>)
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	07da      	lsls	r2, r3, #31
 8002fec:	4b10      	ldr	r3, [pc, #64]	; (8003030 <WriteChar+0x488>)
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	08db      	lsrs	r3, r3, #3
 8002ff2:	079b      	lsls	r3, r3, #30
 8002ff4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8003002:	2106      	movs	r1, #6
 8003004:	480c      	ldr	r0, [pc, #48]	; (8003038 <WriteChar+0x490>)
 8003006:	f003 fa15 	bl	8006434 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800300a:	4b09      	ldr	r3, [pc, #36]	; (8003030 <WriteChar+0x488>)
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	f003 0202 	and.w	r2, r3, #2
 8003012:	4b07      	ldr	r3, [pc, #28]	; (8003030 <WriteChar+0x488>)
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	089b      	lsrs	r3, r3, #2
 8003018:	f003 0301 	and.w	r3, r3, #1
 800301c:	4313      	orrs	r3, r2
 800301e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f06f 0203 	mvn.w	r2, #3
 8003026:	2107      	movs	r1, #7
 8003028:	4803      	ldr	r0, [pc, #12]	; (8003038 <WriteChar+0x490>)
 800302a:	f003 fa03 	bl	8006434 <HAL_LCD_Write>
      break;
 800302e:	e130      	b.n	8003292 <WriteChar+0x6ea>
 8003030:	20000498 	.word	0x20000498
 8003034:	cfff3fff 	.word	0xcfff3fff
 8003038:	200004a8 	.word	0x200004a8

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800303c:	4b97      	ldr	r3, [pc, #604]	; (800329c <WriteChar+0x6f4>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	085b      	lsrs	r3, r3, #1
 8003042:	065b      	lsls	r3, r3, #25
 8003044:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8003048:	4b94      	ldr	r3, [pc, #592]	; (800329c <WriteChar+0x6f4>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	089b      	lsrs	r3, r3, #2
 800304e:	061b      	lsls	r3, r3, #24
 8003050:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003054:	4313      	orrs	r3, r2
 8003056:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800305e:	2100      	movs	r1, #0
 8003060:	488f      	ldr	r0, [pc, #572]	; (80032a0 <WriteChar+0x6f8>)
 8003062:	f003 f9e7 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8003066:	4b8d      	ldr	r3, [pc, #564]	; (800329c <WriteChar+0x6f4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	f003 0208 	and.w	r2, r3, #8
 8003070:	4b8a      	ldr	r3, [pc, #552]	; (800329c <WriteChar+0x6f4>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	08db      	lsrs	r3, r3, #3
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	4313      	orrs	r3, r2
 800307e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f06f 020c 	mvn.w	r2, #12
 8003086:	2101      	movs	r1, #1
 8003088:	4885      	ldr	r0, [pc, #532]	; (80032a0 <WriteChar+0x6f8>)
 800308a:	f003 f9d3 	bl	8006434 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800308e:	4b83      	ldr	r3, [pc, #524]	; (800329c <WriteChar+0x6f4>)
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	085b      	lsrs	r3, r3, #1
 8003094:	065b      	lsls	r3, r3, #25
 8003096:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800309a:	4b80      	ldr	r3, [pc, #512]	; (800329c <WriteChar+0x6f4>)
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	089b      	lsrs	r3, r3, #2
 80030a0:	061b      	lsls	r3, r3, #24
 80030a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030a6:	4313      	orrs	r3, r2
 80030a8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80030b0:	2102      	movs	r1, #2
 80030b2:	487b      	ldr	r0, [pc, #492]	; (80032a0 <WriteChar+0x6f8>)
 80030b4:	f003 f9be 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80030b8:	4b78      	ldr	r3, [pc, #480]	; (800329c <WriteChar+0x6f4>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	f003 0208 	and.w	r2, r3, #8
 80030c2:	4b76      	ldr	r3, [pc, #472]	; (800329c <WriteChar+0x6f4>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	08db      	lsrs	r3, r3, #3
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	f003 0304 	and.w	r3, r3, #4
 80030ce:	4313      	orrs	r3, r2
 80030d0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f06f 020c 	mvn.w	r2, #12
 80030d8:	2103      	movs	r1, #3
 80030da:	4871      	ldr	r0, [pc, #452]	; (80032a0 <WriteChar+0x6f8>)
 80030dc:	f003 f9aa 	bl	8006434 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80030e0:	4b6e      	ldr	r3, [pc, #440]	; (800329c <WriteChar+0x6f4>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	085b      	lsrs	r3, r3, #1
 80030e6:	065b      	lsls	r3, r3, #25
 80030e8:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80030ec:	4b6b      	ldr	r3, [pc, #428]	; (800329c <WriteChar+0x6f4>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	089b      	lsrs	r3, r3, #2
 80030f2:	061b      	lsls	r3, r3, #24
 80030f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030f8:	4313      	orrs	r3, r2
 80030fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8003102:	2104      	movs	r1, #4
 8003104:	4866      	ldr	r0, [pc, #408]	; (80032a0 <WriteChar+0x6f8>)
 8003106:	f003 f995 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800310a:	4b64      	ldr	r3, [pc, #400]	; (800329c <WriteChar+0x6f4>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	f003 0208 	and.w	r2, r3, #8
 8003114:	4b61      	ldr	r3, [pc, #388]	; (800329c <WriteChar+0x6f4>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	08db      	lsrs	r3, r3, #3
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	f003 0304 	and.w	r3, r3, #4
 8003120:	4313      	orrs	r3, r2
 8003122:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f06f 020c 	mvn.w	r2, #12
 800312a:	2105      	movs	r1, #5
 800312c:	485c      	ldr	r0, [pc, #368]	; (80032a0 <WriteChar+0x6f8>)
 800312e:	f003 f981 	bl	8006434 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8003132:	4b5a      	ldr	r3, [pc, #360]	; (800329c <WriteChar+0x6f4>)
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	085b      	lsrs	r3, r3, #1
 8003138:	065b      	lsls	r3, r3, #25
 800313a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800313e:	4b57      	ldr	r3, [pc, #348]	; (800329c <WriteChar+0x6f4>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	089b      	lsrs	r3, r3, #2
 8003144:	061b      	lsls	r3, r3, #24
 8003146:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800314a:	4313      	orrs	r3, r2
 800314c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8003154:	2106      	movs	r1, #6
 8003156:	4852      	ldr	r0, [pc, #328]	; (80032a0 <WriteChar+0x6f8>)
 8003158:	f003 f96c 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800315c:	4b4f      	ldr	r3, [pc, #316]	; (800329c <WriteChar+0x6f4>)
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	00db      	lsls	r3, r3, #3
 8003162:	f003 0208 	and.w	r2, r3, #8
 8003166:	4b4d      	ldr	r3, [pc, #308]	; (800329c <WriteChar+0x6f4>)
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	08db      	lsrs	r3, r3, #3
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	4313      	orrs	r3, r2
 8003174:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f06f 020c 	mvn.w	r2, #12
 800317c:	2107      	movs	r1, #7
 800317e:	4848      	ldr	r0, [pc, #288]	; (80032a0 <WriteChar+0x6f8>)
 8003180:	f003 f958 	bl	8006434 <HAL_LCD_Write>
      break;
 8003184:	e085      	b.n	8003292 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003186:	4b45      	ldr	r3, [pc, #276]	; (800329c <WriteChar+0x6f4>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	045b      	lsls	r3, r3, #17
 800318c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003190:	4b42      	ldr	r3, [pc, #264]	; (800329c <WriteChar+0x6f4>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	085b      	lsrs	r3, r3, #1
 8003196:	021b      	lsls	r3, r3, #8
 8003198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800319c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800319e:	4b3f      	ldr	r3, [pc, #252]	; (800329c <WriteChar+0x6f4>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	089b      	lsrs	r3, r3, #2
 80031a4:	025b      	lsls	r3, r3, #9
 80031a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031aa:	431a      	orrs	r2, r3
 80031ac:	4b3b      	ldr	r3, [pc, #236]	; (800329c <WriteChar+0x6f4>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	08db      	lsrs	r3, r3, #3
 80031b2:	069b      	lsls	r3, r3, #26
 80031b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	4a39      	ldr	r2, [pc, #228]	; (80032a4 <WriteChar+0x6fc>)
 80031c0:	2100      	movs	r1, #0
 80031c2:	4837      	ldr	r0, [pc, #220]	; (80032a0 <WriteChar+0x6f8>)
 80031c4:	f003 f936 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80031c8:	4b34      	ldr	r3, [pc, #208]	; (800329c <WriteChar+0x6f4>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	045b      	lsls	r3, r3, #17
 80031ce:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80031d2:	4b32      	ldr	r3, [pc, #200]	; (800329c <WriteChar+0x6f4>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	085b      	lsrs	r3, r3, #1
 80031d8:	021b      	lsls	r3, r3, #8
 80031da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031de:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80031e0:	4b2e      	ldr	r3, [pc, #184]	; (800329c <WriteChar+0x6f4>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	089b      	lsrs	r3, r3, #2
 80031e6:	025b      	lsls	r3, r3, #9
 80031e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031ec:	431a      	orrs	r2, r3
 80031ee:	4b2b      	ldr	r3, [pc, #172]	; (800329c <WriteChar+0x6f4>)
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	08db      	lsrs	r3, r3, #3
 80031f4:	069b      	lsls	r3, r3, #26
 80031f6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	4a28      	ldr	r2, [pc, #160]	; (80032a4 <WriteChar+0x6fc>)
 8003202:	2102      	movs	r1, #2
 8003204:	4826      	ldr	r0, [pc, #152]	; (80032a0 <WriteChar+0x6f8>)
 8003206:	f003 f915 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800320a:	4b24      	ldr	r3, [pc, #144]	; (800329c <WriteChar+0x6f4>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	045b      	lsls	r3, r3, #17
 8003210:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003214:	4b21      	ldr	r3, [pc, #132]	; (800329c <WriteChar+0x6f4>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	085b      	lsrs	r3, r3, #1
 800321a:	021b      	lsls	r3, r3, #8
 800321c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003220:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003222:	4b1e      	ldr	r3, [pc, #120]	; (800329c <WriteChar+0x6f4>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	089b      	lsrs	r3, r3, #2
 8003228:	025b      	lsls	r3, r3, #9
 800322a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800322e:	431a      	orrs	r2, r3
 8003230:	4b1a      	ldr	r3, [pc, #104]	; (800329c <WriteChar+0x6f4>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	08db      	lsrs	r3, r3, #3
 8003236:	069b      	lsls	r3, r3, #26
 8003238:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800323c:	4313      	orrs	r3, r2
 800323e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4a18      	ldr	r2, [pc, #96]	; (80032a4 <WriteChar+0x6fc>)
 8003244:	2104      	movs	r1, #4
 8003246:	4816      	ldr	r0, [pc, #88]	; (80032a0 <WriteChar+0x6f8>)
 8003248:	f003 f8f4 	bl	8006434 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800324c:	4b13      	ldr	r3, [pc, #76]	; (800329c <WriteChar+0x6f4>)
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	045b      	lsls	r3, r3, #17
 8003252:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003256:	4b11      	ldr	r3, [pc, #68]	; (800329c <WriteChar+0x6f4>)
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	085b      	lsrs	r3, r3, #1
 800325c:	021b      	lsls	r3, r3, #8
 800325e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003262:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003264:	4b0d      	ldr	r3, [pc, #52]	; (800329c <WriteChar+0x6f4>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	089b      	lsrs	r3, r3, #2
 800326a:	025b      	lsls	r3, r3, #9
 800326c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003270:	431a      	orrs	r2, r3
 8003272:	4b0a      	ldr	r3, [pc, #40]	; (800329c <WriteChar+0x6f4>)
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	08db      	lsrs	r3, r3, #3
 8003278:	069b      	lsls	r3, r3, #26
 800327a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800327e:	4313      	orrs	r3, r2
 8003280:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	4a07      	ldr	r2, [pc, #28]	; (80032a4 <WriteChar+0x6fc>)
 8003286:	2106      	movs	r1, #6
 8003288:	4805      	ldr	r0, [pc, #20]	; (80032a0 <WriteChar+0x6f8>)
 800328a:	f003 f8d3 	bl	8006434 <HAL_LCD_Write>
      break;
 800328e:	e000      	b.n	8003292 <WriteChar+0x6ea>

    default:
      break;
 8003290:	bf00      	nop
  }
}
 8003292:	bf00      	nop
 8003294:	3710      	adds	r7, #16
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	20000498 	.word	0x20000498
 80032a0:	200004a8 	.word	0x200004a8
 80032a4:	fbfdfcff 	.word	0xfbfdfcff

080032a8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80032ae:	2300      	movs	r3, #0
 80032b0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032b2:	4b0c      	ldr	r3, [pc, #48]	; (80032e4 <HAL_Init+0x3c>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a0b      	ldr	r2, [pc, #44]	; (80032e4 <HAL_Init+0x3c>)
 80032b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032bc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032be:	2003      	movs	r0, #3
 80032c0:	f001 f866 	bl	8004390 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80032c4:	2000      	movs	r0, #0
 80032c6:	f000 f80f 	bl	80032e8 <HAL_InitTick>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d002      	beq.n	80032d6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	71fb      	strb	r3, [r7, #7]
 80032d4:	e001      	b.n	80032da <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80032d6:	f7fe fdeb 	bl	8001eb0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80032da:	79fb      	ldrb	r3, [r7, #7]
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3708      	adds	r7, #8
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	40022000 	.word	0x40022000

080032e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80032f0:	2300      	movs	r3, #0
 80032f2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80032f4:	4b16      	ldr	r3, [pc, #88]	; (8003350 <HAL_InitTick+0x68>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d022      	beq.n	8003342 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80032fc:	4b15      	ldr	r3, [pc, #84]	; (8003354 <HAL_InitTick+0x6c>)
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	4b13      	ldr	r3, [pc, #76]	; (8003350 <HAL_InitTick+0x68>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003308:	fbb1 f3f3 	udiv	r3, r1, r3
 800330c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003310:	4618      	mov	r0, r3
 8003312:	f001 f872 	bl	80043fa <HAL_SYSTICK_Config>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10f      	bne.n	800333c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2b0f      	cmp	r3, #15
 8003320:	d809      	bhi.n	8003336 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003322:	2200      	movs	r2, #0
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	f04f 30ff 	mov.w	r0, #4294967295
 800332a:	f001 f83c 	bl	80043a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800332e:	4a0a      	ldr	r2, [pc, #40]	; (8003358 <HAL_InitTick+0x70>)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6013      	str	r3, [r2, #0]
 8003334:	e007      	b.n	8003346 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	73fb      	strb	r3, [r7, #15]
 800333a:	e004      	b.n	8003346 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	73fb      	strb	r3, [r7, #15]
 8003340:	e001      	b.n	8003346 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003346:	7bfb      	ldrb	r3, [r7, #15]
}
 8003348:	4618      	mov	r0, r3
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	2000002c 	.word	0x2000002c
 8003354:	20000010 	.word	0x20000010
 8003358:	20000028 	.word	0x20000028

0800335c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003360:	4b05      	ldr	r3, [pc, #20]	; (8003378 <HAL_IncTick+0x1c>)
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	4b05      	ldr	r3, [pc, #20]	; (800337c <HAL_IncTick+0x20>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4413      	add	r3, r2
 800336a:	4a03      	ldr	r2, [pc, #12]	; (8003378 <HAL_IncTick+0x1c>)
 800336c:	6013      	str	r3, [r2, #0]
}
 800336e:	bf00      	nop
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	200004e4 	.word	0x200004e4
 800337c:	2000002c 	.word	0x2000002c

08003380 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  return uwTick;
 8003384:	4b03      	ldr	r3, [pc, #12]	; (8003394 <HAL_GetTick+0x14>)
 8003386:	681b      	ldr	r3, [r3, #0]
}
 8003388:	4618      	mov	r0, r3
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	200004e4 	.word	0x200004e4

08003398 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033a0:	f7ff ffee 	bl	8003380 <HAL_GetTick>
 80033a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b0:	d004      	beq.n	80033bc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80033b2:	4b09      	ldr	r3, [pc, #36]	; (80033d8 <HAL_Delay+0x40>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	4413      	add	r3, r2
 80033ba:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033bc:	bf00      	nop
 80033be:	f7ff ffdf 	bl	8003380 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d8f7      	bhi.n	80033be <HAL_Delay+0x26>
  {
  }
}
 80033ce:	bf00      	nop
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	2000002c 	.word	0x2000002c

080033dc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	431a      	orrs	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	609a      	str	r2, [r3, #8]
}
 80033f6:	bf00      	nop
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr

08003402 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
 800340a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	609a      	str	r2, [r3, #8]
}
 800341c:	bf00      	nop
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003438:	4618      	mov	r0, r3
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003444:	b490      	push	{r4, r7}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	607a      	str	r2, [r7, #4]
 8003450:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	3360      	adds	r3, #96	; 0x60
 8003456:	461a      	mov	r2, r3
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	4413      	add	r3, r2
 800345e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003460:	6822      	ldr	r2, [r4, #0]
 8003462:	4b08      	ldr	r3, [pc, #32]	; (8003484 <LL_ADC_SetOffset+0x40>)
 8003464:	4013      	ands	r3, r2
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	430a      	orrs	r2, r1
 8003470:	4313      	orrs	r3, r2
 8003472:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003476:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003478:	bf00      	nop
 800347a:	3710      	adds	r7, #16
 800347c:	46bd      	mov	sp, r7
 800347e:	bc90      	pop	{r4, r7}
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	03fff000 	.word	0x03fff000

08003488 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003488:	b490      	push	{r4, r7}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	3360      	adds	r3, #96	; 0x60
 8003496:	461a      	mov	r2, r3
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	4413      	add	r3, r2
 800349e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80034a0:	6823      	ldr	r3, [r4, #0]
 80034a2:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bc90      	pop	{r4, r7}
 80034ae:	4770      	bx	lr

080034b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80034b0:	b490      	push	{r4, r7}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	3360      	adds	r3, #96	; 0x60
 80034c0:	461a      	mov	r2, r3
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	4413      	add	r3, r2
 80034c8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80034ca:	6823      	ldr	r3, [r4, #0]
 80034cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80034d6:	bf00      	nop
 80034d8:	3710      	adds	r7, #16
 80034da:	46bd      	mov	sp, r7
 80034dc:	bc90      	pop	{r4, r7}
 80034de:	4770      	bx	lr

080034e0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80034e0:	b490      	push	{r4, r7}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	60b9      	str	r1, [r7, #8]
 80034ea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	3330      	adds	r3, #48	; 0x30
 80034f0:	461a      	mov	r2, r3
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	0a1b      	lsrs	r3, r3, #8
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	f003 030c 	and.w	r3, r3, #12
 80034fc:	4413      	add	r3, r2
 80034fe:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003500:	6822      	ldr	r2, [r4, #0]
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	f003 031f 	and.w	r3, r3, #31
 8003508:	211f      	movs	r1, #31
 800350a:	fa01 f303 	lsl.w	r3, r1, r3
 800350e:	43db      	mvns	r3, r3
 8003510:	401a      	ands	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	0e9b      	lsrs	r3, r3, #26
 8003516:	f003 011f 	and.w	r1, r3, #31
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	f003 031f 	and.w	r3, r3, #31
 8003520:	fa01 f303 	lsl.w	r3, r1, r3
 8003524:	4313      	orrs	r3, r2
 8003526:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003528:	bf00      	nop
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bc90      	pop	{r4, r7}
 8003530:	4770      	bx	lr

08003532 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003532:	b490      	push	{r4, r7}
 8003534:	b084      	sub	sp, #16
 8003536:	af00      	add	r7, sp, #0
 8003538:	60f8      	str	r0, [r7, #12]
 800353a:	60b9      	str	r1, [r7, #8]
 800353c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	3314      	adds	r3, #20
 8003542:	461a      	mov	r2, r3
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	0e5b      	lsrs	r3, r3, #25
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	f003 0304 	and.w	r3, r3, #4
 800354e:	4413      	add	r3, r2
 8003550:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003552:	6822      	ldr	r2, [r4, #0]
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	0d1b      	lsrs	r3, r3, #20
 8003558:	f003 031f 	and.w	r3, r3, #31
 800355c:	2107      	movs	r1, #7
 800355e:	fa01 f303 	lsl.w	r3, r1, r3
 8003562:	43db      	mvns	r3, r3
 8003564:	401a      	ands	r2, r3
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	0d1b      	lsrs	r3, r3, #20
 800356a:	f003 031f 	and.w	r3, r3, #31
 800356e:	6879      	ldr	r1, [r7, #4]
 8003570:	fa01 f303 	lsl.w	r3, r1, r3
 8003574:	4313      	orrs	r3, r2
 8003576:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003578:	bf00      	nop
 800357a:	3710      	adds	r7, #16
 800357c:	46bd      	mov	sp, r7
 800357e:	bc90      	pop	{r4, r7}
 8003580:	4770      	bx	lr
	...

08003584 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800359c:	43db      	mvns	r3, r3
 800359e:	401a      	ands	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f003 0318 	and.w	r3, r3, #24
 80035a6:	4908      	ldr	r1, [pc, #32]	; (80035c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80035a8:	40d9      	lsrs	r1, r3
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	400b      	ands	r3, r1
 80035ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035b2:	431a      	orrs	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80035ba:	bf00      	nop
 80035bc:	3714      	adds	r7, #20
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	0007ffff 	.word	0x0007ffff

080035cc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80035dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	6093      	str	r3, [r2, #8]
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003600:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003604:	d101      	bne.n	800360a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003606:	2301      	movs	r3, #1
 8003608:	e000      	b.n	800360c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr

08003618 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003628:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800362c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003650:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003654:	d101      	bne.n	800365a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003656:	2301      	movs	r3, #1
 8003658:	e000      	b.n	800365c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800365a:	2300      	movs	r3, #0
}
 800365c:	4618      	mov	r0, r3
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <LL_ADC_IsEnabled+0x18>
 800367c:	2301      	movs	r3, #1
 800367e:	e000      	b.n	8003682 <LL_ADC_IsEnabled+0x1a>
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr

0800368e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800368e:	b480      	push	{r7}
 8003690:	b083      	sub	sp, #12
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	2b04      	cmp	r3, #4
 80036a0:	d101      	bne.n	80036a6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80036a2:	2301      	movs	r3, #1
 80036a4:	e000      	b.n	80036a8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f003 0308 	and.w	r3, r3, #8
 80036c4:	2b08      	cmp	r3, #8
 80036c6:	d101      	bne.n	80036cc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80036c8:	2301      	movs	r3, #1
 80036ca:	e000      	b.n	80036ce <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	370c      	adds	r7, #12
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
	...

080036dc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036dc:	b590      	push	{r4, r7, lr}
 80036de:	b089      	sub	sp, #36	; 0x24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036e4:	2300      	movs	r3, #0
 80036e6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80036e8:	2300      	movs	r3, #0
 80036ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d101      	bne.n	80036f6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e134      	b.n	8003960 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003700:	2b00      	cmp	r3, #0
 8003702:	d109      	bne.n	8003718 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f7fe fbf7 	bl	8001ef8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4618      	mov	r0, r3
 800371e:	f7ff ff67 	bl	80035f0 <LL_ADC_IsDeepPowerDownEnabled>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d004      	beq.n	8003732 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4618      	mov	r0, r3
 800372e:	f7ff ff4d 	bl	80035cc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4618      	mov	r0, r3
 8003738:	f7ff ff82 	bl	8003640 <LL_ADC_IsInternalRegulatorEnabled>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d113      	bne.n	800376a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4618      	mov	r0, r3
 8003748:	f7ff ff66 	bl	8003618 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800374c:	4b86      	ldr	r3, [pc, #536]	; (8003968 <HAL_ADC_Init+0x28c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	099b      	lsrs	r3, r3, #6
 8003752:	4a86      	ldr	r2, [pc, #536]	; (800396c <HAL_ADC_Init+0x290>)
 8003754:	fba2 2303 	umull	r2, r3, r2, r3
 8003758:	099b      	lsrs	r3, r3, #6
 800375a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800375c:	e002      	b.n	8003764 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	3b01      	subs	r3, #1
 8003762:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d1f9      	bne.n	800375e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7ff ff66 	bl	8003640 <LL_ADC_IsInternalRegulatorEnabled>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10d      	bne.n	8003796 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800377e:	f043 0210 	orr.w	r2, r3, #16
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800378a:	f043 0201 	orr.w	r2, r3, #1
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4618      	mov	r0, r3
 800379c:	f7ff ff77 	bl	800368e <LL_ADC_REG_IsConversionOngoing>
 80037a0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a6:	f003 0310 	and.w	r3, r3, #16
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	f040 80cf 	bne.w	800394e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f040 80cb 	bne.w	800394e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037bc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80037c0:	f043 0202 	orr.w	r2, r3, #2
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff ff4b 	bl	8003668 <LL_ADC_IsEnabled>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d115      	bne.n	8003804 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80037d8:	4865      	ldr	r0, [pc, #404]	; (8003970 <HAL_ADC_Init+0x294>)
 80037da:	f7ff ff45 	bl	8003668 <LL_ADC_IsEnabled>
 80037de:	4604      	mov	r4, r0
 80037e0:	4864      	ldr	r0, [pc, #400]	; (8003974 <HAL_ADC_Init+0x298>)
 80037e2:	f7ff ff41 	bl	8003668 <LL_ADC_IsEnabled>
 80037e6:	4603      	mov	r3, r0
 80037e8:	431c      	orrs	r4, r3
 80037ea:	4863      	ldr	r0, [pc, #396]	; (8003978 <HAL_ADC_Init+0x29c>)
 80037ec:	f7ff ff3c 	bl	8003668 <LL_ADC_IsEnabled>
 80037f0:	4603      	mov	r3, r0
 80037f2:	4323      	orrs	r3, r4
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d105      	bne.n	8003804 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	4619      	mov	r1, r3
 80037fe:	485f      	ldr	r0, [pc, #380]	; (800397c <HAL_ADC_Init+0x2a0>)
 8003800:	f7ff fdec 	bl	80033dc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	7e5b      	ldrb	r3, [r3, #25]
 8003808:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800380e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003814:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800381a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003822:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003824:	4313      	orrs	r3, r2
 8003826:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800382e:	2b01      	cmp	r3, #1
 8003830:	d106      	bne.n	8003840 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003836:	3b01      	subs	r3, #1
 8003838:	045b      	lsls	r3, r3, #17
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	4313      	orrs	r3, r2
 800383e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003844:	2b00      	cmp	r3, #0
 8003846:	d009      	beq.n	800385c <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800384c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003854:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	4313      	orrs	r3, r2
 800385a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68da      	ldr	r2, [r3, #12]
 8003862:	4b47      	ldr	r3, [pc, #284]	; (8003980 <HAL_ADC_Init+0x2a4>)
 8003864:	4013      	ands	r3, r2
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	6812      	ldr	r2, [r2, #0]
 800386a:	69b9      	ldr	r1, [r7, #24]
 800386c:	430b      	orrs	r3, r1
 800386e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4618      	mov	r0, r3
 8003876:	f7ff ff0a 	bl	800368e <LL_ADC_REG_IsConversionOngoing>
 800387a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4618      	mov	r0, r3
 8003882:	f7ff ff17 	bl	80036b4 <LL_ADC_INJ_IsConversionOngoing>
 8003886:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d13d      	bne.n	800390a <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d13a      	bne.n	800390a <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003898:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80038a0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80038a2:	4313      	orrs	r3, r2
 80038a4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038b0:	f023 0302 	bic.w	r3, r3, #2
 80038b4:	687a      	ldr	r2, [r7, #4]
 80038b6:	6812      	ldr	r2, [r2, #0]
 80038b8:	69b9      	ldr	r1, [r7, #24]
 80038ba:	430b      	orrs	r3, r1
 80038bc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d118      	bne.n	80038fa <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	691b      	ldr	r3, [r3, #16]
 80038ce:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80038d2:	f023 0304 	bic.w	r3, r3, #4
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80038de:	4311      	orrs	r1, r2
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80038e4:	4311      	orrs	r1, r2
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80038ea:	430a      	orrs	r2, r1
 80038ec:	431a      	orrs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f042 0201 	orr.w	r2, r2, #1
 80038f6:	611a      	str	r2, [r3, #16]
 80038f8:	e007      	b.n	800390a <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	691a      	ldr	r2, [r3, #16]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 0201 	bic.w	r2, r2, #1
 8003908:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d10c      	bne.n	800392c <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003918:	f023 010f 	bic.w	r1, r3, #15
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	69db      	ldr	r3, [r3, #28]
 8003920:	1e5a      	subs	r2, r3, #1
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	430a      	orrs	r2, r1
 8003928:	631a      	str	r2, [r3, #48]	; 0x30
 800392a:	e007      	b.n	800393c <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f022 020f 	bic.w	r2, r2, #15
 800393a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003940:	f023 0303 	bic.w	r3, r3, #3
 8003944:	f043 0201 	orr.w	r2, r3, #1
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	655a      	str	r2, [r3, #84]	; 0x54
 800394c:	e007      	b.n	800395e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003952:	f043 0210 	orr.w	r2, r3, #16
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800395e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003960:	4618      	mov	r0, r3
 8003962:	3724      	adds	r7, #36	; 0x24
 8003964:	46bd      	mov	sp, r7
 8003966:	bd90      	pop	{r4, r7, pc}
 8003968:	20000010 	.word	0x20000010
 800396c:	053e2d63 	.word	0x053e2d63
 8003970:	50040000 	.word	0x50040000
 8003974:	50040100 	.word	0x50040100
 8003978:	50040200 	.word	0x50040200
 800397c:	50040300 	.word	0x50040300
 8003980:	fff0c007 	.word	0xfff0c007

08003984 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b0a6      	sub	sp, #152	; 0x98
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800398e:	2300      	movs	r3, #0
 8003990:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003994:	2300      	movs	r3, #0
 8003996:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d101      	bne.n	80039a6 <HAL_ADC_ConfigChannel+0x22>
 80039a2:	2302      	movs	r3, #2
 80039a4:	e348      	b.n	8004038 <HAL_ADC_ConfigChannel+0x6b4>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff fe6b 	bl	800368e <LL_ADC_REG_IsConversionOngoing>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f040 8329 	bne.w	8004012 <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	2b05      	cmp	r3, #5
 80039c6:	d824      	bhi.n	8003a12 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	3b02      	subs	r3, #2
 80039ce:	2b03      	cmp	r3, #3
 80039d0:	d81b      	bhi.n	8003a0a <HAL_ADC_ConfigChannel+0x86>
 80039d2:	a201      	add	r2, pc, #4	; (adr r2, 80039d8 <HAL_ADC_ConfigChannel+0x54>)
 80039d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d8:	080039e9 	.word	0x080039e9
 80039dc:	080039f1 	.word	0x080039f1
 80039e0:	080039f9 	.word	0x080039f9
 80039e4:	08003a01 	.word	0x08003a01
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	220c      	movs	r2, #12
 80039ec:	605a      	str	r2, [r3, #4]
 80039ee:	e011      	b.n	8003a14 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	2212      	movs	r2, #18
 80039f4:	605a      	str	r2, [r3, #4]
 80039f6:	e00d      	b.n	8003a14 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	2218      	movs	r2, #24
 80039fc:	605a      	str	r2, [r3, #4]
 80039fe:	e009      	b.n	8003a14 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a06:	605a      	str	r2, [r3, #4]
 8003a08:	e004      	b.n	8003a14 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	2206      	movs	r2, #6
 8003a0e:	605a      	str	r2, [r3, #4]
 8003a10:	e000      	b.n	8003a14 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003a12:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6818      	ldr	r0, [r3, #0]
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	6859      	ldr	r1, [r3, #4]
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	461a      	mov	r2, r3
 8003a22:	f7ff fd5d 	bl	80034e0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7ff fe2f 	bl	800368e <LL_ADC_REG_IsConversionOngoing>
 8003a30:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7ff fe3b 	bl	80036b4 <LL_ADC_INJ_IsConversionOngoing>
 8003a3e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a42:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	f040 8148 	bne.w	8003cdc <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003a4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	f040 8143 	bne.w	8003cdc <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6818      	ldr	r0, [r3, #0]
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	6819      	ldr	r1, [r3, #0]
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	461a      	mov	r2, r3
 8003a64:	f7ff fd65 	bl	8003532 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	695a      	ldr	r2, [r3, #20]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	08db      	lsrs	r3, r3, #3
 8003a74:	f003 0303 	and.w	r3, r3, #3
 8003a78:	005b      	lsls	r3, r3, #1
 8003a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	691b      	ldr	r3, [r3, #16]
 8003a86:	2b04      	cmp	r3, #4
 8003a88:	d00a      	beq.n	8003aa0 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6818      	ldr	r0, [r3, #0]
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	6919      	ldr	r1, [r3, #16]
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a9a:	f7ff fcd3 	bl	8003444 <LL_ADC_SetOffset>
 8003a9e:	e11d      	b.n	8003cdc <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7ff fcee 	bl	8003488 <LL_ADC_GetOffsetChannel>
 8003aac:	4603      	mov	r3, r0
 8003aae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10a      	bne.n	8003acc <HAL_ADC_ConfigChannel+0x148>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2100      	movs	r1, #0
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7ff fce3 	bl	8003488 <LL_ADC_GetOffsetChannel>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	0e9b      	lsrs	r3, r3, #26
 8003ac6:	f003 021f 	and.w	r2, r3, #31
 8003aca:	e012      	b.n	8003af2 <HAL_ADC_ConfigChannel+0x16e>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7ff fcd8 	bl	8003488 <LL_ADC_GetOffsetChannel>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ade:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003ae2:	fa93 f3a3 	rbit	r3, r3
 8003ae6:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003ae8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003aea:	fab3 f383 	clz	r3, r3
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	461a      	mov	r2, r3
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d105      	bne.n	8003b0a <HAL_ADC_ConfigChannel+0x186>
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	0e9b      	lsrs	r3, r3, #26
 8003b04:	f003 031f 	and.w	r3, r3, #31
 8003b08:	e00a      	b.n	8003b20 <HAL_ADC_ConfigChannel+0x19c>
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b12:	fa93 f3a3 	rbit	r3, r3
 8003b16:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8003b18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b1a:	fab3 f383 	clz	r3, r3
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d106      	bne.n	8003b32 <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7ff fcbf 	bl	80034b0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2101      	movs	r1, #1
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7ff fca5 	bl	8003488 <LL_ADC_GetOffsetChannel>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d10a      	bne.n	8003b5e <HAL_ADC_ConfigChannel+0x1da>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7ff fc9a 	bl	8003488 <LL_ADC_GetOffsetChannel>
 8003b54:	4603      	mov	r3, r0
 8003b56:	0e9b      	lsrs	r3, r3, #26
 8003b58:	f003 021f 	and.w	r2, r3, #31
 8003b5c:	e010      	b.n	8003b80 <HAL_ADC_ConfigChannel+0x1fc>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2101      	movs	r1, #1
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7ff fc8f 	bl	8003488 <LL_ADC_GetOffsetChannel>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b70:	fa93 f3a3 	rbit	r3, r3
 8003b74:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003b76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b78:	fab3 f383 	clz	r3, r3
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	461a      	mov	r2, r3
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d105      	bne.n	8003b98 <HAL_ADC_ConfigChannel+0x214>
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	0e9b      	lsrs	r3, r3, #26
 8003b92:	f003 031f 	and.w	r3, r3, #31
 8003b96:	e00a      	b.n	8003bae <HAL_ADC_ConfigChannel+0x22a>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003ba0:	fa93 f3a3 	rbit	r3, r3
 8003ba4:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003ba6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ba8:	fab3 f383 	clz	r3, r3
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d106      	bne.n	8003bc0 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	2101      	movs	r1, #1
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7ff fc78 	bl	80034b0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	2102      	movs	r1, #2
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f7ff fc5e 	bl	8003488 <LL_ADC_GetOffsetChannel>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10a      	bne.n	8003bec <HAL_ADC_ConfigChannel+0x268>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2102      	movs	r1, #2
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7ff fc53 	bl	8003488 <LL_ADC_GetOffsetChannel>
 8003be2:	4603      	mov	r3, r0
 8003be4:	0e9b      	lsrs	r3, r3, #26
 8003be6:	f003 021f 	and.w	r2, r3, #31
 8003bea:	e010      	b.n	8003c0e <HAL_ADC_ConfigChannel+0x28a>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2102      	movs	r1, #2
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7ff fc48 	bl	8003488 <LL_ADC_GetOffsetChannel>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bfc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003bfe:	fa93 f3a3 	rbit	r3, r3
 8003c02:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8003c04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c06:	fab3 f383 	clz	r3, r3
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d105      	bne.n	8003c26 <HAL_ADC_ConfigChannel+0x2a2>
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	0e9b      	lsrs	r3, r3, #26
 8003c20:	f003 031f 	and.w	r3, r3, #31
 8003c24:	e00a      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x2b8>
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c2c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003c2e:	fa93 f3a3 	rbit	r3, r3
 8003c32:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003c34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c36:	fab3 f383 	clz	r3, r3
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d106      	bne.n	8003c4e <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2200      	movs	r2, #0
 8003c46:	2102      	movs	r1, #2
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7ff fc31 	bl	80034b0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2103      	movs	r1, #3
 8003c54:	4618      	mov	r0, r3
 8003c56:	f7ff fc17 	bl	8003488 <LL_ADC_GetOffsetChannel>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d10a      	bne.n	8003c7a <HAL_ADC_ConfigChannel+0x2f6>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2103      	movs	r1, #3
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7ff fc0c 	bl	8003488 <LL_ADC_GetOffsetChannel>
 8003c70:	4603      	mov	r3, r0
 8003c72:	0e9b      	lsrs	r3, r3, #26
 8003c74:	f003 021f 	and.w	r2, r3, #31
 8003c78:	e010      	b.n	8003c9c <HAL_ADC_ConfigChannel+0x318>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2103      	movs	r1, #3
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7ff fc01 	bl	8003488 <LL_ADC_GetOffsetChannel>
 8003c86:	4603      	mov	r3, r0
 8003c88:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c8c:	fa93 f3a3 	rbit	r3, r3
 8003c90:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003c92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c94:	fab3 f383 	clz	r3, r3
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d105      	bne.n	8003cb4 <HAL_ADC_ConfigChannel+0x330>
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	0e9b      	lsrs	r3, r3, #26
 8003cae:	f003 031f 	and.w	r3, r3, #31
 8003cb2:	e00a      	b.n	8003cca <HAL_ADC_ConfigChannel+0x346>
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cbc:	fa93 f3a3 	rbit	r3, r3
 8003cc0:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8003cc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cc4:	fab3 f383 	clz	r3, r3
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d106      	bne.n	8003cdc <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	2103      	movs	r1, #3
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7ff fbea 	bl	80034b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7ff fcc1 	bl	8003668 <LL_ADC_IsEnabled>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	f040 810c 	bne.w	8003f06 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6818      	ldr	r0, [r3, #0]
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	6819      	ldr	r1, [r3, #0]
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	f7ff fc42 	bl	8003584 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	4aad      	ldr	r2, [pc, #692]	; (8003fbc <HAL_ADC_ConfigChannel+0x638>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	f040 80fd 	bne.w	8003f06 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d10b      	bne.n	8003d34 <HAL_ADC_ConfigChannel+0x3b0>
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	0e9b      	lsrs	r3, r3, #26
 8003d22:	3301      	adds	r3, #1
 8003d24:	f003 031f 	and.w	r3, r3, #31
 8003d28:	2b09      	cmp	r3, #9
 8003d2a:	bf94      	ite	ls
 8003d2c:	2301      	movls	r3, #1
 8003d2e:	2300      	movhi	r3, #0
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	e012      	b.n	8003d5a <HAL_ADC_ConfigChannel+0x3d6>
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d3c:	fa93 f3a3 	rbit	r3, r3
 8003d40:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003d42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d44:	fab3 f383 	clz	r3, r3
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	f003 031f 	and.w	r3, r3, #31
 8003d50:	2b09      	cmp	r3, #9
 8003d52:	bf94      	ite	ls
 8003d54:	2301      	movls	r3, #1
 8003d56:	2300      	movhi	r3, #0
 8003d58:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d064      	beq.n	8003e28 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d107      	bne.n	8003d7a <HAL_ADC_ConfigChannel+0x3f6>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	0e9b      	lsrs	r3, r3, #26
 8003d70:	3301      	adds	r3, #1
 8003d72:	069b      	lsls	r3, r3, #26
 8003d74:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d78:	e00e      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x414>
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d82:	fa93 f3a3 	rbit	r3, r3
 8003d86:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003d88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d8a:	fab3 f383 	clz	r3, r3
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	3301      	adds	r3, #1
 8003d92:	069b      	lsls	r3, r3, #26
 8003d94:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d109      	bne.n	8003db8 <HAL_ADC_ConfigChannel+0x434>
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	0e9b      	lsrs	r3, r3, #26
 8003daa:	3301      	adds	r3, #1
 8003dac:	f003 031f 	and.w	r3, r3, #31
 8003db0:	2101      	movs	r1, #1
 8003db2:	fa01 f303 	lsl.w	r3, r1, r3
 8003db6:	e010      	b.n	8003dda <HAL_ADC_ConfigChannel+0x456>
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dc0:	fa93 f3a3 	rbit	r3, r3
 8003dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dc8:	fab3 f383 	clz	r3, r3
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	3301      	adds	r3, #1
 8003dd0:	f003 031f 	and.w	r3, r3, #31
 8003dd4:	2101      	movs	r1, #1
 8003dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dda:	ea42 0103 	orr.w	r1, r2, r3
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d10a      	bne.n	8003e00 <HAL_ADC_ConfigChannel+0x47c>
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	0e9b      	lsrs	r3, r3, #26
 8003df0:	3301      	adds	r3, #1
 8003df2:	f003 021f 	and.w	r2, r3, #31
 8003df6:	4613      	mov	r3, r2
 8003df8:	005b      	lsls	r3, r3, #1
 8003dfa:	4413      	add	r3, r2
 8003dfc:	051b      	lsls	r3, r3, #20
 8003dfe:	e011      	b.n	8003e24 <HAL_ADC_ConfigChannel+0x4a0>
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e08:	fa93 f3a3 	rbit	r3, r3
 8003e0c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e10:	fab3 f383 	clz	r3, r3
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	3301      	adds	r3, #1
 8003e18:	f003 021f 	and.w	r2, r3, #31
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	005b      	lsls	r3, r3, #1
 8003e20:	4413      	add	r3, r2
 8003e22:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e24:	430b      	orrs	r3, r1
 8003e26:	e069      	b.n	8003efc <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d107      	bne.n	8003e44 <HAL_ADC_ConfigChannel+0x4c0>
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	0e9b      	lsrs	r3, r3, #26
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	069b      	lsls	r3, r3, #26
 8003e3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e42:	e00e      	b.n	8003e62 <HAL_ADC_ConfigChannel+0x4de>
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e4a:	6a3b      	ldr	r3, [r7, #32]
 8003e4c:	fa93 f3a3 	rbit	r3, r3
 8003e50:	61fb      	str	r3, [r7, #28]
  return result;
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	fab3 f383 	clz	r3, r3
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	069b      	lsls	r3, r3, #26
 8003e5e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d109      	bne.n	8003e82 <HAL_ADC_ConfigChannel+0x4fe>
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	0e9b      	lsrs	r3, r3, #26
 8003e74:	3301      	adds	r3, #1
 8003e76:	f003 031f 	and.w	r3, r3, #31
 8003e7a:	2101      	movs	r1, #1
 8003e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e80:	e010      	b.n	8003ea4 <HAL_ADC_ConfigChannel+0x520>
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	fa93 f3a3 	rbit	r3, r3
 8003e8e:	617b      	str	r3, [r7, #20]
  return result;
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	fab3 f383 	clz	r3, r3
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	3301      	adds	r3, #1
 8003e9a:	f003 031f 	and.w	r3, r3, #31
 8003e9e:	2101      	movs	r1, #1
 8003ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea4:	ea42 0103 	orr.w	r1, r2, r3
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10d      	bne.n	8003ed0 <HAL_ADC_ConfigChannel+0x54c>
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	0e9b      	lsrs	r3, r3, #26
 8003eba:	3301      	adds	r3, #1
 8003ebc:	f003 021f 	and.w	r2, r3, #31
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	005b      	lsls	r3, r3, #1
 8003ec4:	4413      	add	r3, r2
 8003ec6:	3b1e      	subs	r3, #30
 8003ec8:	051b      	lsls	r3, r3, #20
 8003eca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003ece:	e014      	b.n	8003efa <HAL_ADC_ConfigChannel+0x576>
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	fa93 f3a3 	rbit	r3, r3
 8003edc:	60fb      	str	r3, [r7, #12]
  return result;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	fab3 f383 	clz	r3, r3
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	f003 021f 	and.w	r2, r3, #31
 8003eec:	4613      	mov	r3, r2
 8003eee:	005b      	lsls	r3, r3, #1
 8003ef0:	4413      	add	r3, r2
 8003ef2:	3b1e      	subs	r3, #30
 8003ef4:	051b      	lsls	r3, r3, #20
 8003ef6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003efa:	430b      	orrs	r3, r1
 8003efc:	683a      	ldr	r2, [r7, #0]
 8003efe:	6892      	ldr	r2, [r2, #8]
 8003f00:	4619      	mov	r1, r3
 8003f02:	f7ff fb16 	bl	8003532 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	4b2d      	ldr	r3, [pc, #180]	; (8003fc0 <HAL_ADC_ConfigChannel+0x63c>)
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f000 808c 	beq.w	800402c <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003f14:	482b      	ldr	r0, [pc, #172]	; (8003fc4 <HAL_ADC_ConfigChannel+0x640>)
 8003f16:	f7ff fa87 	bl	8003428 <LL_ADC_GetCommonPathInternalCh>
 8003f1a:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a29      	ldr	r2, [pc, #164]	; (8003fc8 <HAL_ADC_ConfigChannel+0x644>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d12b      	bne.n	8003f80 <HAL_ADC_ConfigChannel+0x5fc>
 8003f28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d125      	bne.n	8003f80 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a24      	ldr	r2, [pc, #144]	; (8003fcc <HAL_ADC_ConfigChannel+0x648>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d004      	beq.n	8003f48 <HAL_ADC_ConfigChannel+0x5c4>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a23      	ldr	r2, [pc, #140]	; (8003fd0 <HAL_ADC_ConfigChannel+0x64c>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d16e      	bne.n	8004026 <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f48:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f4c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003f50:	4619      	mov	r1, r3
 8003f52:	481c      	ldr	r0, [pc, #112]	; (8003fc4 <HAL_ADC_ConfigChannel+0x640>)
 8003f54:	f7ff fa55 	bl	8003402 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003f58:	4b1e      	ldr	r3, [pc, #120]	; (8003fd4 <HAL_ADC_ConfigChannel+0x650>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	099b      	lsrs	r3, r3, #6
 8003f5e:	4a1e      	ldr	r2, [pc, #120]	; (8003fd8 <HAL_ADC_ConfigChannel+0x654>)
 8003f60:	fba2 2303 	umull	r2, r3, r2, r3
 8003f64:	099a      	lsrs	r2, r3, #6
 8003f66:	4613      	mov	r3, r2
 8003f68:	005b      	lsls	r3, r3, #1
 8003f6a:	4413      	add	r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003f70:	e002      	b.n	8003f78 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	3b01      	subs	r3, #1
 8003f76:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1f9      	bne.n	8003f72 <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f7e:	e052      	b.n	8004026 <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a15      	ldr	r2, [pc, #84]	; (8003fdc <HAL_ADC_ConfigChannel+0x658>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d12a      	bne.n	8003fe0 <HAL_ADC_ConfigChannel+0x65c>
 8003f8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f8e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d124      	bne.n	8003fe0 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a0c      	ldr	r2, [pc, #48]	; (8003fcc <HAL_ADC_ConfigChannel+0x648>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d004      	beq.n	8003faa <HAL_ADC_ConfigChannel+0x626>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a0a      	ldr	r2, [pc, #40]	; (8003fd0 <HAL_ADC_ConfigChannel+0x64c>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d13f      	bne.n	800402a <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003faa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003fae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	4803      	ldr	r0, [pc, #12]	; (8003fc4 <HAL_ADC_ConfigChannel+0x640>)
 8003fb6:	f7ff fa24 	bl	8003402 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003fba:	e036      	b.n	800402a <HAL_ADC_ConfigChannel+0x6a6>
 8003fbc:	407f0000 	.word	0x407f0000
 8003fc0:	80080000 	.word	0x80080000
 8003fc4:	50040300 	.word	0x50040300
 8003fc8:	c7520000 	.word	0xc7520000
 8003fcc:	50040000 	.word	0x50040000
 8003fd0:	50040200 	.word	0x50040200
 8003fd4:	20000010 	.word	0x20000010
 8003fd8:	053e2d63 	.word	0x053e2d63
 8003fdc:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a16      	ldr	r2, [pc, #88]	; (8004040 <HAL_ADC_ConfigChannel+0x6bc>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d120      	bne.n	800402c <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003fea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003fee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d11a      	bne.n	800402c <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a12      	ldr	r2, [pc, #72]	; (8004044 <HAL_ADC_ConfigChannel+0x6c0>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d115      	bne.n	800402c <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004000:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004004:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004008:	4619      	mov	r1, r3
 800400a:	480f      	ldr	r0, [pc, #60]	; (8004048 <HAL_ADC_ConfigChannel+0x6c4>)
 800400c:	f7ff f9f9 	bl	8003402 <LL_ADC_SetCommonPathInternalCh>
 8004010:	e00c      	b.n	800402c <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004016:	f043 0220 	orr.w	r2, r3, #32
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8004024:	e002      	b.n	800402c <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004026:	bf00      	nop
 8004028:	e000      	b.n	800402c <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800402a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004034:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8004038:	4618      	mov	r0, r3
 800403a:	3798      	adds	r7, #152	; 0x98
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	80000001 	.word	0x80000001
 8004044:	50040000 	.word	0x50040000
 8004048:	50040300 	.word	0x50040300

0800404c <LL_ADC_IsEnabled>:
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f003 0301 	and.w	r3, r3, #1
 800405c:	2b01      	cmp	r3, #1
 800405e:	d101      	bne.n	8004064 <LL_ADC_IsEnabled+0x18>
 8004060:	2301      	movs	r3, #1
 8004062:	e000      	b.n	8004066 <LL_ADC_IsEnabled+0x1a>
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <LL_ADC_REG_IsConversionOngoing>:
{
 8004072:	b480      	push	{r7}
 8004074:	b083      	sub	sp, #12
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f003 0304 	and.w	r3, r3, #4
 8004082:	2b04      	cmp	r3, #4
 8004084:	d101      	bne.n	800408a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004086:	2301      	movs	r3, #1
 8004088:	e000      	b.n	800408c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004098:	b590      	push	{r4, r7, lr}
 800409a:	b09f      	sub	sp, #124	; 0x7c
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040a2:	2300      	movs	r3, #0
 80040a4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d101      	bne.n	80040b6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80040b2:	2302      	movs	r3, #2
 80040b4:	e08f      	b.n	80041d6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a47      	ldr	r2, [pc, #284]	; (80041e0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d102      	bne.n	80040ce <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80040c8:	4b46      	ldr	r3, [pc, #280]	; (80041e4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80040ca:	60bb      	str	r3, [r7, #8]
 80040cc:	e001      	b.n	80040d2 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 80040ce:	2300      	movs	r3, #0
 80040d0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d10b      	bne.n	80040f0 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040dc:	f043 0220 	orr.w	r2, r3, #32
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e072      	b.n	80041d6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7ff ffbd 	bl	8004072 <LL_ADC_REG_IsConversionOngoing>
 80040f8:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4618      	mov	r0, r3
 8004100:	f7ff ffb7 	bl	8004072 <LL_ADC_REG_IsConversionOngoing>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d154      	bne.n	80041b4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800410a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800410c:	2b00      	cmp	r3, #0
 800410e:	d151      	bne.n	80041b4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004110:	4b35      	ldr	r3, [pc, #212]	; (80041e8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004112:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d02c      	beq.n	8004176 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800411c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	6859      	ldr	r1, [r3, #4]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800412e:	035b      	lsls	r3, r3, #13
 8004130:	430b      	orrs	r3, r1
 8004132:	431a      	orrs	r2, r3
 8004134:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004136:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004138:	4829      	ldr	r0, [pc, #164]	; (80041e0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800413a:	f7ff ff87 	bl	800404c <LL_ADC_IsEnabled>
 800413e:	4604      	mov	r4, r0
 8004140:	4828      	ldr	r0, [pc, #160]	; (80041e4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004142:	f7ff ff83 	bl	800404c <LL_ADC_IsEnabled>
 8004146:	4603      	mov	r3, r0
 8004148:	431c      	orrs	r4, r3
 800414a:	4828      	ldr	r0, [pc, #160]	; (80041ec <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800414c:	f7ff ff7e 	bl	800404c <LL_ADC_IsEnabled>
 8004150:	4603      	mov	r3, r0
 8004152:	4323      	orrs	r3, r4
 8004154:	2b00      	cmp	r3, #0
 8004156:	d137      	bne.n	80041c8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004158:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004160:	f023 030f 	bic.w	r3, r3, #15
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	6811      	ldr	r1, [r2, #0]
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	6892      	ldr	r2, [r2, #8]
 800416c:	430a      	orrs	r2, r1
 800416e:	431a      	orrs	r2, r3
 8004170:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004172:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004174:	e028      	b.n	80041c8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004176:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800417e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004180:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004182:	4817      	ldr	r0, [pc, #92]	; (80041e0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004184:	f7ff ff62 	bl	800404c <LL_ADC_IsEnabled>
 8004188:	4604      	mov	r4, r0
 800418a:	4816      	ldr	r0, [pc, #88]	; (80041e4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800418c:	f7ff ff5e 	bl	800404c <LL_ADC_IsEnabled>
 8004190:	4603      	mov	r3, r0
 8004192:	431c      	orrs	r4, r3
 8004194:	4815      	ldr	r0, [pc, #84]	; (80041ec <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004196:	f7ff ff59 	bl	800404c <LL_ADC_IsEnabled>
 800419a:	4603      	mov	r3, r0
 800419c:	4323      	orrs	r3, r4
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d112      	bne.n	80041c8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80041a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80041aa:	f023 030f 	bic.w	r3, r3, #15
 80041ae:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80041b0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80041b2:	e009      	b.n	80041c8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041b8:	f043 0220 	orr.w	r2, r3, #32
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80041c6:	e000      	b.n	80041ca <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80041c8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80041d2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	377c      	adds	r7, #124	; 0x7c
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd90      	pop	{r4, r7, pc}
 80041de:	bf00      	nop
 80041e0:	50040000 	.word	0x50040000
 80041e4:	50040100 	.word	0x50040100
 80041e8:	50040300 	.word	0x50040300
 80041ec:	50040200 	.word	0x50040200

080041f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f003 0307 	and.w	r3, r3, #7
 80041fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004200:	4b0c      	ldr	r3, [pc, #48]	; (8004234 <__NVIC_SetPriorityGrouping+0x44>)
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800420c:	4013      	ands	r3, r2
 800420e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004218:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800421c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004220:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004222:	4a04      	ldr	r2, [pc, #16]	; (8004234 <__NVIC_SetPriorityGrouping+0x44>)
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	60d3      	str	r3, [r2, #12]
}
 8004228:	bf00      	nop
 800422a:	3714      	adds	r7, #20
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr
 8004234:	e000ed00 	.word	0xe000ed00

08004238 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004238:	b480      	push	{r7}
 800423a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800423c:	4b04      	ldr	r3, [pc, #16]	; (8004250 <__NVIC_GetPriorityGrouping+0x18>)
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	0a1b      	lsrs	r3, r3, #8
 8004242:	f003 0307 	and.w	r3, r3, #7
}
 8004246:	4618      	mov	r0, r3
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr
 8004250:	e000ed00 	.word	0xe000ed00

08004254 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	4603      	mov	r3, r0
 800425c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800425e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004262:	2b00      	cmp	r3, #0
 8004264:	db0b      	blt.n	800427e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004266:	79fb      	ldrb	r3, [r7, #7]
 8004268:	f003 021f 	and.w	r2, r3, #31
 800426c:	4907      	ldr	r1, [pc, #28]	; (800428c <__NVIC_EnableIRQ+0x38>)
 800426e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004272:	095b      	lsrs	r3, r3, #5
 8004274:	2001      	movs	r0, #1
 8004276:	fa00 f202 	lsl.w	r2, r0, r2
 800427a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800427e:	bf00      	nop
 8004280:	370c      	adds	r7, #12
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop
 800428c:	e000e100 	.word	0xe000e100

08004290 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	4603      	mov	r3, r0
 8004298:	6039      	str	r1, [r7, #0]
 800429a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800429c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	db0a      	blt.n	80042ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	b2da      	uxtb	r2, r3
 80042a8:	490c      	ldr	r1, [pc, #48]	; (80042dc <__NVIC_SetPriority+0x4c>)
 80042aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ae:	0112      	lsls	r2, r2, #4
 80042b0:	b2d2      	uxtb	r2, r2
 80042b2:	440b      	add	r3, r1
 80042b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042b8:	e00a      	b.n	80042d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	b2da      	uxtb	r2, r3
 80042be:	4908      	ldr	r1, [pc, #32]	; (80042e0 <__NVIC_SetPriority+0x50>)
 80042c0:	79fb      	ldrb	r3, [r7, #7]
 80042c2:	f003 030f 	and.w	r3, r3, #15
 80042c6:	3b04      	subs	r3, #4
 80042c8:	0112      	lsls	r2, r2, #4
 80042ca:	b2d2      	uxtb	r2, r2
 80042cc:	440b      	add	r3, r1
 80042ce:	761a      	strb	r2, [r3, #24]
}
 80042d0:	bf00      	nop
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr
 80042dc:	e000e100 	.word	0xe000e100
 80042e0:	e000ed00 	.word	0xe000ed00

080042e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b089      	sub	sp, #36	; 0x24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f003 0307 	and.w	r3, r3, #7
 80042f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042f8:	69fb      	ldr	r3, [r7, #28]
 80042fa:	f1c3 0307 	rsb	r3, r3, #7
 80042fe:	2b04      	cmp	r3, #4
 8004300:	bf28      	it	cs
 8004302:	2304      	movcs	r3, #4
 8004304:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	3304      	adds	r3, #4
 800430a:	2b06      	cmp	r3, #6
 800430c:	d902      	bls.n	8004314 <NVIC_EncodePriority+0x30>
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	3b03      	subs	r3, #3
 8004312:	e000      	b.n	8004316 <NVIC_EncodePriority+0x32>
 8004314:	2300      	movs	r3, #0
 8004316:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004318:	f04f 32ff 	mov.w	r2, #4294967295
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	fa02 f303 	lsl.w	r3, r2, r3
 8004322:	43da      	mvns	r2, r3
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	401a      	ands	r2, r3
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800432c:	f04f 31ff 	mov.w	r1, #4294967295
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	fa01 f303 	lsl.w	r3, r1, r3
 8004336:	43d9      	mvns	r1, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800433c:	4313      	orrs	r3, r2
         );
}
 800433e:	4618      	mov	r0, r3
 8004340:	3724      	adds	r7, #36	; 0x24
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
	...

0800434c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	3b01      	subs	r3, #1
 8004358:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800435c:	d301      	bcc.n	8004362 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800435e:	2301      	movs	r3, #1
 8004360:	e00f      	b.n	8004382 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004362:	4a0a      	ldr	r2, [pc, #40]	; (800438c <SysTick_Config+0x40>)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	3b01      	subs	r3, #1
 8004368:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800436a:	210f      	movs	r1, #15
 800436c:	f04f 30ff 	mov.w	r0, #4294967295
 8004370:	f7ff ff8e 	bl	8004290 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004374:	4b05      	ldr	r3, [pc, #20]	; (800438c <SysTick_Config+0x40>)
 8004376:	2200      	movs	r2, #0
 8004378:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800437a:	4b04      	ldr	r3, [pc, #16]	; (800438c <SysTick_Config+0x40>)
 800437c:	2207      	movs	r2, #7
 800437e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004380:	2300      	movs	r3, #0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3708      	adds	r7, #8
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	e000e010 	.word	0xe000e010

08004390 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f7ff ff29 	bl	80041f0 <__NVIC_SetPriorityGrouping>
}
 800439e:	bf00      	nop
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b086      	sub	sp, #24
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	4603      	mov	r3, r0
 80043ae:	60b9      	str	r1, [r7, #8]
 80043b0:	607a      	str	r2, [r7, #4]
 80043b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80043b4:	2300      	movs	r3, #0
 80043b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80043b8:	f7ff ff3e 	bl	8004238 <__NVIC_GetPriorityGrouping>
 80043bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	68b9      	ldr	r1, [r7, #8]
 80043c2:	6978      	ldr	r0, [r7, #20]
 80043c4:	f7ff ff8e 	bl	80042e4 <NVIC_EncodePriority>
 80043c8:	4602      	mov	r2, r0
 80043ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043ce:	4611      	mov	r1, r2
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7ff ff5d 	bl	8004290 <__NVIC_SetPriority>
}
 80043d6:	bf00      	nop
 80043d8:	3718      	adds	r7, #24
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}

080043de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	b082      	sub	sp, #8
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	4603      	mov	r3, r0
 80043e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7ff ff31 	bl	8004254 <__NVIC_EnableIRQ>
}
 80043f2:	bf00      	nop
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043fa:	b580      	push	{r7, lr}
 80043fc:	b082      	sub	sp, #8
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f7ff ffa2 	bl	800434c <SysTick_Config>
 8004408:	4603      	mov	r3, r0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3708      	adds	r7, #8
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
	...

08004414 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004414:	b480      	push	{r7}
 8004416:	b087      	sub	sp, #28
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800441e:	2300      	movs	r3, #0
 8004420:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004422:	e17f      	b.n	8004724 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	2101      	movs	r1, #1
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	fa01 f303 	lsl.w	r3, r1, r3
 8004430:	4013      	ands	r3, r2
 8004432:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 8171 	beq.w	800471e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	2b02      	cmp	r3, #2
 8004442:	d003      	beq.n	800444c <HAL_GPIO_Init+0x38>
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	2b12      	cmp	r3, #18
 800444a:	d123      	bne.n	8004494 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	08da      	lsrs	r2, r3, #3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	3208      	adds	r2, #8
 8004454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004458:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f003 0307 	and.w	r3, r3, #7
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	220f      	movs	r2, #15
 8004464:	fa02 f303 	lsl.w	r3, r2, r3
 8004468:	43db      	mvns	r3, r3
 800446a:	693a      	ldr	r2, [r7, #16]
 800446c:	4013      	ands	r3, r2
 800446e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	691a      	ldr	r2, [r3, #16]
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	f003 0307 	and.w	r3, r3, #7
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	fa02 f303 	lsl.w	r3, r2, r3
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	4313      	orrs	r3, r2
 8004484:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	08da      	lsrs	r2, r3, #3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	3208      	adds	r2, #8
 800448e:	6939      	ldr	r1, [r7, #16]
 8004490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	005b      	lsls	r3, r3, #1
 800449e:	2203      	movs	r2, #3
 80044a0:	fa02 f303 	lsl.w	r3, r2, r3
 80044a4:	43db      	mvns	r3, r3
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	4013      	ands	r3, r2
 80044aa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f003 0203 	and.w	r2, r3, #3
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	005b      	lsls	r3, r3, #1
 80044b8:	fa02 f303 	lsl.w	r3, r2, r3
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4313      	orrs	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d00b      	beq.n	80044e8 <HAL_GPIO_Init+0xd4>
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d007      	beq.n	80044e8 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044dc:	2b11      	cmp	r3, #17
 80044de:	d003      	beq.n	80044e8 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	2b12      	cmp	r3, #18
 80044e6:	d130      	bne.n	800454a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	2203      	movs	r2, #3
 80044f4:	fa02 f303 	lsl.w	r3, r2, r3
 80044f8:	43db      	mvns	r3, r3
 80044fa:	693a      	ldr	r2, [r7, #16]
 80044fc:	4013      	ands	r3, r2
 80044fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	68da      	ldr	r2, [r3, #12]
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	005b      	lsls	r3, r3, #1
 8004508:	fa02 f303 	lsl.w	r3, r2, r3
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	4313      	orrs	r3, r2
 8004510:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800451e:	2201      	movs	r2, #1
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	fa02 f303 	lsl.w	r3, r2, r3
 8004526:	43db      	mvns	r3, r3
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	4013      	ands	r3, r2
 800452c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	091b      	lsrs	r3, r3, #4
 8004534:	f003 0201 	and.w	r2, r3, #1
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	4313      	orrs	r3, r2
 8004542:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	f003 0303 	and.w	r3, r3, #3
 8004552:	2b03      	cmp	r3, #3
 8004554:	d118      	bne.n	8004588 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800455a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800455c:	2201      	movs	r2, #1
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	43db      	mvns	r3, r3
 8004566:	693a      	ldr	r2, [r7, #16]
 8004568:	4013      	ands	r3, r2
 800456a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	08db      	lsrs	r3, r3, #3
 8004572:	f003 0201 	and.w	r2, r3, #1
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	fa02 f303 	lsl.w	r3, r2, r3
 800457c:	693a      	ldr	r2, [r7, #16]
 800457e:	4313      	orrs	r3, r2
 8004580:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	005b      	lsls	r3, r3, #1
 8004592:	2203      	movs	r2, #3
 8004594:	fa02 f303 	lsl.w	r3, r2, r3
 8004598:	43db      	mvns	r3, r3
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	4013      	ands	r3, r2
 800459e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	689a      	ldr	r2, [r3, #8]
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	005b      	lsls	r3, r3, #1
 80045a8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ac:	693a      	ldr	r2, [r7, #16]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	693a      	ldr	r2, [r7, #16]
 80045b6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f000 80ac 	beq.w	800471e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045c6:	4b5e      	ldr	r3, [pc, #376]	; (8004740 <HAL_GPIO_Init+0x32c>)
 80045c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045ca:	4a5d      	ldr	r2, [pc, #372]	; (8004740 <HAL_GPIO_Init+0x32c>)
 80045cc:	f043 0301 	orr.w	r3, r3, #1
 80045d0:	6613      	str	r3, [r2, #96]	; 0x60
 80045d2:	4b5b      	ldr	r3, [pc, #364]	; (8004740 <HAL_GPIO_Init+0x32c>)
 80045d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045d6:	f003 0301 	and.w	r3, r3, #1
 80045da:	60bb      	str	r3, [r7, #8]
 80045dc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80045de:	4a59      	ldr	r2, [pc, #356]	; (8004744 <HAL_GPIO_Init+0x330>)
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	089b      	lsrs	r3, r3, #2
 80045e4:	3302      	adds	r3, #2
 80045e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	f003 0303 	and.w	r3, r3, #3
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	220f      	movs	r2, #15
 80045f6:	fa02 f303 	lsl.w	r3, r2, r3
 80045fa:	43db      	mvns	r3, r3
 80045fc:	693a      	ldr	r2, [r7, #16]
 80045fe:	4013      	ands	r3, r2
 8004600:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004608:	d025      	beq.n	8004656 <HAL_GPIO_Init+0x242>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a4e      	ldr	r2, [pc, #312]	; (8004748 <HAL_GPIO_Init+0x334>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d01f      	beq.n	8004652 <HAL_GPIO_Init+0x23e>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a4d      	ldr	r2, [pc, #308]	; (800474c <HAL_GPIO_Init+0x338>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d019      	beq.n	800464e <HAL_GPIO_Init+0x23a>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a4c      	ldr	r2, [pc, #304]	; (8004750 <HAL_GPIO_Init+0x33c>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d013      	beq.n	800464a <HAL_GPIO_Init+0x236>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a4b      	ldr	r2, [pc, #300]	; (8004754 <HAL_GPIO_Init+0x340>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d00d      	beq.n	8004646 <HAL_GPIO_Init+0x232>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a4a      	ldr	r2, [pc, #296]	; (8004758 <HAL_GPIO_Init+0x344>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d007      	beq.n	8004642 <HAL_GPIO_Init+0x22e>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a49      	ldr	r2, [pc, #292]	; (800475c <HAL_GPIO_Init+0x348>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d101      	bne.n	800463e <HAL_GPIO_Init+0x22a>
 800463a:	2306      	movs	r3, #6
 800463c:	e00c      	b.n	8004658 <HAL_GPIO_Init+0x244>
 800463e:	2307      	movs	r3, #7
 8004640:	e00a      	b.n	8004658 <HAL_GPIO_Init+0x244>
 8004642:	2305      	movs	r3, #5
 8004644:	e008      	b.n	8004658 <HAL_GPIO_Init+0x244>
 8004646:	2304      	movs	r3, #4
 8004648:	e006      	b.n	8004658 <HAL_GPIO_Init+0x244>
 800464a:	2303      	movs	r3, #3
 800464c:	e004      	b.n	8004658 <HAL_GPIO_Init+0x244>
 800464e:	2302      	movs	r3, #2
 8004650:	e002      	b.n	8004658 <HAL_GPIO_Init+0x244>
 8004652:	2301      	movs	r3, #1
 8004654:	e000      	b.n	8004658 <HAL_GPIO_Init+0x244>
 8004656:	2300      	movs	r3, #0
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	f002 0203 	and.w	r2, r2, #3
 800465e:	0092      	lsls	r2, r2, #2
 8004660:	4093      	lsls	r3, r2
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	4313      	orrs	r3, r2
 8004666:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004668:	4936      	ldr	r1, [pc, #216]	; (8004744 <HAL_GPIO_Init+0x330>)
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	089b      	lsrs	r3, r3, #2
 800466e:	3302      	adds	r3, #2
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004676:	4b3a      	ldr	r3, [pc, #232]	; (8004760 <HAL_GPIO_Init+0x34c>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	43db      	mvns	r3, r3
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	4013      	ands	r3, r2
 8004684:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004692:	693a      	ldr	r2, [r7, #16]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	4313      	orrs	r3, r2
 8004698:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800469a:	4a31      	ldr	r2, [pc, #196]	; (8004760 <HAL_GPIO_Init+0x34c>)
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80046a0:	4b2f      	ldr	r3, [pc, #188]	; (8004760 <HAL_GPIO_Init+0x34c>)
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	43db      	mvns	r3, r3
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	4013      	ands	r3, r2
 80046ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d003      	beq.n	80046c4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80046bc:	693a      	ldr	r2, [r7, #16]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046c4:	4a26      	ldr	r2, [pc, #152]	; (8004760 <HAL_GPIO_Init+0x34c>)
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80046ca:	4b25      	ldr	r3, [pc, #148]	; (8004760 <HAL_GPIO_Init+0x34c>)
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	43db      	mvns	r3, r3
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	4013      	ands	r3, r2
 80046d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d003      	beq.n	80046ee <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80046ee:	4a1c      	ldr	r2, [pc, #112]	; (8004760 <HAL_GPIO_Init+0x34c>)
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80046f4:	4b1a      	ldr	r3, [pc, #104]	; (8004760 <HAL_GPIO_Init+0x34c>)
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	43db      	mvns	r3, r3
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	4013      	ands	r3, r2
 8004702:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800470c:	2b00      	cmp	r3, #0
 800470e:	d003      	beq.n	8004718 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	4313      	orrs	r3, r2
 8004716:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004718:	4a11      	ldr	r2, [pc, #68]	; (8004760 <HAL_GPIO_Init+0x34c>)
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	3301      	adds	r3, #1
 8004722:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	fa22 f303 	lsr.w	r3, r2, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	f47f ae78 	bne.w	8004424 <HAL_GPIO_Init+0x10>
  }
}
 8004734:	bf00      	nop
 8004736:	371c      	adds	r7, #28
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr
 8004740:	40021000 	.word	0x40021000
 8004744:	40010000 	.word	0x40010000
 8004748:	48000400 	.word	0x48000400
 800474c:	48000800 	.word	0x48000800
 8004750:	48000c00 	.word	0x48000c00
 8004754:	48001000 	.word	0x48001000
 8004758:	48001400 	.word	0x48001400
 800475c:	48001800 	.word	0x48001800
 8004760:	40010400 	.word	0x40010400

08004764 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	460b      	mov	r3, r1
 800476e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	691a      	ldr	r2, [r3, #16]
 8004774:	887b      	ldrh	r3, [r7, #2]
 8004776:	4013      	ands	r3, r2
 8004778:	2b00      	cmp	r3, #0
 800477a:	d002      	beq.n	8004782 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800477c:	2301      	movs	r3, #1
 800477e:	73fb      	strb	r3, [r7, #15]
 8004780:	e001      	b.n	8004786 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004782:	2300      	movs	r3, #0
 8004784:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004786:	7bfb      	ldrb	r3, [r7, #15]
}
 8004788:	4618      	mov	r0, r3
 800478a:	3714      	adds	r7, #20
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	460b      	mov	r3, r1
 800479e:	807b      	strh	r3, [r7, #2]
 80047a0:	4613      	mov	r3, r2
 80047a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047a4:	787b      	ldrb	r3, [r7, #1]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d003      	beq.n	80047b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80047aa:	887a      	ldrh	r2, [r7, #2]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80047b0:	e002      	b.n	80047b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80047b2:	887a      	ldrh	r2, [r7, #2]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	460b      	mov	r3, r1
 80047ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	695a      	ldr	r2, [r3, #20]
 80047d4:	887b      	ldrh	r3, [r7, #2]
 80047d6:	4013      	ands	r3, r2
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d003      	beq.n	80047e4 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80047dc:	887a      	ldrh	r2, [r7, #2]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80047e2:	e002      	b.n	80047ea <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80047e4:	887a      	ldrh	r2, [r7, #2]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	619a      	str	r2, [r3, #24]
}
 80047ea:	bf00      	nop
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
	...

080047f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	4603      	mov	r3, r0
 8004800:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004802:	4b08      	ldr	r3, [pc, #32]	; (8004824 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004804:	695a      	ldr	r2, [r3, #20]
 8004806:	88fb      	ldrh	r3, [r7, #6]
 8004808:	4013      	ands	r3, r2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d006      	beq.n	800481c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800480e:	4a05      	ldr	r2, [pc, #20]	; (8004824 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004810:	88fb      	ldrh	r3, [r7, #6]
 8004812:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004814:	88fb      	ldrh	r3, [r7, #6]
 8004816:	4618      	mov	r0, r3
 8004818:	f7fd fb26 	bl	8001e68 <HAL_GPIO_EXTI_Callback>
  }
}
 800481c:	bf00      	nop
 800481e:	3708      	adds	r7, #8
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	40010400 	.word	0x40010400

08004828 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8004828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800482a:	b08f      	sub	sp, #60	; 0x3c
 800482c:	af0a      	add	r7, sp, #40	; 0x28
 800482e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d101      	bne.n	800483a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e054      	b.n	80048e4 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b00      	cmp	r3, #0
 800484a:	d106      	bne.n	800485a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f007 fe1d 	bl	800c494 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2203      	movs	r2, #3
 800485e:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800486a:	2b00      	cmp	r3, #0
 800486c:	d102      	bne.n	8004874 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4618      	mov	r0, r3
 800487a:	f005 f9e3 	bl	8009c44 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	603b      	str	r3, [r7, #0]
 8004884:	687e      	ldr	r6, [r7, #4]
 8004886:	466d      	mov	r5, sp
 8004888:	f106 0410 	add.w	r4, r6, #16
 800488c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800488e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004890:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004892:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004894:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004898:	e885 0003 	stmia.w	r5, {r0, r1}
 800489c:	1d33      	adds	r3, r6, #4
 800489e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048a0:	6838      	ldr	r0, [r7, #0]
 80048a2:	f005 f96c 	bl	8009b7e <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2101      	movs	r1, #1
 80048ac:	4618      	mov	r0, r3
 80048ae:	f005 f9da 	bl	8009c66 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	603b      	str	r3, [r7, #0]
 80048b8:	687e      	ldr	r6, [r7, #4]
 80048ba:	466d      	mov	r5, sp
 80048bc:	f106 0410 	add.w	r4, r6, #16
 80048c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80048c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80048c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80048c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80048c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80048cc:	e885 0003 	stmia.w	r5, {r0, r1}
 80048d0:	1d33      	adds	r3, r6, #4
 80048d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048d4:	6838      	ldr	r0, [r7, #0]
 80048d6:	f005 fae9 	bl	8009eac <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3714      	adds	r7, #20
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080048ec <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80048ec:	b590      	push	{r4, r7, lr}
 80048ee:	b089      	sub	sp, #36	; 0x24
 80048f0:	af04      	add	r7, sp, #16
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	4608      	mov	r0, r1
 80048f6:	4611      	mov	r1, r2
 80048f8:	461a      	mov	r2, r3
 80048fa:	4603      	mov	r3, r0
 80048fc:	70fb      	strb	r3, [r7, #3]
 80048fe:	460b      	mov	r3, r1
 8004900:	70bb      	strb	r3, [r7, #2]
 8004902:	4613      	mov	r3, r2
 8004904:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800490c:	2b01      	cmp	r3, #1
 800490e:	d101      	bne.n	8004914 <HAL_HCD_HC_Init+0x28>
 8004910:	2302      	movs	r3, #2
 8004912:	e07f      	b.n	8004a14 <HAL_HCD_HC_Init+0x128>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 800491c:	78fa      	ldrb	r2, [r7, #3]
 800491e:	6879      	ldr	r1, [r7, #4]
 8004920:	4613      	mov	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	00db      	lsls	r3, r3, #3
 8004928:	440b      	add	r3, r1
 800492a:	333d      	adds	r3, #61	; 0x3d
 800492c:	2200      	movs	r2, #0
 800492e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8004930:	78fa      	ldrb	r2, [r7, #3]
 8004932:	6879      	ldr	r1, [r7, #4]
 8004934:	4613      	mov	r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	4413      	add	r3, r2
 800493a:	00db      	lsls	r3, r3, #3
 800493c:	440b      	add	r3, r1
 800493e:	3338      	adds	r3, #56	; 0x38
 8004940:	787a      	ldrb	r2, [r7, #1]
 8004942:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8004944:	78fa      	ldrb	r2, [r7, #3]
 8004946:	6879      	ldr	r1, [r7, #4]
 8004948:	4613      	mov	r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	4413      	add	r3, r2
 800494e:	00db      	lsls	r3, r3, #3
 8004950:	440b      	add	r3, r1
 8004952:	3340      	adds	r3, #64	; 0x40
 8004954:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004956:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004958:	78fa      	ldrb	r2, [r7, #3]
 800495a:	6879      	ldr	r1, [r7, #4]
 800495c:	4613      	mov	r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4413      	add	r3, r2
 8004962:	00db      	lsls	r3, r3, #3
 8004964:	440b      	add	r3, r1
 8004966:	3339      	adds	r3, #57	; 0x39
 8004968:	78fa      	ldrb	r2, [r7, #3]
 800496a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800496c:	78fa      	ldrb	r2, [r7, #3]
 800496e:	6879      	ldr	r1, [r7, #4]
 8004970:	4613      	mov	r3, r2
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	4413      	add	r3, r2
 8004976:	00db      	lsls	r3, r3, #3
 8004978:	440b      	add	r3, r1
 800497a:	333f      	adds	r3, #63	; 0x3f
 800497c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004980:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8004982:	78fa      	ldrb	r2, [r7, #3]
 8004984:	78bb      	ldrb	r3, [r7, #2]
 8004986:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800498a:	b2d8      	uxtb	r0, r3
 800498c:	6879      	ldr	r1, [r7, #4]
 800498e:	4613      	mov	r3, r2
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	4413      	add	r3, r2
 8004994:	00db      	lsls	r3, r3, #3
 8004996:	440b      	add	r3, r1
 8004998:	333a      	adds	r3, #58	; 0x3a
 800499a:	4602      	mov	r2, r0
 800499c:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800499e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	da0a      	bge.n	80049bc <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80049a6:	78fa      	ldrb	r2, [r7, #3]
 80049a8:	6879      	ldr	r1, [r7, #4]
 80049aa:	4613      	mov	r3, r2
 80049ac:	009b      	lsls	r3, r3, #2
 80049ae:	4413      	add	r3, r2
 80049b0:	00db      	lsls	r3, r3, #3
 80049b2:	440b      	add	r3, r1
 80049b4:	333b      	adds	r3, #59	; 0x3b
 80049b6:	2201      	movs	r2, #1
 80049b8:	701a      	strb	r2, [r3, #0]
 80049ba:	e009      	b.n	80049d0 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80049bc:	78fa      	ldrb	r2, [r7, #3]
 80049be:	6879      	ldr	r1, [r7, #4]
 80049c0:	4613      	mov	r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	4413      	add	r3, r2
 80049c6:	00db      	lsls	r3, r3, #3
 80049c8:	440b      	add	r3, r1
 80049ca:	333b      	adds	r3, #59	; 0x3b
 80049cc:	2200      	movs	r2, #0
 80049ce:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80049d0:	78fa      	ldrb	r2, [r7, #3]
 80049d2:	6879      	ldr	r1, [r7, #4]
 80049d4:	4613      	mov	r3, r2
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	4413      	add	r3, r2
 80049da:	00db      	lsls	r3, r3, #3
 80049dc:	440b      	add	r3, r1
 80049de:	333c      	adds	r3, #60	; 0x3c
 80049e0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80049e4:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6818      	ldr	r0, [r3, #0]
 80049ea:	787c      	ldrb	r4, [r7, #1]
 80049ec:	78ba      	ldrb	r2, [r7, #2]
 80049ee:	78f9      	ldrb	r1, [r7, #3]
 80049f0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80049f2:	9302      	str	r3, [sp, #8]
 80049f4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80049f8:	9301      	str	r3, [sp, #4]
 80049fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80049fe:	9300      	str	r3, [sp, #0]
 8004a00:	4623      	mov	r3, r4
 8004a02:	f005 fb97 	bl	800a134 <USB_HC_Init>
 8004a06:	4603      	mov	r3, r0
 8004a08:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8004a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3714      	adds	r7, #20
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd90      	pop	{r4, r7, pc}

08004a1c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	460b      	mov	r3, r1
 8004a26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d101      	bne.n	8004a3a <HAL_HCD_HC_Halt+0x1e>
 8004a36:	2302      	movs	r3, #2
 8004a38:	e00f      	b.n	8004a5a <HAL_HCD_HC_Halt+0x3e>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	78fa      	ldrb	r2, [r7, #3]
 8004a48:	4611      	mov	r1, r2
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f005 fd75 	bl	800a53a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8004a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3710      	adds	r7, #16
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
	...

08004a64 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	4608      	mov	r0, r1
 8004a6e:	4611      	mov	r1, r2
 8004a70:	461a      	mov	r2, r3
 8004a72:	4603      	mov	r3, r0
 8004a74:	70fb      	strb	r3, [r7, #3]
 8004a76:	460b      	mov	r3, r1
 8004a78:	70bb      	strb	r3, [r7, #2]
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8004a7e:	78fa      	ldrb	r2, [r7, #3]
 8004a80:	6879      	ldr	r1, [r7, #4]
 8004a82:	4613      	mov	r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	4413      	add	r3, r2
 8004a88:	00db      	lsls	r3, r3, #3
 8004a8a:	440b      	add	r3, r1
 8004a8c:	333b      	adds	r3, #59	; 0x3b
 8004a8e:	78ba      	ldrb	r2, [r7, #2]
 8004a90:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004a92:	78fa      	ldrb	r2, [r7, #3]
 8004a94:	6879      	ldr	r1, [r7, #4]
 8004a96:	4613      	mov	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	4413      	add	r3, r2
 8004a9c:	00db      	lsls	r3, r3, #3
 8004a9e:	440b      	add	r3, r1
 8004aa0:	333f      	adds	r3, #63	; 0x3f
 8004aa2:	787a      	ldrb	r2, [r7, #1]
 8004aa4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8004aa6:	7c3b      	ldrb	r3, [r7, #16]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d10a      	bne.n	8004ac2 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004aac:	78fa      	ldrb	r2, [r7, #3]
 8004aae:	6879      	ldr	r1, [r7, #4]
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	4413      	add	r3, r2
 8004ab6:	00db      	lsls	r3, r3, #3
 8004ab8:	440b      	add	r3, r1
 8004aba:	3342      	adds	r3, #66	; 0x42
 8004abc:	2203      	movs	r2, #3
 8004abe:	701a      	strb	r2, [r3, #0]
 8004ac0:	e009      	b.n	8004ad6 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004ac2:	78fa      	ldrb	r2, [r7, #3]
 8004ac4:	6879      	ldr	r1, [r7, #4]
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	4413      	add	r3, r2
 8004acc:	00db      	lsls	r3, r3, #3
 8004ace:	440b      	add	r3, r1
 8004ad0:	3342      	adds	r3, #66	; 0x42
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004ad6:	787b      	ldrb	r3, [r7, #1]
 8004ad8:	2b03      	cmp	r3, #3
 8004ada:	f200 80d6 	bhi.w	8004c8a <HAL_HCD_HC_SubmitRequest+0x226>
 8004ade:	a201      	add	r2, pc, #4	; (adr r2, 8004ae4 <HAL_HCD_HC_SubmitRequest+0x80>)
 8004ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae4:	08004af5 	.word	0x08004af5
 8004ae8:	08004c75 	.word	0x08004c75
 8004aec:	08004b61 	.word	0x08004b61
 8004af0:	08004beb 	.word	0x08004beb
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8004af4:	7c3b      	ldrb	r3, [r7, #16]
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	f040 80c9 	bne.w	8004c8e <HAL_HCD_HC_SubmitRequest+0x22a>
 8004afc:	78bb      	ldrb	r3, [r7, #2]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f040 80c5 	bne.w	8004c8e <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8004b04:	8b3b      	ldrh	r3, [r7, #24]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d109      	bne.n	8004b1e <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8004b0a:	78fa      	ldrb	r2, [r7, #3]
 8004b0c:	6879      	ldr	r1, [r7, #4]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	4413      	add	r3, r2
 8004b14:	00db      	lsls	r3, r3, #3
 8004b16:	440b      	add	r3, r1
 8004b18:	3351      	adds	r3, #81	; 0x51
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004b1e:	78fa      	ldrb	r2, [r7, #3]
 8004b20:	6879      	ldr	r1, [r7, #4]
 8004b22:	4613      	mov	r3, r2
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	4413      	add	r3, r2
 8004b28:	00db      	lsls	r3, r3, #3
 8004b2a:	440b      	add	r3, r1
 8004b2c:	3351      	adds	r3, #81	; 0x51
 8004b2e:	781b      	ldrb	r3, [r3, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d10a      	bne.n	8004b4a <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004b34:	78fa      	ldrb	r2, [r7, #3]
 8004b36:	6879      	ldr	r1, [r7, #4]
 8004b38:	4613      	mov	r3, r2
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	4413      	add	r3, r2
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	440b      	add	r3, r1
 8004b42:	3342      	adds	r3, #66	; 0x42
 8004b44:	2200      	movs	r2, #0
 8004b46:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004b48:	e0a1      	b.n	8004c8e <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004b4a:	78fa      	ldrb	r2, [r7, #3]
 8004b4c:	6879      	ldr	r1, [r7, #4]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	4413      	add	r3, r2
 8004b54:	00db      	lsls	r3, r3, #3
 8004b56:	440b      	add	r3, r1
 8004b58:	3342      	adds	r3, #66	; 0x42
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	701a      	strb	r2, [r3, #0]
      break;
 8004b5e:	e096      	b.n	8004c8e <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004b60:	78bb      	ldrb	r3, [r7, #2]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d120      	bne.n	8004ba8 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004b66:	78fa      	ldrb	r2, [r7, #3]
 8004b68:	6879      	ldr	r1, [r7, #4]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	4413      	add	r3, r2
 8004b70:	00db      	lsls	r3, r3, #3
 8004b72:	440b      	add	r3, r1
 8004b74:	3351      	adds	r3, #81	; 0x51
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d10a      	bne.n	8004b92 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004b7c:	78fa      	ldrb	r2, [r7, #3]
 8004b7e:	6879      	ldr	r1, [r7, #4]
 8004b80:	4613      	mov	r3, r2
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	4413      	add	r3, r2
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	440b      	add	r3, r1
 8004b8a:	3342      	adds	r3, #66	; 0x42
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004b90:	e07e      	b.n	8004c90 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004b92:	78fa      	ldrb	r2, [r7, #3]
 8004b94:	6879      	ldr	r1, [r7, #4]
 8004b96:	4613      	mov	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	4413      	add	r3, r2
 8004b9c:	00db      	lsls	r3, r3, #3
 8004b9e:	440b      	add	r3, r1
 8004ba0:	3342      	adds	r3, #66	; 0x42
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	701a      	strb	r2, [r3, #0]
      break;
 8004ba6:	e073      	b.n	8004c90 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004ba8:	78fa      	ldrb	r2, [r7, #3]
 8004baa:	6879      	ldr	r1, [r7, #4]
 8004bac:	4613      	mov	r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	4413      	add	r3, r2
 8004bb2:	00db      	lsls	r3, r3, #3
 8004bb4:	440b      	add	r3, r1
 8004bb6:	3350      	adds	r3, #80	; 0x50
 8004bb8:	781b      	ldrb	r3, [r3, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d10a      	bne.n	8004bd4 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004bbe:	78fa      	ldrb	r2, [r7, #3]
 8004bc0:	6879      	ldr	r1, [r7, #4]
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	4413      	add	r3, r2
 8004bc8:	00db      	lsls	r3, r3, #3
 8004bca:	440b      	add	r3, r1
 8004bcc:	3342      	adds	r3, #66	; 0x42
 8004bce:	2200      	movs	r2, #0
 8004bd0:	701a      	strb	r2, [r3, #0]
      break;
 8004bd2:	e05d      	b.n	8004c90 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004bd4:	78fa      	ldrb	r2, [r7, #3]
 8004bd6:	6879      	ldr	r1, [r7, #4]
 8004bd8:	4613      	mov	r3, r2
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	4413      	add	r3, r2
 8004bde:	00db      	lsls	r3, r3, #3
 8004be0:	440b      	add	r3, r1
 8004be2:	3342      	adds	r3, #66	; 0x42
 8004be4:	2202      	movs	r2, #2
 8004be6:	701a      	strb	r2, [r3, #0]
      break;
 8004be8:	e052      	b.n	8004c90 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8004bea:	78bb      	ldrb	r3, [r7, #2]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d120      	bne.n	8004c32 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004bf0:	78fa      	ldrb	r2, [r7, #3]
 8004bf2:	6879      	ldr	r1, [r7, #4]
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4413      	add	r3, r2
 8004bfa:	00db      	lsls	r3, r3, #3
 8004bfc:	440b      	add	r3, r1
 8004bfe:	3351      	adds	r3, #81	; 0x51
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d10a      	bne.n	8004c1c <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004c06:	78fa      	ldrb	r2, [r7, #3]
 8004c08:	6879      	ldr	r1, [r7, #4]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	4413      	add	r3, r2
 8004c10:	00db      	lsls	r3, r3, #3
 8004c12:	440b      	add	r3, r1
 8004c14:	3342      	adds	r3, #66	; 0x42
 8004c16:	2200      	movs	r2, #0
 8004c18:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004c1a:	e039      	b.n	8004c90 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004c1c:	78fa      	ldrb	r2, [r7, #3]
 8004c1e:	6879      	ldr	r1, [r7, #4]
 8004c20:	4613      	mov	r3, r2
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4413      	add	r3, r2
 8004c26:	00db      	lsls	r3, r3, #3
 8004c28:	440b      	add	r3, r1
 8004c2a:	3342      	adds	r3, #66	; 0x42
 8004c2c:	2202      	movs	r2, #2
 8004c2e:	701a      	strb	r2, [r3, #0]
      break;
 8004c30:	e02e      	b.n	8004c90 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004c32:	78fa      	ldrb	r2, [r7, #3]
 8004c34:	6879      	ldr	r1, [r7, #4]
 8004c36:	4613      	mov	r3, r2
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	4413      	add	r3, r2
 8004c3c:	00db      	lsls	r3, r3, #3
 8004c3e:	440b      	add	r3, r1
 8004c40:	3350      	adds	r3, #80	; 0x50
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d10a      	bne.n	8004c5e <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004c48:	78fa      	ldrb	r2, [r7, #3]
 8004c4a:	6879      	ldr	r1, [r7, #4]
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	4413      	add	r3, r2
 8004c52:	00db      	lsls	r3, r3, #3
 8004c54:	440b      	add	r3, r1
 8004c56:	3342      	adds	r3, #66	; 0x42
 8004c58:	2200      	movs	r2, #0
 8004c5a:	701a      	strb	r2, [r3, #0]
      break;
 8004c5c:	e018      	b.n	8004c90 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004c5e:	78fa      	ldrb	r2, [r7, #3]
 8004c60:	6879      	ldr	r1, [r7, #4]
 8004c62:	4613      	mov	r3, r2
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	4413      	add	r3, r2
 8004c68:	00db      	lsls	r3, r3, #3
 8004c6a:	440b      	add	r3, r1
 8004c6c:	3342      	adds	r3, #66	; 0x42
 8004c6e:	2202      	movs	r2, #2
 8004c70:	701a      	strb	r2, [r3, #0]
      break;
 8004c72:	e00d      	b.n	8004c90 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004c74:	78fa      	ldrb	r2, [r7, #3]
 8004c76:	6879      	ldr	r1, [r7, #4]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	4413      	add	r3, r2
 8004c7e:	00db      	lsls	r3, r3, #3
 8004c80:	440b      	add	r3, r1
 8004c82:	3342      	adds	r3, #66	; 0x42
 8004c84:	2200      	movs	r2, #0
 8004c86:	701a      	strb	r2, [r3, #0]
      break;
 8004c88:	e002      	b.n	8004c90 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8004c8a:	bf00      	nop
 8004c8c:	e000      	b.n	8004c90 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8004c8e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004c90:	78fa      	ldrb	r2, [r7, #3]
 8004c92:	6879      	ldr	r1, [r7, #4]
 8004c94:	4613      	mov	r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	4413      	add	r3, r2
 8004c9a:	00db      	lsls	r3, r3, #3
 8004c9c:	440b      	add	r3, r1
 8004c9e:	3344      	adds	r3, #68	; 0x44
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004ca4:	78fa      	ldrb	r2, [r7, #3]
 8004ca6:	8b39      	ldrh	r1, [r7, #24]
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	4613      	mov	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	4413      	add	r3, r2
 8004cb0:	00db      	lsls	r3, r3, #3
 8004cb2:	4403      	add	r3, r0
 8004cb4:	3348      	adds	r3, #72	; 0x48
 8004cb6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004cb8:	78fa      	ldrb	r2, [r7, #3]
 8004cba:	6879      	ldr	r1, [r7, #4]
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	4413      	add	r3, r2
 8004cc2:	00db      	lsls	r3, r3, #3
 8004cc4:	440b      	add	r3, r1
 8004cc6:	335c      	adds	r3, #92	; 0x5c
 8004cc8:	2200      	movs	r2, #0
 8004cca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8004ccc:	78fa      	ldrb	r2, [r7, #3]
 8004cce:	6879      	ldr	r1, [r7, #4]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	4413      	add	r3, r2
 8004cd6:	00db      	lsls	r3, r3, #3
 8004cd8:	440b      	add	r3, r1
 8004cda:	334c      	adds	r3, #76	; 0x4c
 8004cdc:	2200      	movs	r2, #0
 8004cde:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004ce0:	78fa      	ldrb	r2, [r7, #3]
 8004ce2:	6879      	ldr	r1, [r7, #4]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	4413      	add	r3, r2
 8004cea:	00db      	lsls	r3, r3, #3
 8004cec:	440b      	add	r3, r1
 8004cee:	3339      	adds	r3, #57	; 0x39
 8004cf0:	78fa      	ldrb	r2, [r7, #3]
 8004cf2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004cf4:	78fa      	ldrb	r2, [r7, #3]
 8004cf6:	6879      	ldr	r1, [r7, #4]
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	4413      	add	r3, r2
 8004cfe:	00db      	lsls	r3, r3, #3
 8004d00:	440b      	add	r3, r1
 8004d02:	335d      	adds	r3, #93	; 0x5d
 8004d04:	2200      	movs	r2, #0
 8004d06:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6818      	ldr	r0, [r3, #0]
 8004d0c:	78fa      	ldrb	r2, [r7, #3]
 8004d0e:	4613      	mov	r3, r2
 8004d10:	009b      	lsls	r3, r3, #2
 8004d12:	4413      	add	r3, r2
 8004d14:	00db      	lsls	r3, r3, #3
 8004d16:	3338      	adds	r3, #56	; 0x38
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	4413      	add	r3, r2
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	f005 fafb 	bl	800a318 <USB_HC_StartXfer>
 8004d22:	4603      	mov	r3, r0
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3708      	adds	r7, #8
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4618      	mov	r0, r3
 8004d44:	f005 f86f 	bl	8009e26 <USB_GetMode>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	f040 80f1 	bne.w	8004f32 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4618      	mov	r0, r3
 8004d56:	f005 f853 	bl	8009e00 <USB_ReadInterrupts>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f000 80e7 	beq.w	8004f30 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4618      	mov	r0, r3
 8004d68:	f005 f84a 	bl	8009e00 <USB_ReadInterrupts>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d72:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d76:	d104      	bne.n	8004d82 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004d80:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4618      	mov	r0, r3
 8004d88:	f005 f83a 	bl	8009e00 <USB_ReadInterrupts>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d96:	d104      	bne.n	8004da2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004da0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4618      	mov	r0, r3
 8004da8:	f005 f82a 	bl	8009e00 <USB_ReadInterrupts>
 8004dac:	4603      	mov	r3, r0
 8004dae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004db2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004db6:	d104      	bne.n	8004dc2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004dc0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f005 f81a 	bl	8009e00 <USB_ReadInterrupts>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d103      	bne.n	8004dde <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2202      	movs	r2, #2
 8004ddc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f005 f80c 	bl	8009e00 <USB_ReadInterrupts>
 8004de8:	4603      	mov	r3, r0
 8004dea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004dee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004df2:	d117      	bne.n	8004e24 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68fa      	ldr	r2, [r7, #12]
 8004dfe:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004e02:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004e06:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f007 fbc5 	bl	800c598 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2101      	movs	r1, #1
 8004e14:	4618      	mov	r0, r3
 8004e16:	f005 f8c7 	bl	8009fa8 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004e22:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f004 ffe9 	bl	8009e00 <USB_ReadInterrupts>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e38:	d102      	bne.n	8004e40 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f001 f884 	bl	8005f48 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4618      	mov	r0, r3
 8004e46:	f004 ffdb 	bl	8009e00 <USB_ReadInterrupts>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	f003 0308 	and.w	r3, r3, #8
 8004e50:	2b08      	cmp	r3, #8
 8004e52:	d106      	bne.n	8004e62 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f007 fb83 	bl	800c560 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2208      	movs	r2, #8
 8004e60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4618      	mov	r0, r3
 8004e68:	f004 ffca 	bl	8009e00 <USB_ReadInterrupts>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e72:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e76:	d138      	bne.n	8004eea <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f005 fb4b 	bl	800a518 <USB_HC_ReadInterrupt>
 8004e82:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004e84:	2300      	movs	r3, #0
 8004e86:	617b      	str	r3, [r7, #20]
 8004e88:	e025      	b.n	8004ed6 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	f003 030f 	and.w	r3, r3, #15
 8004e90:	68ba      	ldr	r2, [r7, #8]
 8004e92:	fa22 f303 	lsr.w	r3, r2, r3
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d018      	beq.n	8004ed0 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	015a      	lsls	r2, r3, #5
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004eb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004eb4:	d106      	bne.n	8004ec4 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	4619      	mov	r1, r3
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 f8cf 	bl	8005060 <HCD_HC_IN_IRQHandler>
 8004ec2:	e005      	b.n	8004ed0 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	4619      	mov	r1, r3
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 fc3b 	bl	8005746 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	617b      	str	r3, [r7, #20]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d3d4      	bcc.n	8004e8a <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ee8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f004 ff86 	bl	8009e00 <USB_ReadInterrupts>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	f003 0310 	and.w	r3, r3, #16
 8004efa:	2b10      	cmp	r3, #16
 8004efc:	d101      	bne.n	8004f02 <HAL_HCD_IRQHandler+0x1d6>
 8004efe:	2301      	movs	r3, #1
 8004f00:	e000      	b.n	8004f04 <HAL_HCD_IRQHandler+0x1d8>
 8004f02:	2300      	movs	r3, #0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d014      	beq.n	8004f32 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	699a      	ldr	r2, [r3, #24]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f022 0210 	bic.w	r2, r2, #16
 8004f16:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f000 ff69 	bl	8005df0 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	699a      	ldr	r2, [r3, #24]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f042 0210 	orr.w	r2, r2, #16
 8004f2c:	619a      	str	r2, [r3, #24]
 8004f2e:	e000      	b.n	8004f32 <HAL_HCD_IRQHandler+0x206>
      return;
 8004f30:	bf00      	nop
    }
  }
}
 8004f32:	3718      	adds	r7, #24
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d101      	bne.n	8004f4e <HAL_HCD_Start+0x16>
 8004f4a:	2302      	movs	r3, #2
 8004f4c:	e013      	b.n	8004f76 <HAL_HCD_Start+0x3e>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2201      	movs	r2, #1
 8004f52:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f004 fe61 	bl	8009c22 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2101      	movs	r1, #1
 8004f66:	4618      	mov	r0, r3
 8004f68:	f005 f882 	bl	800a070 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3708      	adds	r7, #8
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b082      	sub	sp, #8
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d101      	bne.n	8004f94 <HAL_HCD_Stop+0x16>
 8004f90:	2302      	movs	r3, #2
 8004f92:	e00d      	b.n	8004fb0 <HAL_HCD_Stop+0x32>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f005 fbc9 	bl	800a738 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3708      	adds	r7, #8
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b082      	sub	sp, #8
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f005 f829 	bl	800a01c <USB_ResetPort>
 8004fca:	4603      	mov	r3, r0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3708      	adds	r7, #8
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	460b      	mov	r3, r1
 8004fde:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004fe0:	78fa      	ldrb	r2, [r7, #3]
 8004fe2:	6879      	ldr	r1, [r7, #4]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4413      	add	r3, r2
 8004fea:	00db      	lsls	r3, r3, #3
 8004fec:	440b      	add	r3, r1
 8004fee:	335c      	adds	r3, #92	; 0x5c
 8004ff0:	781b      	ldrb	r3, [r3, #0]
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr

08004ffe <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004ffe:	b480      	push	{r7}
 8005000:	b083      	sub	sp, #12
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
 8005006:	460b      	mov	r3, r1
 8005008:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800500a:	78fa      	ldrb	r2, [r7, #3]
 800500c:	6879      	ldr	r1, [r7, #4]
 800500e:	4613      	mov	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	4413      	add	r3, r2
 8005014:	00db      	lsls	r3, r3, #3
 8005016:	440b      	add	r3, r1
 8005018:	334c      	adds	r3, #76	; 0x4c
 800501a:	681b      	ldr	r3, [r3, #0]
}
 800501c:	4618      	mov	r0, r3
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4618      	mov	r0, r3
 8005036:	f005 f86b 	bl	800a110 <USB_GetCurrentFrame>
 800503a:	4603      	mov	r3, r0
}
 800503c:	4618      	mov	r0, r3
 800503e:	3708      	adds	r7, #8
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}

08005044 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4618      	mov	r0, r3
 8005052:	f005 f846 	bl	800a0e2 <USB_GetHostSpeed>
 8005056:	4603      	mov	r3, r0
}
 8005058:	4618      	mov	r0, r3
 800505a:	3708      	adds	r7, #8
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	460b      	mov	r3, r1
 800506a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005076:	78fb      	ldrb	r3, [r7, #3]
 8005078:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	015a      	lsls	r2, r3, #5
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	4413      	add	r3, r2
 8005082:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	f003 0304 	and.w	r3, r3, #4
 800508c:	2b04      	cmp	r3, #4
 800508e:	d119      	bne.n	80050c4 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	015a      	lsls	r2, r3, #5
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	4413      	add	r3, r2
 8005098:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800509c:	461a      	mov	r2, r3
 800509e:	2304      	movs	r3, #4
 80050a0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	015a      	lsls	r2, r3, #5
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	4413      	add	r3, r2
 80050aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	68fa      	ldr	r2, [r7, #12]
 80050b2:	0151      	lsls	r1, r2, #5
 80050b4:	693a      	ldr	r2, [r7, #16]
 80050b6:	440a      	add	r2, r1
 80050b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050bc:	f043 0302 	orr.w	r3, r3, #2
 80050c0:	60d3      	str	r3, [r2, #12]
 80050c2:	e095      	b.n	80051f0 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	015a      	lsls	r2, r3, #5
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	4413      	add	r3, r2
 80050cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f003 0320 	and.w	r3, r3, #32
 80050d6:	2b20      	cmp	r3, #32
 80050d8:	d109      	bne.n	80050ee <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	015a      	lsls	r2, r3, #5
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	4413      	add	r3, r2
 80050e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050e6:	461a      	mov	r2, r3
 80050e8:	2320      	movs	r3, #32
 80050ea:	6093      	str	r3, [r2, #8]
 80050ec:	e080      	b.n	80051f0 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	015a      	lsls	r2, r3, #5
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	4413      	add	r3, r2
 80050f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	f003 0308 	and.w	r3, r3, #8
 8005100:	2b08      	cmp	r3, #8
 8005102:	d134      	bne.n	800516e <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	015a      	lsls	r2, r3, #5
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	4413      	add	r3, r2
 800510c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	68fa      	ldr	r2, [r7, #12]
 8005114:	0151      	lsls	r1, r2, #5
 8005116:	693a      	ldr	r2, [r7, #16]
 8005118:	440a      	add	r2, r1
 800511a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800511e:	f043 0302 	orr.w	r3, r3, #2
 8005122:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005124:	6879      	ldr	r1, [r7, #4]
 8005126:	68fa      	ldr	r2, [r7, #12]
 8005128:	4613      	mov	r3, r2
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	4413      	add	r3, r2
 800512e:	00db      	lsls	r3, r3, #3
 8005130:	440b      	add	r3, r1
 8005132:	335d      	adds	r3, #93	; 0x5d
 8005134:	2205      	movs	r2, #5
 8005136:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	015a      	lsls	r2, r3, #5
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	4413      	add	r3, r2
 8005140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005144:	461a      	mov	r2, r3
 8005146:	2310      	movs	r3, #16
 8005148:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	015a      	lsls	r2, r3, #5
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	4413      	add	r3, r2
 8005152:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005156:	461a      	mov	r2, r3
 8005158:	2308      	movs	r3, #8
 800515a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	b2d2      	uxtb	r2, r2
 8005164:	4611      	mov	r1, r2
 8005166:	4618      	mov	r0, r3
 8005168:	f005 f9e7 	bl	800a53a <USB_HC_Halt>
 800516c:	e040      	b.n	80051f0 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	015a      	lsls	r2, r3, #5
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	4413      	add	r3, r2
 8005176:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005180:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005184:	d134      	bne.n	80051f0 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	015a      	lsls	r2, r3, #5
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	4413      	add	r3, r2
 800518e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	68fa      	ldr	r2, [r7, #12]
 8005196:	0151      	lsls	r1, r2, #5
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	440a      	add	r2, r1
 800519c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051a0:	f043 0302 	orr.w	r3, r3, #2
 80051a4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	b2d2      	uxtb	r2, r2
 80051ae:	4611      	mov	r1, r2
 80051b0:	4618      	mov	r0, r3
 80051b2:	f005 f9c2 	bl	800a53a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	015a      	lsls	r2, r3, #5
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	4413      	add	r3, r2
 80051be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051c2:	461a      	mov	r2, r3
 80051c4:	2310      	movs	r3, #16
 80051c6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80051c8:	6879      	ldr	r1, [r7, #4]
 80051ca:	68fa      	ldr	r2, [r7, #12]
 80051cc:	4613      	mov	r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	4413      	add	r3, r2
 80051d2:	00db      	lsls	r3, r3, #3
 80051d4:	440b      	add	r3, r1
 80051d6:	335d      	adds	r3, #93	; 0x5d
 80051d8:	2208      	movs	r2, #8
 80051da:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	015a      	lsls	r2, r3, #5
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	4413      	add	r3, r2
 80051e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051e8:	461a      	mov	r2, r3
 80051ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80051ee:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	015a      	lsls	r2, r3, #5
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	4413      	add	r3, r2
 80051f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005202:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005206:	d122      	bne.n	800524e <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	015a      	lsls	r2, r3, #5
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	4413      	add	r3, r2
 8005210:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	0151      	lsls	r1, r2, #5
 800521a:	693a      	ldr	r2, [r7, #16]
 800521c:	440a      	add	r2, r1
 800521e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005222:	f043 0302 	orr.w	r3, r3, #2
 8005226:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	b2d2      	uxtb	r2, r2
 8005230:	4611      	mov	r1, r2
 8005232:	4618      	mov	r0, r3
 8005234:	f005 f981 	bl	800a53a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	015a      	lsls	r2, r3, #5
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	4413      	add	r3, r2
 8005240:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005244:	461a      	mov	r2, r3
 8005246:	f44f 7300 	mov.w	r3, #512	; 0x200
 800524a:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 800524c:	e277      	b.n	800573e <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	015a      	lsls	r2, r3, #5
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	4413      	add	r3, r2
 8005256:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	2b01      	cmp	r3, #1
 8005262:	f040 80a1 	bne.w	80053a8 <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 8005266:	6879      	ldr	r1, [r7, #4]
 8005268:	68fa      	ldr	r2, [r7, #12]
 800526a:	4613      	mov	r3, r2
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	4413      	add	r3, r2
 8005270:	00db      	lsls	r3, r3, #3
 8005272:	440b      	add	r3, r1
 8005274:	335d      	adds	r3, #93	; 0x5d
 8005276:	2201      	movs	r2, #1
 8005278:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800527a:	6879      	ldr	r1, [r7, #4]
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	4613      	mov	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4413      	add	r3, r2
 8005284:	00db      	lsls	r3, r3, #3
 8005286:	440b      	add	r3, r1
 8005288:	3358      	adds	r3, #88	; 0x58
 800528a:	2200      	movs	r2, #0
 800528c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	015a      	lsls	r2, r3, #5
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	4413      	add	r3, r2
 8005296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800529a:	461a      	mov	r2, r3
 800529c:	2301      	movs	r3, #1
 800529e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80052a0:	6879      	ldr	r1, [r7, #4]
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	4613      	mov	r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	00db      	lsls	r3, r3, #3
 80052ac:	440b      	add	r3, r1
 80052ae:	333f      	adds	r3, #63	; 0x3f
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00a      	beq.n	80052cc <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80052b6:	6879      	ldr	r1, [r7, #4]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	4613      	mov	r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	4413      	add	r3, r2
 80052c0:	00db      	lsls	r3, r3, #3
 80052c2:	440b      	add	r3, r1
 80052c4:	333f      	adds	r3, #63	; 0x3f
 80052c6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d121      	bne.n	8005310 <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	015a      	lsls	r2, r3, #5
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	4413      	add	r3, r2
 80052d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	0151      	lsls	r1, r2, #5
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	440a      	add	r2, r1
 80052e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052e6:	f043 0302 	orr.w	r3, r3, #2
 80052ea:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68fa      	ldr	r2, [r7, #12]
 80052f2:	b2d2      	uxtb	r2, r2
 80052f4:	4611      	mov	r1, r2
 80052f6:	4618      	mov	r0, r3
 80052f8:	f005 f91f 	bl	800a53a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	015a      	lsls	r2, r3, #5
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	4413      	add	r3, r2
 8005304:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005308:	461a      	mov	r2, r3
 800530a:	2310      	movs	r3, #16
 800530c:	6093      	str	r3, [r2, #8]
 800530e:	e034      	b.n	800537a <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005310:	6879      	ldr	r1, [r7, #4]
 8005312:	68fa      	ldr	r2, [r7, #12]
 8005314:	4613      	mov	r3, r2
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	4413      	add	r3, r2
 800531a:	00db      	lsls	r3, r3, #3
 800531c:	440b      	add	r3, r1
 800531e:	333f      	adds	r3, #63	; 0x3f
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	2b03      	cmp	r3, #3
 8005324:	d129      	bne.n	800537a <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	015a      	lsls	r2, r3, #5
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	4413      	add	r3, r2
 800532e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	0151      	lsls	r1, r2, #5
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	440a      	add	r2, r1
 800533c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005340:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005344:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005346:	6879      	ldr	r1, [r7, #4]
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	4613      	mov	r3, r2
 800534c:	009b      	lsls	r3, r3, #2
 800534e:	4413      	add	r3, r2
 8005350:	00db      	lsls	r3, r3, #3
 8005352:	440b      	add	r3, r1
 8005354:	335c      	adds	r3, #92	; 0x5c
 8005356:	2201      	movs	r2, #1
 8005358:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	b2d8      	uxtb	r0, r3
 800535e:	6879      	ldr	r1, [r7, #4]
 8005360:	68fa      	ldr	r2, [r7, #12]
 8005362:	4613      	mov	r3, r2
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	4413      	add	r3, r2
 8005368:	00db      	lsls	r3, r3, #3
 800536a:	440b      	add	r3, r1
 800536c:	335c      	adds	r3, #92	; 0x5c
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	461a      	mov	r2, r3
 8005372:	4601      	mov	r1, r0
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f007 f91d 	bl	800c5b4 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 800537a:	6879      	ldr	r1, [r7, #4]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	4613      	mov	r3, r2
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	4413      	add	r3, r2
 8005384:	00db      	lsls	r3, r3, #3
 8005386:	440b      	add	r3, r1
 8005388:	3350      	adds	r3, #80	; 0x50
 800538a:	781b      	ldrb	r3, [r3, #0]
 800538c:	f083 0301 	eor.w	r3, r3, #1
 8005390:	b2d8      	uxtb	r0, r3
 8005392:	6879      	ldr	r1, [r7, #4]
 8005394:	68fa      	ldr	r2, [r7, #12]
 8005396:	4613      	mov	r3, r2
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	4413      	add	r3, r2
 800539c:	00db      	lsls	r3, r3, #3
 800539e:	440b      	add	r3, r1
 80053a0:	3350      	adds	r3, #80	; 0x50
 80053a2:	4602      	mov	r2, r0
 80053a4:	701a      	strb	r2, [r3, #0]
}
 80053a6:	e1ca      	b.n	800573e <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	015a      	lsls	r2, r3, #5
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	4413      	add	r3, r2
 80053b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f003 0302 	and.w	r3, r3, #2
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	f040 80f1 	bne.w	80055a2 <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	015a      	lsls	r2, r3, #5
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	4413      	add	r3, r2
 80053c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	0151      	lsls	r1, r2, #5
 80053d2:	693a      	ldr	r2, [r7, #16]
 80053d4:	440a      	add	r2, r1
 80053d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053da:	f023 0302 	bic.w	r3, r3, #2
 80053de:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80053e0:	6879      	ldr	r1, [r7, #4]
 80053e2:	68fa      	ldr	r2, [r7, #12]
 80053e4:	4613      	mov	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	4413      	add	r3, r2
 80053ea:	00db      	lsls	r3, r3, #3
 80053ec:	440b      	add	r3, r1
 80053ee:	335d      	adds	r3, #93	; 0x5d
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d10a      	bne.n	800540c <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80053f6:	6879      	ldr	r1, [r7, #4]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	4613      	mov	r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	4413      	add	r3, r2
 8005400:	00db      	lsls	r3, r3, #3
 8005402:	440b      	add	r3, r1
 8005404:	335c      	adds	r3, #92	; 0x5c
 8005406:	2201      	movs	r2, #1
 8005408:	701a      	strb	r2, [r3, #0]
 800540a:	e0b0      	b.n	800556e <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800540c:	6879      	ldr	r1, [r7, #4]
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	4613      	mov	r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	4413      	add	r3, r2
 8005416:	00db      	lsls	r3, r3, #3
 8005418:	440b      	add	r3, r1
 800541a:	335d      	adds	r3, #93	; 0x5d
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	2b05      	cmp	r3, #5
 8005420:	d10a      	bne.n	8005438 <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005422:	6879      	ldr	r1, [r7, #4]
 8005424:	68fa      	ldr	r2, [r7, #12]
 8005426:	4613      	mov	r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	4413      	add	r3, r2
 800542c:	00db      	lsls	r3, r3, #3
 800542e:	440b      	add	r3, r1
 8005430:	335c      	adds	r3, #92	; 0x5c
 8005432:	2205      	movs	r2, #5
 8005434:	701a      	strb	r2, [r3, #0]
 8005436:	e09a      	b.n	800556e <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005438:	6879      	ldr	r1, [r7, #4]
 800543a:	68fa      	ldr	r2, [r7, #12]
 800543c:	4613      	mov	r3, r2
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	4413      	add	r3, r2
 8005442:	00db      	lsls	r3, r3, #3
 8005444:	440b      	add	r3, r1
 8005446:	335d      	adds	r3, #93	; 0x5d
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	2b06      	cmp	r3, #6
 800544c:	d00a      	beq.n	8005464 <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800544e:	6879      	ldr	r1, [r7, #4]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	4613      	mov	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	4413      	add	r3, r2
 8005458:	00db      	lsls	r3, r3, #3
 800545a:	440b      	add	r3, r1
 800545c:	335d      	adds	r3, #93	; 0x5d
 800545e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005460:	2b08      	cmp	r3, #8
 8005462:	d156      	bne.n	8005512 <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 8005464:	6879      	ldr	r1, [r7, #4]
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	4613      	mov	r3, r2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	4413      	add	r3, r2
 800546e:	00db      	lsls	r3, r3, #3
 8005470:	440b      	add	r3, r1
 8005472:	3358      	adds	r3, #88	; 0x58
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	1c59      	adds	r1, r3, #1
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	4613      	mov	r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	4413      	add	r3, r2
 8005482:	00db      	lsls	r3, r3, #3
 8005484:	4403      	add	r3, r0
 8005486:	3358      	adds	r3, #88	; 0x58
 8005488:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800548a:	6879      	ldr	r1, [r7, #4]
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	4613      	mov	r3, r2
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	4413      	add	r3, r2
 8005494:	00db      	lsls	r3, r3, #3
 8005496:	440b      	add	r3, r1
 8005498:	3358      	adds	r3, #88	; 0x58
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2b03      	cmp	r3, #3
 800549e:	d914      	bls.n	80054ca <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80054a0:	6879      	ldr	r1, [r7, #4]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	4613      	mov	r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	4413      	add	r3, r2
 80054aa:	00db      	lsls	r3, r3, #3
 80054ac:	440b      	add	r3, r1
 80054ae:	3358      	adds	r3, #88	; 0x58
 80054b0:	2200      	movs	r2, #0
 80054b2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80054b4:	6879      	ldr	r1, [r7, #4]
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	4613      	mov	r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4413      	add	r3, r2
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	440b      	add	r3, r1
 80054c2:	335c      	adds	r3, #92	; 0x5c
 80054c4:	2204      	movs	r2, #4
 80054c6:	701a      	strb	r2, [r3, #0]
 80054c8:	e009      	b.n	80054de <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80054ca:	6879      	ldr	r1, [r7, #4]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	4613      	mov	r3, r2
 80054d0:	009b      	lsls	r3, r3, #2
 80054d2:	4413      	add	r3, r2
 80054d4:	00db      	lsls	r3, r3, #3
 80054d6:	440b      	add	r3, r1
 80054d8:	335c      	adds	r3, #92	; 0x5c
 80054da:	2202      	movs	r2, #2
 80054dc:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	015a      	lsls	r2, r3, #5
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	4413      	add	r3, r2
 80054e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80054f4:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054fc:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	015a      	lsls	r2, r3, #5
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	4413      	add	r3, r2
 8005506:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800550a:	461a      	mov	r2, r3
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	6013      	str	r3, [r2, #0]
 8005510:	e02d      	b.n	800556e <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005512:	6879      	ldr	r1, [r7, #4]
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	4613      	mov	r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	4413      	add	r3, r2
 800551c:	00db      	lsls	r3, r3, #3
 800551e:	440b      	add	r3, r1
 8005520:	335d      	adds	r3, #93	; 0x5d
 8005522:	781b      	ldrb	r3, [r3, #0]
 8005524:	2b03      	cmp	r3, #3
 8005526:	d122      	bne.n	800556e <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005528:	6879      	ldr	r1, [r7, #4]
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	4613      	mov	r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	4413      	add	r3, r2
 8005532:	00db      	lsls	r3, r3, #3
 8005534:	440b      	add	r3, r1
 8005536:	335c      	adds	r3, #92	; 0x5c
 8005538:	2202      	movs	r2, #2
 800553a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	015a      	lsls	r2, r3, #5
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	4413      	add	r3, r2
 8005544:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005552:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800555a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	015a      	lsls	r2, r3, #5
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	4413      	add	r3, r2
 8005564:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005568:	461a      	mov	r2, r3
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	015a      	lsls	r2, r3, #5
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	4413      	add	r3, r2
 8005576:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800557a:	461a      	mov	r2, r3
 800557c:	2302      	movs	r3, #2
 800557e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	b2d8      	uxtb	r0, r3
 8005584:	6879      	ldr	r1, [r7, #4]
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	4613      	mov	r3, r2
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	4413      	add	r3, r2
 800558e:	00db      	lsls	r3, r3, #3
 8005590:	440b      	add	r3, r1
 8005592:	335c      	adds	r3, #92	; 0x5c
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	461a      	mov	r2, r3
 8005598:	4601      	mov	r1, r0
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f007 f80a 	bl	800c5b4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80055a0:	e0cd      	b.n	800573e <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	015a      	lsls	r2, r3, #5
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	4413      	add	r3, r2
 80055aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055b4:	2b80      	cmp	r3, #128	; 0x80
 80055b6:	d13e      	bne.n	8005636 <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	015a      	lsls	r2, r3, #5
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	4413      	add	r3, r2
 80055c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	0151      	lsls	r1, r2, #5
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	440a      	add	r2, r1
 80055ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055d2:	f043 0302 	orr.w	r3, r3, #2
 80055d6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80055d8:	6879      	ldr	r1, [r7, #4]
 80055da:	68fa      	ldr	r2, [r7, #12]
 80055dc:	4613      	mov	r3, r2
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	4413      	add	r3, r2
 80055e2:	00db      	lsls	r3, r3, #3
 80055e4:	440b      	add	r3, r1
 80055e6:	3358      	adds	r3, #88	; 0x58
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	1c59      	adds	r1, r3, #1
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	4613      	mov	r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	4413      	add	r3, r2
 80055f6:	00db      	lsls	r3, r3, #3
 80055f8:	4403      	add	r3, r0
 80055fa:	3358      	adds	r3, #88	; 0x58
 80055fc:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80055fe:	6879      	ldr	r1, [r7, #4]
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	4613      	mov	r3, r2
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	4413      	add	r3, r2
 8005608:	00db      	lsls	r3, r3, #3
 800560a:	440b      	add	r3, r1
 800560c:	335d      	adds	r3, #93	; 0x5d
 800560e:	2206      	movs	r2, #6
 8005610:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	b2d2      	uxtb	r2, r2
 800561a:	4611      	mov	r1, r2
 800561c:	4618      	mov	r0, r3
 800561e:	f004 ff8c 	bl	800a53a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	015a      	lsls	r2, r3, #5
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	4413      	add	r3, r2
 800562a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800562e:	461a      	mov	r2, r3
 8005630:	2380      	movs	r3, #128	; 0x80
 8005632:	6093      	str	r3, [r2, #8]
}
 8005634:	e083      	b.n	800573e <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	015a      	lsls	r2, r3, #5
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	4413      	add	r3, r2
 800563e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	f003 0310 	and.w	r3, r3, #16
 8005648:	2b10      	cmp	r3, #16
 800564a:	d178      	bne.n	800573e <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800564c:	6879      	ldr	r1, [r7, #4]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	4613      	mov	r3, r2
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	4413      	add	r3, r2
 8005656:	00db      	lsls	r3, r3, #3
 8005658:	440b      	add	r3, r1
 800565a:	333f      	adds	r3, #63	; 0x3f
 800565c:	781b      	ldrb	r3, [r3, #0]
 800565e:	2b03      	cmp	r3, #3
 8005660:	d122      	bne.n	80056a8 <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005662:	6879      	ldr	r1, [r7, #4]
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	4613      	mov	r3, r2
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	4413      	add	r3, r2
 800566c:	00db      	lsls	r3, r3, #3
 800566e:	440b      	add	r3, r1
 8005670:	3358      	adds	r3, #88	; 0x58
 8005672:	2200      	movs	r2, #0
 8005674:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	015a      	lsls	r2, r3, #5
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	4413      	add	r3, r2
 800567e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	0151      	lsls	r1, r2, #5
 8005688:	693a      	ldr	r2, [r7, #16]
 800568a:	440a      	add	r2, r1
 800568c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005690:	f043 0302 	orr.w	r3, r3, #2
 8005694:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68fa      	ldr	r2, [r7, #12]
 800569c:	b2d2      	uxtb	r2, r2
 800569e:	4611      	mov	r1, r2
 80056a0:	4618      	mov	r0, r3
 80056a2:	f004 ff4a 	bl	800a53a <USB_HC_Halt>
 80056a6:	e041      	b.n	800572c <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80056a8:	6879      	ldr	r1, [r7, #4]
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	4613      	mov	r3, r2
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4413      	add	r3, r2
 80056b2:	00db      	lsls	r3, r3, #3
 80056b4:	440b      	add	r3, r1
 80056b6:	333f      	adds	r3, #63	; 0x3f
 80056b8:	781b      	ldrb	r3, [r3, #0]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d00a      	beq.n	80056d4 <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80056be:	6879      	ldr	r1, [r7, #4]
 80056c0:	68fa      	ldr	r2, [r7, #12]
 80056c2:	4613      	mov	r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	4413      	add	r3, r2
 80056c8:	00db      	lsls	r3, r3, #3
 80056ca:	440b      	add	r3, r1
 80056cc:	333f      	adds	r3, #63	; 0x3f
 80056ce:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d12b      	bne.n	800572c <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80056d4:	6879      	ldr	r1, [r7, #4]
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	4613      	mov	r3, r2
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	4413      	add	r3, r2
 80056de:	00db      	lsls	r3, r3, #3
 80056e0:	440b      	add	r3, r1
 80056e2:	3358      	adds	r3, #88	; 0x58
 80056e4:	2200      	movs	r2, #0
 80056e6:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 80056e8:	6879      	ldr	r1, [r7, #4]
 80056ea:	68fa      	ldr	r2, [r7, #12]
 80056ec:	4613      	mov	r3, r2
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	4413      	add	r3, r2
 80056f2:	00db      	lsls	r3, r3, #3
 80056f4:	440b      	add	r3, r1
 80056f6:	335d      	adds	r3, #93	; 0x5d
 80056f8:	2203      	movs	r2, #3
 80056fa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	015a      	lsls	r2, r3, #5
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	4413      	add	r3, r2
 8005704:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	0151      	lsls	r1, r2, #5
 800570e:	693a      	ldr	r2, [r7, #16]
 8005710:	440a      	add	r2, r1
 8005712:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005716:	f043 0302 	orr.w	r3, r3, #2
 800571a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	b2d2      	uxtb	r2, r2
 8005724:	4611      	mov	r1, r2
 8005726:	4618      	mov	r0, r3
 8005728:	f004 ff07 	bl	800a53a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	015a      	lsls	r2, r3, #5
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	4413      	add	r3, r2
 8005734:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005738:	461a      	mov	r2, r3
 800573a:	2310      	movs	r3, #16
 800573c:	6093      	str	r3, [r2, #8]
}
 800573e:	bf00      	nop
 8005740:	3718      	adds	r7, #24
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}

08005746 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005746:	b580      	push	{r7, lr}
 8005748:	b086      	sub	sp, #24
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
 800574e:	460b      	mov	r3, r1
 8005750:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800575c:	78fb      	ldrb	r3, [r7, #3]
 800575e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	015a      	lsls	r2, r3, #5
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	4413      	add	r3, r2
 8005768:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f003 0304 	and.w	r3, r3, #4
 8005772:	2b04      	cmp	r3, #4
 8005774:	d119      	bne.n	80057aa <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	015a      	lsls	r2, r3, #5
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	4413      	add	r3, r2
 800577e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005782:	461a      	mov	r2, r3
 8005784:	2304      	movs	r3, #4
 8005786:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	015a      	lsls	r2, r3, #5
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	4413      	add	r3, r2
 8005790:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	0151      	lsls	r1, r2, #5
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	440a      	add	r2, r1
 800579e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057a2:	f043 0302 	orr.w	r3, r3, #2
 80057a6:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80057a8:	e31e      	b.n	8005de8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	015a      	lsls	r2, r3, #5
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	4413      	add	r3, r2
 80057b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	f003 0320 	and.w	r3, r3, #32
 80057bc:	2b20      	cmp	r3, #32
 80057be:	d141      	bne.n	8005844 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	015a      	lsls	r2, r3, #5
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	4413      	add	r3, r2
 80057c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057cc:	461a      	mov	r2, r3
 80057ce:	2320      	movs	r3, #32
 80057d0:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80057d2:	6879      	ldr	r1, [r7, #4]
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	4613      	mov	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	4413      	add	r3, r2
 80057dc:	00db      	lsls	r3, r3, #3
 80057de:	440b      	add	r3, r1
 80057e0:	333d      	adds	r3, #61	; 0x3d
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	f040 82ff 	bne.w	8005de8 <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 80057ea:	6879      	ldr	r1, [r7, #4]
 80057ec:	68fa      	ldr	r2, [r7, #12]
 80057ee:	4613      	mov	r3, r2
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	4413      	add	r3, r2
 80057f4:	00db      	lsls	r3, r3, #3
 80057f6:	440b      	add	r3, r1
 80057f8:	333d      	adds	r3, #61	; 0x3d
 80057fa:	2200      	movs	r2, #0
 80057fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80057fe:	6879      	ldr	r1, [r7, #4]
 8005800:	68fa      	ldr	r2, [r7, #12]
 8005802:	4613      	mov	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	00db      	lsls	r3, r3, #3
 800580a:	440b      	add	r3, r1
 800580c:	335c      	adds	r3, #92	; 0x5c
 800580e:	2202      	movs	r2, #2
 8005810:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	015a      	lsls	r2, r3, #5
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	4413      	add	r3, r2
 800581a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	68fa      	ldr	r2, [r7, #12]
 8005822:	0151      	lsls	r1, r2, #5
 8005824:	693a      	ldr	r2, [r7, #16]
 8005826:	440a      	add	r2, r1
 8005828:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800582c:	f043 0302 	orr.w	r3, r3, #2
 8005830:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	b2d2      	uxtb	r2, r2
 800583a:	4611      	mov	r1, r2
 800583c:	4618      	mov	r0, r3
 800583e:	f004 fe7c 	bl	800a53a <USB_HC_Halt>
}
 8005842:	e2d1      	b.n	8005de8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	015a      	lsls	r2, r3, #5
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	4413      	add	r3, r2
 800584c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005856:	2b40      	cmp	r3, #64	; 0x40
 8005858:	d13f      	bne.n	80058da <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 800585a:	6879      	ldr	r1, [r7, #4]
 800585c:	68fa      	ldr	r2, [r7, #12]
 800585e:	4613      	mov	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	4413      	add	r3, r2
 8005864:	00db      	lsls	r3, r3, #3
 8005866:	440b      	add	r3, r1
 8005868:	335d      	adds	r3, #93	; 0x5d
 800586a:	2204      	movs	r2, #4
 800586c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800586e:	6879      	ldr	r1, [r7, #4]
 8005870:	68fa      	ldr	r2, [r7, #12]
 8005872:	4613      	mov	r3, r2
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	4413      	add	r3, r2
 8005878:	00db      	lsls	r3, r3, #3
 800587a:	440b      	add	r3, r1
 800587c:	333d      	adds	r3, #61	; 0x3d
 800587e:	2201      	movs	r2, #1
 8005880:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005882:	6879      	ldr	r1, [r7, #4]
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	4613      	mov	r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4413      	add	r3, r2
 800588c:	00db      	lsls	r3, r3, #3
 800588e:	440b      	add	r3, r1
 8005890:	3358      	adds	r3, #88	; 0x58
 8005892:	2200      	movs	r2, #0
 8005894:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	015a      	lsls	r2, r3, #5
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	4413      	add	r3, r2
 800589e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058a2:	68db      	ldr	r3, [r3, #12]
 80058a4:	68fa      	ldr	r2, [r7, #12]
 80058a6:	0151      	lsls	r1, r2, #5
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	440a      	add	r2, r1
 80058ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80058b0:	f043 0302 	orr.w	r3, r3, #2
 80058b4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68fa      	ldr	r2, [r7, #12]
 80058bc:	b2d2      	uxtb	r2, r2
 80058be:	4611      	mov	r1, r2
 80058c0:	4618      	mov	r0, r3
 80058c2:	f004 fe3a 	bl	800a53a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	015a      	lsls	r2, r3, #5
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	4413      	add	r3, r2
 80058ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058d2:	461a      	mov	r2, r3
 80058d4:	2340      	movs	r3, #64	; 0x40
 80058d6:	6093      	str	r3, [r2, #8]
}
 80058d8:	e286      	b.n	8005de8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	015a      	lsls	r2, r3, #5
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	4413      	add	r3, r2
 80058e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058f0:	d122      	bne.n	8005938 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	015a      	lsls	r2, r3, #5
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	4413      	add	r3, r2
 80058fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	0151      	lsls	r1, r2, #5
 8005904:	693a      	ldr	r2, [r7, #16]
 8005906:	440a      	add	r2, r1
 8005908:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800590c:	f043 0302 	orr.w	r3, r3, #2
 8005910:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	68fa      	ldr	r2, [r7, #12]
 8005918:	b2d2      	uxtb	r2, r2
 800591a:	4611      	mov	r1, r2
 800591c:	4618      	mov	r0, r3
 800591e:	f004 fe0c 	bl	800a53a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	015a      	lsls	r2, r3, #5
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	4413      	add	r3, r2
 800592a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800592e:	461a      	mov	r2, r3
 8005930:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005934:	6093      	str	r3, [r2, #8]
}
 8005936:	e257      	b.n	8005de8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	015a      	lsls	r2, r3, #5
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	4413      	add	r3, r2
 8005940:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f003 0301 	and.w	r3, r3, #1
 800594a:	2b01      	cmp	r3, #1
 800594c:	d135      	bne.n	80059ba <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800594e:	6879      	ldr	r1, [r7, #4]
 8005950:	68fa      	ldr	r2, [r7, #12]
 8005952:	4613      	mov	r3, r2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	4413      	add	r3, r2
 8005958:	00db      	lsls	r3, r3, #3
 800595a:	440b      	add	r3, r1
 800595c:	3358      	adds	r3, #88	; 0x58
 800595e:	2200      	movs	r2, #0
 8005960:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	015a      	lsls	r2, r3, #5
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	4413      	add	r3, r2
 800596a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	68fa      	ldr	r2, [r7, #12]
 8005972:	0151      	lsls	r1, r2, #5
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	440a      	add	r2, r1
 8005978:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800597c:	f043 0302 	orr.w	r3, r3, #2
 8005980:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68fa      	ldr	r2, [r7, #12]
 8005988:	b2d2      	uxtb	r2, r2
 800598a:	4611      	mov	r1, r2
 800598c:	4618      	mov	r0, r3
 800598e:	f004 fdd4 	bl	800a53a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	015a      	lsls	r2, r3, #5
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	4413      	add	r3, r2
 800599a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800599e:	461a      	mov	r2, r3
 80059a0:	2301      	movs	r3, #1
 80059a2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80059a4:	6879      	ldr	r1, [r7, #4]
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	4613      	mov	r3, r2
 80059aa:	009b      	lsls	r3, r3, #2
 80059ac:	4413      	add	r3, r2
 80059ae:	00db      	lsls	r3, r3, #3
 80059b0:	440b      	add	r3, r1
 80059b2:	335d      	adds	r3, #93	; 0x5d
 80059b4:	2201      	movs	r2, #1
 80059b6:	701a      	strb	r2, [r3, #0]
}
 80059b8:	e216      	b.n	8005de8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	015a      	lsls	r2, r3, #5
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	4413      	add	r3, r2
 80059c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	f003 0308 	and.w	r3, r3, #8
 80059cc:	2b08      	cmp	r3, #8
 80059ce:	d12b      	bne.n	8005a28 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	015a      	lsls	r2, r3, #5
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	4413      	add	r3, r2
 80059d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059dc:	461a      	mov	r2, r3
 80059de:	2308      	movs	r3, #8
 80059e0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	015a      	lsls	r2, r3, #5
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	4413      	add	r3, r2
 80059ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	0151      	lsls	r1, r2, #5
 80059f4:	693a      	ldr	r2, [r7, #16]
 80059f6:	440a      	add	r2, r1
 80059f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059fc:	f043 0302 	orr.w	r3, r3, #2
 8005a00:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	b2d2      	uxtb	r2, r2
 8005a0a:	4611      	mov	r1, r2
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f004 fd94 	bl	800a53a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8005a12:	6879      	ldr	r1, [r7, #4]
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	4613      	mov	r3, r2
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	4413      	add	r3, r2
 8005a1c:	00db      	lsls	r3, r3, #3
 8005a1e:	440b      	add	r3, r1
 8005a20:	335d      	adds	r3, #93	; 0x5d
 8005a22:	2205      	movs	r2, #5
 8005a24:	701a      	strb	r2, [r3, #0]
}
 8005a26:	e1df      	b.n	8005de8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	015a      	lsls	r2, r3, #5
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	4413      	add	r3, r2
 8005a30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	f003 0310 	and.w	r3, r3, #16
 8005a3a:	2b10      	cmp	r3, #16
 8005a3c:	d135      	bne.n	8005aaa <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005a3e:	6879      	ldr	r1, [r7, #4]
 8005a40:	68fa      	ldr	r2, [r7, #12]
 8005a42:	4613      	mov	r3, r2
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	4413      	add	r3, r2
 8005a48:	00db      	lsls	r3, r3, #3
 8005a4a:	440b      	add	r3, r1
 8005a4c:	3358      	adds	r3, #88	; 0x58
 8005a4e:	2200      	movs	r2, #0
 8005a50:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8005a52:	6879      	ldr	r1, [r7, #4]
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	4613      	mov	r3, r2
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	4413      	add	r3, r2
 8005a5c:	00db      	lsls	r3, r3, #3
 8005a5e:	440b      	add	r3, r1
 8005a60:	335d      	adds	r3, #93	; 0x5d
 8005a62:	2203      	movs	r2, #3
 8005a64:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	015a      	lsls	r2, r3, #5
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	0151      	lsls	r1, r2, #5
 8005a78:	693a      	ldr	r2, [r7, #16]
 8005a7a:	440a      	add	r2, r1
 8005a7c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a80:	f043 0302 	orr.w	r3, r3, #2
 8005a84:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	b2d2      	uxtb	r2, r2
 8005a8e:	4611      	mov	r1, r2
 8005a90:	4618      	mov	r0, r3
 8005a92:	f004 fd52 	bl	800a53a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	015a      	lsls	r2, r3, #5
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	4413      	add	r3, r2
 8005a9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	2310      	movs	r3, #16
 8005aa6:	6093      	str	r3, [r2, #8]
}
 8005aa8:	e19e      	b.n	8005de8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	015a      	lsls	r2, r3, #5
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	4413      	add	r3, r2
 8005ab2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005abc:	2b80      	cmp	r3, #128	; 0x80
 8005abe:	d12b      	bne.n	8005b18 <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	015a      	lsls	r2, r3, #5
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	4413      	add	r3, r2
 8005ac8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005acc:	68db      	ldr	r3, [r3, #12]
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	0151      	lsls	r1, r2, #5
 8005ad2:	693a      	ldr	r2, [r7, #16]
 8005ad4:	440a      	add	r2, r1
 8005ad6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ada:	f043 0302 	orr.w	r3, r3, #2
 8005ade:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68fa      	ldr	r2, [r7, #12]
 8005ae6:	b2d2      	uxtb	r2, r2
 8005ae8:	4611      	mov	r1, r2
 8005aea:	4618      	mov	r0, r3
 8005aec:	f004 fd25 	bl	800a53a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005af0:	6879      	ldr	r1, [r7, #4]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	4613      	mov	r3, r2
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	4413      	add	r3, r2
 8005afa:	00db      	lsls	r3, r3, #3
 8005afc:	440b      	add	r3, r1
 8005afe:	335d      	adds	r3, #93	; 0x5d
 8005b00:	2206      	movs	r2, #6
 8005b02:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	015a      	lsls	r2, r3, #5
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	4413      	add	r3, r2
 8005b0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b10:	461a      	mov	r2, r3
 8005b12:	2380      	movs	r3, #128	; 0x80
 8005b14:	6093      	str	r3, [r2, #8]
}
 8005b16:	e167      	b.n	8005de8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	015a      	lsls	r2, r3, #5
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	4413      	add	r3, r2
 8005b20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b2e:	d135      	bne.n	8005b9c <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	015a      	lsls	r2, r3, #5
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	4413      	add	r3, r2
 8005b38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	0151      	lsls	r1, r2, #5
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	440a      	add	r2, r1
 8005b46:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b4a:	f043 0302 	orr.w	r3, r3, #2
 8005b4e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	b2d2      	uxtb	r2, r2
 8005b58:	4611      	mov	r1, r2
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f004 fced 	bl	800a53a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	015a      	lsls	r2, r3, #5
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	4413      	add	r3, r2
 8005b68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	2310      	movs	r3, #16
 8005b70:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	015a      	lsls	r2, r3, #5
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	4413      	add	r3, r2
 8005b7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b7e:	461a      	mov	r2, r3
 8005b80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b84:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005b86:	6879      	ldr	r1, [r7, #4]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	4413      	add	r3, r2
 8005b90:	00db      	lsls	r3, r3, #3
 8005b92:	440b      	add	r3, r1
 8005b94:	335d      	adds	r3, #93	; 0x5d
 8005b96:	2208      	movs	r2, #8
 8005b98:	701a      	strb	r2, [r3, #0]
}
 8005b9a:	e125      	b.n	8005de8 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	015a      	lsls	r2, r3, #5
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f003 0302 	and.w	r3, r3, #2
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	f040 811a 	bne.w	8005de8 <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	015a      	lsls	r2, r3, #5
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	4413      	add	r3, r2
 8005bbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	0151      	lsls	r1, r2, #5
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	440a      	add	r2, r1
 8005bca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bce:	f023 0302 	bic.w	r3, r3, #2
 8005bd2:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005bd4:	6879      	ldr	r1, [r7, #4]
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	4613      	mov	r3, r2
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	4413      	add	r3, r2
 8005bde:	00db      	lsls	r3, r3, #3
 8005be0:	440b      	add	r3, r1
 8005be2:	335d      	adds	r3, #93	; 0x5d
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d137      	bne.n	8005c5a <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005bea:	6879      	ldr	r1, [r7, #4]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	4413      	add	r3, r2
 8005bf4:	00db      	lsls	r3, r3, #3
 8005bf6:	440b      	add	r3, r1
 8005bf8:	335c      	adds	r3, #92	; 0x5c
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005bfe:	6879      	ldr	r1, [r7, #4]
 8005c00:	68fa      	ldr	r2, [r7, #12]
 8005c02:	4613      	mov	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	4413      	add	r3, r2
 8005c08:	00db      	lsls	r3, r3, #3
 8005c0a:	440b      	add	r3, r1
 8005c0c:	333f      	adds	r3, #63	; 0x3f
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d00b      	beq.n	8005c2c <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8005c14:	6879      	ldr	r1, [r7, #4]
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	4413      	add	r3, r2
 8005c1e:	00db      	lsls	r3, r3, #3
 8005c20:	440b      	add	r3, r1
 8005c22:	333f      	adds	r3, #63	; 0x3f
 8005c24:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005c26:	2b03      	cmp	r3, #3
 8005c28:	f040 80c5 	bne.w	8005db6 <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8005c2c:	6879      	ldr	r1, [r7, #4]
 8005c2e:	68fa      	ldr	r2, [r7, #12]
 8005c30:	4613      	mov	r3, r2
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	4413      	add	r3, r2
 8005c36:	00db      	lsls	r3, r3, #3
 8005c38:	440b      	add	r3, r1
 8005c3a:	3351      	adds	r3, #81	; 0x51
 8005c3c:	781b      	ldrb	r3, [r3, #0]
 8005c3e:	f083 0301 	eor.w	r3, r3, #1
 8005c42:	b2d8      	uxtb	r0, r3
 8005c44:	6879      	ldr	r1, [r7, #4]
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	4613      	mov	r3, r2
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	4413      	add	r3, r2
 8005c4e:	00db      	lsls	r3, r3, #3
 8005c50:	440b      	add	r3, r1
 8005c52:	3351      	adds	r3, #81	; 0x51
 8005c54:	4602      	mov	r2, r0
 8005c56:	701a      	strb	r2, [r3, #0]
 8005c58:	e0ad      	b.n	8005db6 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005c5a:	6879      	ldr	r1, [r7, #4]
 8005c5c:	68fa      	ldr	r2, [r7, #12]
 8005c5e:	4613      	mov	r3, r2
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	4413      	add	r3, r2
 8005c64:	00db      	lsls	r3, r3, #3
 8005c66:	440b      	add	r3, r1
 8005c68:	335d      	adds	r3, #93	; 0x5d
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	2b03      	cmp	r3, #3
 8005c6e:	d10a      	bne.n	8005c86 <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005c70:	6879      	ldr	r1, [r7, #4]
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	4613      	mov	r3, r2
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	4413      	add	r3, r2
 8005c7a:	00db      	lsls	r3, r3, #3
 8005c7c:	440b      	add	r3, r1
 8005c7e:	335c      	adds	r3, #92	; 0x5c
 8005c80:	2202      	movs	r2, #2
 8005c82:	701a      	strb	r2, [r3, #0]
 8005c84:	e097      	b.n	8005db6 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8005c86:	6879      	ldr	r1, [r7, #4]
 8005c88:	68fa      	ldr	r2, [r7, #12]
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	4413      	add	r3, r2
 8005c90:	00db      	lsls	r3, r3, #3
 8005c92:	440b      	add	r3, r1
 8005c94:	335d      	adds	r3, #93	; 0x5d
 8005c96:	781b      	ldrb	r3, [r3, #0]
 8005c98:	2b04      	cmp	r3, #4
 8005c9a:	d10a      	bne.n	8005cb2 <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005c9c:	6879      	ldr	r1, [r7, #4]
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	4413      	add	r3, r2
 8005ca6:	00db      	lsls	r3, r3, #3
 8005ca8:	440b      	add	r3, r1
 8005caa:	335c      	adds	r3, #92	; 0x5c
 8005cac:	2202      	movs	r2, #2
 8005cae:	701a      	strb	r2, [r3, #0]
 8005cb0:	e081      	b.n	8005db6 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005cb2:	6879      	ldr	r1, [r7, #4]
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	4613      	mov	r3, r2
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	4413      	add	r3, r2
 8005cbc:	00db      	lsls	r3, r3, #3
 8005cbe:	440b      	add	r3, r1
 8005cc0:	335d      	adds	r3, #93	; 0x5d
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	2b05      	cmp	r3, #5
 8005cc6:	d10a      	bne.n	8005cde <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005cc8:	6879      	ldr	r1, [r7, #4]
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	4413      	add	r3, r2
 8005cd2:	00db      	lsls	r3, r3, #3
 8005cd4:	440b      	add	r3, r1
 8005cd6:	335c      	adds	r3, #92	; 0x5c
 8005cd8:	2205      	movs	r2, #5
 8005cda:	701a      	strb	r2, [r3, #0]
 8005cdc:	e06b      	b.n	8005db6 <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005cde:	6879      	ldr	r1, [r7, #4]
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	4613      	mov	r3, r2
 8005ce4:	009b      	lsls	r3, r3, #2
 8005ce6:	4413      	add	r3, r2
 8005ce8:	00db      	lsls	r3, r3, #3
 8005cea:	440b      	add	r3, r1
 8005cec:	335d      	adds	r3, #93	; 0x5d
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	2b06      	cmp	r3, #6
 8005cf2:	d00a      	beq.n	8005d0a <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005cf4:	6879      	ldr	r1, [r7, #4]
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	4413      	add	r3, r2
 8005cfe:	00db      	lsls	r3, r3, #3
 8005d00:	440b      	add	r3, r1
 8005d02:	335d      	adds	r3, #93	; 0x5d
 8005d04:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005d06:	2b08      	cmp	r3, #8
 8005d08:	d155      	bne.n	8005db6 <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 8005d0a:	6879      	ldr	r1, [r7, #4]
 8005d0c:	68fa      	ldr	r2, [r7, #12]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	4413      	add	r3, r2
 8005d14:	00db      	lsls	r3, r3, #3
 8005d16:	440b      	add	r3, r1
 8005d18:	3358      	adds	r3, #88	; 0x58
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	1c59      	adds	r1, r3, #1
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	4613      	mov	r3, r2
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	4413      	add	r3, r2
 8005d28:	00db      	lsls	r3, r3, #3
 8005d2a:	4403      	add	r3, r0
 8005d2c:	3358      	adds	r3, #88	; 0x58
 8005d2e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005d30:	6879      	ldr	r1, [r7, #4]
 8005d32:	68fa      	ldr	r2, [r7, #12]
 8005d34:	4613      	mov	r3, r2
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	4413      	add	r3, r2
 8005d3a:	00db      	lsls	r3, r3, #3
 8005d3c:	440b      	add	r3, r1
 8005d3e:	3358      	adds	r3, #88	; 0x58
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2b03      	cmp	r3, #3
 8005d44:	d914      	bls.n	8005d70 <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005d46:	6879      	ldr	r1, [r7, #4]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	4413      	add	r3, r2
 8005d50:	00db      	lsls	r3, r3, #3
 8005d52:	440b      	add	r3, r1
 8005d54:	3358      	adds	r3, #88	; 0x58
 8005d56:	2200      	movs	r2, #0
 8005d58:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005d5a:	6879      	ldr	r1, [r7, #4]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	4613      	mov	r3, r2
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	4413      	add	r3, r2
 8005d64:	00db      	lsls	r3, r3, #3
 8005d66:	440b      	add	r3, r1
 8005d68:	335c      	adds	r3, #92	; 0x5c
 8005d6a:	2204      	movs	r2, #4
 8005d6c:	701a      	strb	r2, [r3, #0]
 8005d6e:	e009      	b.n	8005d84 <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005d70:	6879      	ldr	r1, [r7, #4]
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	4613      	mov	r3, r2
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	4413      	add	r3, r2
 8005d7a:	00db      	lsls	r3, r3, #3
 8005d7c:	440b      	add	r3, r1
 8005d7e:	335c      	adds	r3, #92	; 0x5c
 8005d80:	2202      	movs	r2, #2
 8005d82:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	015a      	lsls	r2, r3, #5
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005d9a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005da2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	015a      	lsls	r2, r3, #5
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	4413      	add	r3, r2
 8005dac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005db0:	461a      	mov	r2, r3
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	015a      	lsls	r2, r3, #5
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	4413      	add	r3, r2
 8005dbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	2302      	movs	r3, #2
 8005dc6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	b2d8      	uxtb	r0, r3
 8005dcc:	6879      	ldr	r1, [r7, #4]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	4413      	add	r3, r2
 8005dd6:	00db      	lsls	r3, r3, #3
 8005dd8:	440b      	add	r3, r1
 8005dda:	335c      	adds	r3, #92	; 0x5c
 8005ddc:	781b      	ldrb	r3, [r3, #0]
 8005dde:	461a      	mov	r2, r3
 8005de0:	4601      	mov	r1, r0
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f006 fbe6 	bl	800c5b4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005de8:	bf00      	nop
 8005dea:	3718      	adds	r7, #24
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b08a      	sub	sp, #40	; 0x28
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e00:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	6a1b      	ldr	r3, [r3, #32]
 8005e08:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	f003 030f 	and.w	r3, r3, #15
 8005e10:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	0c5b      	lsrs	r3, r3, #17
 8005e16:	f003 030f 	and.w	r3, r3, #15
 8005e1a:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	091b      	lsrs	r3, r3, #4
 8005e20:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e24:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	2b02      	cmp	r3, #2
 8005e2a:	d003      	beq.n	8005e34 <HCD_RXQLVL_IRQHandler+0x44>
 8005e2c:	2b05      	cmp	r3, #5
 8005e2e:	f000 8082 	beq.w	8005f36 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005e32:	e083      	b.n	8005f3c <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d07f      	beq.n	8005f3a <HCD_RXQLVL_IRQHandler+0x14a>
 8005e3a:	6879      	ldr	r1, [r7, #4]
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	4613      	mov	r3, r2
 8005e40:	009b      	lsls	r3, r3, #2
 8005e42:	4413      	add	r3, r2
 8005e44:	00db      	lsls	r3, r3, #3
 8005e46:	440b      	add	r3, r1
 8005e48:	3344      	adds	r3, #68	; 0x44
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d074      	beq.n	8005f3a <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6818      	ldr	r0, [r3, #0]
 8005e54:	6879      	ldr	r1, [r7, #4]
 8005e56:	69ba      	ldr	r2, [r7, #24]
 8005e58:	4613      	mov	r3, r2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	4413      	add	r3, r2
 8005e5e:	00db      	lsls	r3, r3, #3
 8005e60:	440b      	add	r3, r1
 8005e62:	3344      	adds	r3, #68	; 0x44
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	693a      	ldr	r2, [r7, #16]
 8005e68:	b292      	uxth	r2, r2
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	f003 ff9f 	bl	8009dae <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005e70:	6879      	ldr	r1, [r7, #4]
 8005e72:	69ba      	ldr	r2, [r7, #24]
 8005e74:	4613      	mov	r3, r2
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	4413      	add	r3, r2
 8005e7a:	00db      	lsls	r3, r3, #3
 8005e7c:	440b      	add	r3, r1
 8005e7e:	3344      	adds	r3, #68	; 0x44
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	18d1      	adds	r1, r2, r3
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	69ba      	ldr	r2, [r7, #24]
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	4413      	add	r3, r2
 8005e90:	00db      	lsls	r3, r3, #3
 8005e92:	4403      	add	r3, r0
 8005e94:	3344      	adds	r3, #68	; 0x44
 8005e96:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8005e98:	6879      	ldr	r1, [r7, #4]
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	4613      	mov	r3, r2
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	4413      	add	r3, r2
 8005ea2:	00db      	lsls	r3, r3, #3
 8005ea4:	440b      	add	r3, r1
 8005ea6:	334c      	adds	r3, #76	; 0x4c
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	18d1      	adds	r1, r2, r3
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	69ba      	ldr	r2, [r7, #24]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	009b      	lsls	r3, r3, #2
 8005eb6:	4413      	add	r3, r2
 8005eb8:	00db      	lsls	r3, r3, #3
 8005eba:	4403      	add	r3, r0
 8005ebc:	334c      	adds	r3, #76	; 0x4c
 8005ebe:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	015a      	lsls	r2, r3, #5
 8005ec4:	6a3b      	ldr	r3, [r7, #32]
 8005ec6:	4413      	add	r3, r2
 8005ec8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ecc:	691a      	ldr	r2, [r3, #16]
 8005ece:	4b1d      	ldr	r3, [pc, #116]	; (8005f44 <HCD_RXQLVL_IRQHandler+0x154>)
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d031      	beq.n	8005f3a <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005ed6:	69bb      	ldr	r3, [r7, #24]
 8005ed8:	015a      	lsls	r2, r3, #5
 8005eda:	6a3b      	ldr	r3, [r7, #32]
 8005edc:	4413      	add	r3, r2
 8005ede:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005eec:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ef4:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005ef6:	69bb      	ldr	r3, [r7, #24]
 8005ef8:	015a      	lsls	r2, r3, #5
 8005efa:	6a3b      	ldr	r3, [r7, #32]
 8005efc:	4413      	add	r3, r2
 8005efe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f02:	461a      	mov	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8005f08:	6879      	ldr	r1, [r7, #4]
 8005f0a:	69ba      	ldr	r2, [r7, #24]
 8005f0c:	4613      	mov	r3, r2
 8005f0e:	009b      	lsls	r3, r3, #2
 8005f10:	4413      	add	r3, r2
 8005f12:	00db      	lsls	r3, r3, #3
 8005f14:	440b      	add	r3, r1
 8005f16:	3350      	adds	r3, #80	; 0x50
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	f083 0301 	eor.w	r3, r3, #1
 8005f1e:	b2d8      	uxtb	r0, r3
 8005f20:	6879      	ldr	r1, [r7, #4]
 8005f22:	69ba      	ldr	r2, [r7, #24]
 8005f24:	4613      	mov	r3, r2
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	4413      	add	r3, r2
 8005f2a:	00db      	lsls	r3, r3, #3
 8005f2c:	440b      	add	r3, r1
 8005f2e:	3350      	adds	r3, #80	; 0x50
 8005f30:	4602      	mov	r2, r0
 8005f32:	701a      	strb	r2, [r3, #0]
      break;
 8005f34:	e001      	b.n	8005f3a <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8005f36:	bf00      	nop
 8005f38:	e000      	b.n	8005f3c <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8005f3a:	bf00      	nop
  }
}
 8005f3c:	bf00      	nop
 8005f3e:	3728      	adds	r7, #40	; 0x28
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	1ff80000 	.word	0x1ff80000

08005f48 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b086      	sub	sp, #24
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005f74:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f003 0302 	and.w	r3, r3, #2
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	d113      	bne.n	8005fa8 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f003 0301 	and.w	r3, r3, #1
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d10a      	bne.n	8005fa0 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	699a      	ldr	r2, [r3, #24]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8005f98:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f006 faee 	bl	800c57c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	f043 0302 	orr.w	r3, r3, #2
 8005fa6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f003 0308 	and.w	r3, r3, #8
 8005fae:	2b08      	cmp	r3, #8
 8005fb0:	d147      	bne.n	8006042 <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	f043 0308 	orr.w	r3, r3, #8
 8005fb8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	f003 0304 	and.w	r3, r3, #4
 8005fc0:	2b04      	cmp	r3, #4
 8005fc2:	d129      	bne.n	8006018 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	699b      	ldr	r3, [r3, #24]
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d113      	bne.n	8005ff4 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8005fd2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005fd6:	d106      	bne.n	8005fe6 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2102      	movs	r1, #2
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f003 ffe2 	bl	8009fa8 <USB_InitFSLSPClkSel>
 8005fe4:	e011      	b.n	800600a <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2101      	movs	r1, #1
 8005fec:	4618      	mov	r0, r3
 8005fee:	f003 ffdb 	bl	8009fa8 <USB_InitFSLSPClkSel>
 8005ff2:	e00a      	b.n	800600a <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d106      	bne.n	800600a <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006002:	461a      	mov	r2, r3
 8006004:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006008:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f006 fae0 	bl	800c5d0 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f006 fab3 	bl	800c57c <HAL_HCD_Connect_Callback>
 8006016:	e014      	b.n	8006042 <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f006 fae7 	bl	800c5ec <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	693a      	ldr	r2, [r7, #16]
 8006028:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800602c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006030:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	699a      	ldr	r2, [r3, #24]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006040:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f003 0320 	and.w	r3, r3, #32
 8006048:	2b20      	cmp	r3, #32
 800604a:	d103      	bne.n	8006054 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	f043 0320 	orr.w	r3, r3, #32
 8006052:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800605a:	461a      	mov	r2, r3
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	6013      	str	r3, [r2, #0]
}
 8006060:	bf00      	nop
 8006062:	3718      	adds	r7, #24
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b082      	sub	sp, #8
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d101      	bne.n	800607a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e081      	b.n	800617e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006080:	b2db      	uxtb	r3, r3
 8006082:	2b00      	cmp	r3, #0
 8006084:	d106      	bne.n	8006094 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f7fb ff72 	bl	8001f78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2224      	movs	r2, #36	; 0x24
 8006098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f022 0201 	bic.w	r2, r2, #1
 80060aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	685a      	ldr	r2, [r3, #4]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80060b8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	689a      	ldr	r2, [r3, #8]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060c8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d107      	bne.n	80060e2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	689a      	ldr	r2, [r3, #8]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060de:	609a      	str	r2, [r3, #8]
 80060e0:	e006      	b.n	80060f0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	689a      	ldr	r2, [r3, #8]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80060ee:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	2b02      	cmp	r3, #2
 80060f6:	d104      	bne.n	8006102 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006100:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	6812      	ldr	r2, [r2, #0]
 800610c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006110:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006114:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	68da      	ldr	r2, [r3, #12]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006124:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	691a      	ldr	r2, [r3, #16]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	695b      	ldr	r3, [r3, #20]
 800612e:	ea42 0103 	orr.w	r1, r2, r3
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	021a      	lsls	r2, r3, #8
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	430a      	orrs	r2, r1
 800613e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	69d9      	ldr	r1, [r3, #28]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a1a      	ldr	r2, [r3, #32]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	430a      	orrs	r2, r1
 800614e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f042 0201 	orr.w	r2, r2, #1
 800615e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2220      	movs	r2, #32
 800616a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	3708      	adds	r7, #8
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006186:	b480      	push	{r7}
 8006188:	b083      	sub	sp, #12
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
 800618e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006196:	b2db      	uxtb	r3, r3
 8006198:	2b20      	cmp	r3, #32
 800619a:	d138      	bne.n	800620e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d101      	bne.n	80061aa <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80061a6:	2302      	movs	r3, #2
 80061a8:	e032      	b.n	8006210 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2201      	movs	r2, #1
 80061ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2224      	movs	r2, #36	; 0x24
 80061b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f022 0201 	bic.w	r2, r2, #1
 80061c8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80061d8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	6819      	ldr	r1, [r3, #0]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	683a      	ldr	r2, [r7, #0]
 80061e6:	430a      	orrs	r2, r1
 80061e8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f042 0201 	orr.w	r2, r2, #1
 80061f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2220      	movs	r2, #32
 80061fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800620a:	2300      	movs	r3, #0
 800620c:	e000      	b.n	8006210 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800620e:	2302      	movs	r3, #2
  }
}
 8006210:	4618      	mov	r0, r3
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr

0800621c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800621c:	b480      	push	{r7}
 800621e:	b085      	sub	sp, #20
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800622c:	b2db      	uxtb	r3, r3
 800622e:	2b20      	cmp	r3, #32
 8006230:	d139      	bne.n	80062a6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006238:	2b01      	cmp	r3, #1
 800623a:	d101      	bne.n	8006240 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800623c:	2302      	movs	r3, #2
 800623e:	e033      	b.n	80062a8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2224      	movs	r2, #36	; 0x24
 800624c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f022 0201 	bic.w	r2, r2, #1
 800625e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800626e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	021b      	lsls	r3, r3, #8
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	4313      	orrs	r3, r2
 8006278:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	68fa      	ldr	r2, [r7, #12]
 8006280:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f042 0201 	orr.w	r2, r2, #1
 8006290:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2220      	movs	r2, #32
 8006296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80062a2:	2300      	movs	r3, #0
 80062a4:	e000      	b.n	80062a8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80062a6:	2302      	movs	r3, #2
  }
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3714      	adds	r7, #20
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr

080062b4 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b086      	sub	sp, #24
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d101      	bne.n	80062c6 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e0af      	b.n	8006426 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d106      	bne.n	80062e0 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f7fb fec0 	bl	8002060 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2202      	movs	r2, #2
 80062e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f022 0201 	bic.w	r2, r2, #1
 80062f6:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80062f8:	2300      	movs	r3, #0
 80062fa:	617b      	str	r3, [r7, #20]
 80062fc:	e00a      	b.n	8006314 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	3304      	adds	r3, #4
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	4413      	add	r3, r2
 800630a:	2200      	movs	r2, #0
 800630c:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	3301      	adds	r3, #1
 8006312:	617b      	str	r3, [r7, #20]
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	2b0f      	cmp	r3, #15
 8006318:	d9f1      	bls.n	80062fe <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	689a      	ldr	r2, [r3, #8]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f042 0204 	orr.w	r2, r2, #4
 8006328:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	685a      	ldr	r2, [r3, #4]
 8006330:	4b3f      	ldr	r3, [pc, #252]	; (8006430 <HAL_LCD_Init+0x17c>)
 8006332:	4013      	ands	r3, r2
 8006334:	687a      	ldr	r2, [r7, #4]
 8006336:	6851      	ldr	r1, [r2, #4]
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	6892      	ldr	r2, [r2, #8]
 800633c:	4311      	orrs	r1, r2
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006342:	4311      	orrs	r1, r2
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006348:	4311      	orrs	r1, r2
 800634a:	687a      	ldr	r2, [r7, #4]
 800634c:	69d2      	ldr	r2, [r2, #28]
 800634e:	4311      	orrs	r1, r2
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	6a12      	ldr	r2, [r2, #32]
 8006354:	4311      	orrs	r1, r2
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	6992      	ldr	r2, [r2, #24]
 800635a:	4311      	orrs	r1, r2
 800635c:	687a      	ldr	r2, [r7, #4]
 800635e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006360:	4311      	orrs	r1, r2
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	6812      	ldr	r2, [r2, #0]
 8006366:	430b      	orrs	r3, r1
 8006368:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f000 f94c 	bl	8006608 <LCD_WaitForSynchro>
 8006370:	4603      	mov	r3, r0
 8006372:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8006374:	7cfb      	ldrb	r3, [r7, #19]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d001      	beq.n	800637e <HAL_LCD_Init+0xca>
  {
    return status;
 800637a:	7cfb      	ldrb	r3, [r7, #19]
 800637c:	e053      	b.n	8006426 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	68da      	ldr	r2, [r3, #12]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	431a      	orrs	r2, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	431a      	orrs	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800639c:	431a      	orrs	r2, r3
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	430a      	orrs	r2, r1
 80063a4:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f042 0201 	orr.w	r2, r2, #1
 80063b4:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80063b6:	f7fc ffe3 	bl	8003380 <HAL_GetTick>
 80063ba:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80063bc:	e00c      	b.n	80063d8 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80063be:	f7fc ffdf 	bl	8003380 <HAL_GetTick>
 80063c2:	4602      	mov	r2, r0
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	1ad3      	subs	r3, r2, r3
 80063c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063cc:	d904      	bls.n	80063d8 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2208      	movs	r2, #8
 80063d2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	e026      	b.n	8006426 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	f003 0301 	and.w	r3, r3, #1
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d1eb      	bne.n	80063be <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80063e6:	f7fc ffcb 	bl	8003380 <HAL_GetTick>
 80063ea:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80063ec:	e00c      	b.n	8006408 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80063ee:	f7fc ffc7 	bl	8003380 <HAL_GetTick>
 80063f2:	4602      	mov	r2, r0
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063fc:	d904      	bls.n	8006408 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2210      	movs	r2, #16
 8006402:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006404:	2303      	movs	r3, #3
 8006406:	e00e      	b.n	8006426 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	f003 0310 	and.w	r3, r3, #16
 8006412:	2b10      	cmp	r3, #16
 8006414:	d1eb      	bne.n	80063ee <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8006424:	7cfb      	ldrb	r3, [r7, #19]
}
 8006426:	4618      	mov	r0, r3
 8006428:	3718      	adds	r7, #24
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
 800642e:	bf00      	nop
 8006430:	fc00000e 	.word	0xfc00000e

08006434 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b086      	sub	sp, #24
 8006438:	af00      	add	r7, sp, #0
 800643a:	60f8      	str	r0, [r7, #12]
 800643c:	60b9      	str	r1, [r7, #8]
 800643e:	607a      	str	r2, [r7, #4]
 8006440:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006448:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800644a:	7dfb      	ldrb	r3, [r7, #23]
 800644c:	2b01      	cmp	r3, #1
 800644e:	d002      	beq.n	8006456 <HAL_LCD_Write+0x22>
 8006450:	7dfb      	ldrb	r3, [r7, #23]
 8006452:	2b02      	cmp	r3, #2
 8006454:	d144      	bne.n	80064e0 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800645c:	b2db      	uxtb	r3, r3
 800645e:	2b01      	cmp	r3, #1
 8006460:	d12a      	bne.n	80064b8 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006468:	2b01      	cmp	r3, #1
 800646a:	d101      	bne.n	8006470 <HAL_LCD_Write+0x3c>
 800646c:	2302      	movs	r3, #2
 800646e:	e038      	b.n	80064e2 <HAL_LCD_Write+0xae>
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2202      	movs	r2, #2
 800647c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8006480:	f7fc ff7e 	bl	8003380 <HAL_GetTick>
 8006484:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006486:	e010      	b.n	80064aa <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006488:	f7fc ff7a 	bl	8003380 <HAL_GetTick>
 800648c:	4602      	mov	r2, r0
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006496:	d908      	bls.n	80064aa <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2202      	movs	r2, #2
 800649c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e01b      	b.n	80064e2 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	f003 0304 	and.w	r3, r3, #4
 80064b4:	2b04      	cmp	r3, #4
 80064b6:	d0e7      	beq.n	8006488 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	3304      	adds	r3, #4
 80064c0:	009b      	lsls	r3, r3, #2
 80064c2:	4413      	add	r3, r2
 80064c4:	685a      	ldr	r2, [r3, #4]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	401a      	ands	r2, r3
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6819      	ldr	r1, [r3, #0]
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	431a      	orrs	r2, r3
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	3304      	adds	r3, #4
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	440b      	add	r3, r1
 80064da:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80064dc:	2300      	movs	r3, #0
 80064de:	e000      	b.n	80064e2 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
  }
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3718      	adds	r7, #24
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}

080064ea <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80064ea:	b580      	push	{r7, lr}
 80064ec:	b086      	sub	sp, #24
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80064fc:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80064fe:	7cbb      	ldrb	r3, [r7, #18]
 8006500:	2b01      	cmp	r3, #1
 8006502:	d002      	beq.n	800650a <HAL_LCD_Clear+0x20>
 8006504:	7cbb      	ldrb	r3, [r7, #18]
 8006506:	2b02      	cmp	r3, #2
 8006508:	d140      	bne.n	800658c <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006510:	2b01      	cmp	r3, #1
 8006512:	d101      	bne.n	8006518 <HAL_LCD_Clear+0x2e>
 8006514:	2302      	movs	r3, #2
 8006516:	e03a      	b.n	800658e <HAL_LCD_Clear+0xa4>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2202      	movs	r2, #2
 8006524:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8006528:	f7fc ff2a 	bl	8003380 <HAL_GetTick>
 800652c:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800652e:	e010      	b.n	8006552 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006530:	f7fc ff26 	bl	8003380 <HAL_GetTick>
 8006534:	4602      	mov	r2, r0
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	1ad3      	subs	r3, r2, r3
 800653a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800653e:	d908      	bls.n	8006552 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2202      	movs	r2, #2
 8006544:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e01d      	b.n	800658e <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f003 0304 	and.w	r3, r3, #4
 800655c:	2b04      	cmp	r3, #4
 800655e:	d0e7      	beq.n	8006530 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006560:	2300      	movs	r3, #0
 8006562:	617b      	str	r3, [r7, #20]
 8006564:	e00a      	b.n	800657c <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681a      	ldr	r2, [r3, #0]
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	3304      	adds	r3, #4
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	4413      	add	r3, r2
 8006572:	2200      	movs	r2, #0
 8006574:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	3301      	adds	r3, #1
 800657a:	617b      	str	r3, [r7, #20]
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	2b0f      	cmp	r3, #15
 8006580:	d9f1      	bls.n	8006566 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 f807 	bl	8006596 <HAL_LCD_UpdateDisplayRequest>
 8006588:	4603      	mov	r3, r0
 800658a:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 800658c:	7cfb      	ldrb	r3, [r7, #19]
}
 800658e:	4618      	mov	r0, r3
 8006590:	3718      	adds	r7, #24
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8006596:	b580      	push	{r7, lr}
 8006598:	b084      	sub	sp, #16
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2208      	movs	r2, #8
 80065a4:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	689a      	ldr	r2, [r3, #8]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f042 0204 	orr.w	r2, r2, #4
 80065b4:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80065b6:	f7fc fee3 	bl	8003380 <HAL_GetTick>
 80065ba:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80065bc:	e010      	b.n	80065e0 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80065be:	f7fc fedf 	bl	8003380 <HAL_GetTick>
 80065c2:	4602      	mov	r2, r0
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	1ad3      	subs	r3, r2, r3
 80065c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80065cc:	d908      	bls.n	80065e0 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2204      	movs	r2, #4
 80065d2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80065dc:	2303      	movs	r3, #3
 80065de:	e00f      	b.n	8006600 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f003 0308 	and.w	r3, r3, #8
 80065ea:	2b08      	cmp	r3, #8
 80065ec:	d1e7      	bne.n	80065be <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2201      	movs	r2, #1
 80065f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80065fe:	2300      	movs	r3, #0
}
 8006600:	4618      	mov	r0, r3
 8006602:	3710      	adds	r7, #16
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006610:	f7fc feb6 	bl	8003380 <HAL_GetTick>
 8006614:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006616:	e00c      	b.n	8006632 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006618:	f7fc feb2 	bl	8003380 <HAL_GetTick>
 800661c:	4602      	mov	r2, r0
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006626:	d904      	bls.n	8006632 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2201      	movs	r2, #1
 800662c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e007      	b.n	8006642 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f003 0320 	and.w	r3, r3, #32
 800663c:	2b20      	cmp	r3, #32
 800663e:	d1eb      	bne.n	8006618 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3710      	adds	r7, #16
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
	...

0800664c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800664c:	b480      	push	{r7}
 800664e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006650:	4b05      	ldr	r3, [pc, #20]	; (8006668 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a04      	ldr	r2, [pc, #16]	; (8006668 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006656:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800665a:	6013      	str	r3, [r2, #0]
}
 800665c:	bf00      	nop
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
 8006666:	bf00      	nop
 8006668:	40007000 	.word	0x40007000

0800666c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800666c:	b480      	push	{r7}
 800666e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006670:	4b04      	ldr	r3, [pc, #16]	; (8006684 <HAL_PWREx_GetVoltageRange+0x18>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006678:	4618      	mov	r0, r3
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop
 8006684:	40007000 	.word	0x40007000

08006688 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006688:	b480      	push	{r7}
 800668a:	b085      	sub	sp, #20
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006696:	d130      	bne.n	80066fa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006698:	4b23      	ldr	r3, [pc, #140]	; (8006728 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80066a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066a4:	d038      	beq.n	8006718 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80066a6:	4b20      	ldr	r3, [pc, #128]	; (8006728 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80066ae:	4a1e      	ldr	r2, [pc, #120]	; (8006728 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80066b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80066b4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80066b6:	4b1d      	ldr	r3, [pc, #116]	; (800672c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2232      	movs	r2, #50	; 0x32
 80066bc:	fb02 f303 	mul.w	r3, r2, r3
 80066c0:	4a1b      	ldr	r2, [pc, #108]	; (8006730 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80066c2:	fba2 2303 	umull	r2, r3, r2, r3
 80066c6:	0c9b      	lsrs	r3, r3, #18
 80066c8:	3301      	adds	r3, #1
 80066ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80066cc:	e002      	b.n	80066d4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	3b01      	subs	r3, #1
 80066d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80066d4:	4b14      	ldr	r3, [pc, #80]	; (8006728 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80066d6:	695b      	ldr	r3, [r3, #20]
 80066d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066e0:	d102      	bne.n	80066e8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d1f2      	bne.n	80066ce <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80066e8:	4b0f      	ldr	r3, [pc, #60]	; (8006728 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80066ea:	695b      	ldr	r3, [r3, #20]
 80066ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066f4:	d110      	bne.n	8006718 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80066f6:	2303      	movs	r3, #3
 80066f8:	e00f      	b.n	800671a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80066fa:	4b0b      	ldr	r3, [pc, #44]	; (8006728 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006702:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006706:	d007      	beq.n	8006718 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006708:	4b07      	ldr	r3, [pc, #28]	; (8006728 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006710:	4a05      	ldr	r2, [pc, #20]	; (8006728 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006712:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006716:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006718:	2300      	movs	r3, #0
}
 800671a:	4618      	mov	r0, r3
 800671c:	3714      	adds	r7, #20
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop
 8006728:	40007000 	.word	0x40007000
 800672c:	20000010 	.word	0x20000010
 8006730:	431bde83 	.word	0x431bde83

08006734 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006734:	b480      	push	{r7}
 8006736:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006738:	4b05      	ldr	r3, [pc, #20]	; (8006750 <HAL_PWREx_EnableVddUSB+0x1c>)
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	4a04      	ldr	r2, [pc, #16]	; (8006750 <HAL_PWREx_EnableVddUSB+0x1c>)
 800673e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006742:	6053      	str	r3, [r2, #4]
}
 8006744:	bf00      	nop
 8006746:	46bd      	mov	sp, r7
 8006748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674c:	4770      	bx	lr
 800674e:	bf00      	nop
 8006750:	40007000 	.word	0x40007000

08006754 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b086      	sub	sp, #24
 8006758:	af02      	add	r7, sp, #8
 800675a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800675c:	f7fc fe10 	bl	8003380 <HAL_GetTick>
 8006760:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d101      	bne.n	800676c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	e06f      	b.n	800684c <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006772:	b2db      	uxtb	r3, r3
 8006774:	2b01      	cmp	r3, #1
 8006776:	d101      	bne.n	800677c <HAL_QSPI_Init+0x28>
 8006778:	2302      	movs	r3, #2
 800677a:	e067      	b.n	800684c <HAL_QSPI_Init+0xf8>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800678a:	b2db      	uxtb	r3, r3
 800678c:	2b00      	cmp	r3, #0
 800678e:	d10b      	bne.n	80067a8 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f7fb fd03 	bl	80021a4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800679e:	f241 3188 	movw	r1, #5000	; 0x1388
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 f858 	bl	8006858 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	3b01      	subs	r3, #1
 80067b8:	021a      	lsls	r2, r3, #8
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	430a      	orrs	r2, r1
 80067c0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c6:	9300      	str	r3, [sp, #0]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2200      	movs	r2, #0
 80067cc:	2120      	movs	r1, #32
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 f850 	bl	8006874 <QSPI_WaitFlagStateUntilTimeout>
 80067d4:	4603      	mov	r3, r0
 80067d6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80067d8:	7afb      	ldrb	r3, [r7, #11]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d131      	bne.n	8006842 <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80067e8:	f023 0310 	bic.w	r3, r3, #16
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	6852      	ldr	r2, [r2, #4]
 80067f0:	0611      	lsls	r1, r2, #24
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	68d2      	ldr	r2, [r2, #12]
 80067f6:	4311      	orrs	r1, r2
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	6812      	ldr	r2, [r2, #0]
 80067fc:	430b      	orrs	r3, r1
 80067fe:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	685a      	ldr	r2, [r3, #4]
 8006806:	4b13      	ldr	r3, [pc, #76]	; (8006854 <HAL_QSPI_Init+0x100>)
 8006808:	4013      	ands	r3, r2
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	6912      	ldr	r2, [r2, #16]
 800680e:	0411      	lsls	r1, r2, #16
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	6952      	ldr	r2, [r2, #20]
 8006814:	4311      	orrs	r1, r2
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	6992      	ldr	r2, [r2, #24]
 800681a:	4311      	orrs	r1, r2
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	6812      	ldr	r2, [r2, #0]
 8006820:	430b      	orrs	r3, r1
 8006822:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f042 0201 	orr.w	r2, r2, #1
 8006832:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2201      	movs	r2, #1
 800683e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800684a:	7afb      	ldrb	r3, [r7, #11]
}
 800684c:	4618      	mov	r0, r3
 800684e:	3710      	adds	r7, #16
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	ffe0f8fe 	.word	0xffe0f8fe

08006858 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	683a      	ldr	r2, [r7, #0]
 8006866:	641a      	str	r2, [r3, #64]	; 0x40
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	603b      	str	r3, [r7, #0]
 8006880:	4613      	mov	r3, r2
 8006882:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006884:	e01a      	b.n	80068bc <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800688c:	d016      	beq.n	80068bc <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800688e:	f7fc fd77 	bl	8003380 <HAL_GetTick>
 8006892:	4602      	mov	r2, r0
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	69ba      	ldr	r2, [r7, #24]
 800689a:	429a      	cmp	r2, r3
 800689c:	d302      	bcc.n	80068a4 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d10b      	bne.n	80068bc <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2204      	movs	r2, #4
 80068a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068b0:	f043 0201 	orr.w	r2, r3, #1
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	e00e      	b.n	80068da <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	689a      	ldr	r2, [r3, #8]
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	4013      	ands	r3, r2
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	bf14      	ite	ne
 80068ca:	2301      	movne	r3, #1
 80068cc:	2300      	moveq	r3, #0
 80068ce:	b2db      	uxtb	r3, r3
 80068d0:	461a      	mov	r2, r3
 80068d2:	79fb      	ldrb	r3, [r7, #7]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d1d6      	bne.n	8006886 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80068d8:	2300      	movs	r3, #0
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3710      	adds	r7, #16
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}
	...

080068e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b088      	sub	sp, #32
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d101      	bne.n	80068f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e39d      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068f6:	4ba4      	ldr	r3, [pc, #656]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	f003 030c 	and.w	r3, r3, #12
 80068fe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006900:	4ba1      	ldr	r3, [pc, #644]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	f003 0303 	and.w	r3, r3, #3
 8006908:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 0310 	and.w	r3, r3, #16
 8006912:	2b00      	cmp	r3, #0
 8006914:	f000 80e1 	beq.w	8006ada <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006918:	69bb      	ldr	r3, [r7, #24]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d007      	beq.n	800692e <HAL_RCC_OscConfig+0x4a>
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	2b0c      	cmp	r3, #12
 8006922:	f040 8088 	bne.w	8006a36 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	2b01      	cmp	r3, #1
 800692a:	f040 8084 	bne.w	8006a36 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800692e:	4b96      	ldr	r3, [pc, #600]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0302 	and.w	r3, r3, #2
 8006936:	2b00      	cmp	r3, #0
 8006938:	d005      	beq.n	8006946 <HAL_RCC_OscConfig+0x62>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	699b      	ldr	r3, [r3, #24]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d101      	bne.n	8006946 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	e375      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a1a      	ldr	r2, [r3, #32]
 800694a:	4b8f      	ldr	r3, [pc, #572]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f003 0308 	and.w	r3, r3, #8
 8006952:	2b00      	cmp	r3, #0
 8006954:	d004      	beq.n	8006960 <HAL_RCC_OscConfig+0x7c>
 8006956:	4b8c      	ldr	r3, [pc, #560]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800695e:	e005      	b.n	800696c <HAL_RCC_OscConfig+0x88>
 8006960:	4b89      	ldr	r3, [pc, #548]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006962:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006966:	091b      	lsrs	r3, r3, #4
 8006968:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800696c:	4293      	cmp	r3, r2
 800696e:	d223      	bcs.n	80069b8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6a1b      	ldr	r3, [r3, #32]
 8006974:	4618      	mov	r0, r3
 8006976:	f000 fd09 	bl	800738c <RCC_SetFlashLatencyFromMSIRange>
 800697a:	4603      	mov	r3, r0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d001      	beq.n	8006984 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006980:	2301      	movs	r3, #1
 8006982:	e356      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006984:	4b80      	ldr	r3, [pc, #512]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a7f      	ldr	r2, [pc, #508]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 800698a:	f043 0308 	orr.w	r3, r3, #8
 800698e:	6013      	str	r3, [r2, #0]
 8006990:	4b7d      	ldr	r3, [pc, #500]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6a1b      	ldr	r3, [r3, #32]
 800699c:	497a      	ldr	r1, [pc, #488]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 800699e:	4313      	orrs	r3, r2
 80069a0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80069a2:	4b79      	ldr	r3, [pc, #484]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	69db      	ldr	r3, [r3, #28]
 80069ae:	021b      	lsls	r3, r3, #8
 80069b0:	4975      	ldr	r1, [pc, #468]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 80069b2:	4313      	orrs	r3, r2
 80069b4:	604b      	str	r3, [r1, #4]
 80069b6:	e022      	b.n	80069fe <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80069b8:	4b73      	ldr	r3, [pc, #460]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a72      	ldr	r2, [pc, #456]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 80069be:	f043 0308 	orr.w	r3, r3, #8
 80069c2:	6013      	str	r3, [r2, #0]
 80069c4:	4b70      	ldr	r3, [pc, #448]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6a1b      	ldr	r3, [r3, #32]
 80069d0:	496d      	ldr	r1, [pc, #436]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80069d6:	4b6c      	ldr	r3, [pc, #432]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	69db      	ldr	r3, [r3, #28]
 80069e2:	021b      	lsls	r3, r3, #8
 80069e4:	4968      	ldr	r1, [pc, #416]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 80069e6:	4313      	orrs	r3, r2
 80069e8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6a1b      	ldr	r3, [r3, #32]
 80069ee:	4618      	mov	r0, r3
 80069f0:	f000 fccc 	bl	800738c <RCC_SetFlashLatencyFromMSIRange>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d001      	beq.n	80069fe <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	e319      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80069fe:	f000 fc03 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 8006a02:	4601      	mov	r1, r0
 8006a04:	4b60      	ldr	r3, [pc, #384]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	091b      	lsrs	r3, r3, #4
 8006a0a:	f003 030f 	and.w	r3, r3, #15
 8006a0e:	4a5f      	ldr	r2, [pc, #380]	; (8006b8c <HAL_RCC_OscConfig+0x2a8>)
 8006a10:	5cd3      	ldrb	r3, [r2, r3]
 8006a12:	f003 031f 	and.w	r3, r3, #31
 8006a16:	fa21 f303 	lsr.w	r3, r1, r3
 8006a1a:	4a5d      	ldr	r2, [pc, #372]	; (8006b90 <HAL_RCC_OscConfig+0x2ac>)
 8006a1c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006a1e:	4b5d      	ldr	r3, [pc, #372]	; (8006b94 <HAL_RCC_OscConfig+0x2b0>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4618      	mov	r0, r3
 8006a24:	f7fc fc60 	bl	80032e8 <HAL_InitTick>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006a2c:	7bfb      	ldrb	r3, [r7, #15]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d052      	beq.n	8006ad8 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8006a32:	7bfb      	ldrb	r3, [r7, #15]
 8006a34:	e2fd      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	699b      	ldr	r3, [r3, #24]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d032      	beq.n	8006aa4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006a3e:	4b52      	ldr	r3, [pc, #328]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a51      	ldr	r2, [pc, #324]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006a44:	f043 0301 	orr.w	r3, r3, #1
 8006a48:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006a4a:	f7fc fc99 	bl	8003380 <HAL_GetTick>
 8006a4e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006a50:	e008      	b.n	8006a64 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006a52:	f7fc fc95 	bl	8003380 <HAL_GetTick>
 8006a56:	4602      	mov	r2, r0
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	1ad3      	subs	r3, r2, r3
 8006a5c:	2b02      	cmp	r3, #2
 8006a5e:	d901      	bls.n	8006a64 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8006a60:	2303      	movs	r3, #3
 8006a62:	e2e6      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006a64:	4b48      	ldr	r3, [pc, #288]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0302 	and.w	r3, r3, #2
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d0f0      	beq.n	8006a52 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006a70:	4b45      	ldr	r3, [pc, #276]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a44      	ldr	r2, [pc, #272]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006a76:	f043 0308 	orr.w	r3, r3, #8
 8006a7a:	6013      	str	r3, [r2, #0]
 8006a7c:	4b42      	ldr	r3, [pc, #264]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6a1b      	ldr	r3, [r3, #32]
 8006a88:	493f      	ldr	r1, [pc, #252]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006a8e:	4b3e      	ldr	r3, [pc, #248]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	69db      	ldr	r3, [r3, #28]
 8006a9a:	021b      	lsls	r3, r3, #8
 8006a9c:	493a      	ldr	r1, [pc, #232]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	604b      	str	r3, [r1, #4]
 8006aa2:	e01a      	b.n	8006ada <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006aa4:	4b38      	ldr	r3, [pc, #224]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a37      	ldr	r2, [pc, #220]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006aaa:	f023 0301 	bic.w	r3, r3, #1
 8006aae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006ab0:	f7fc fc66 	bl	8003380 <HAL_GetTick>
 8006ab4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006ab6:	e008      	b.n	8006aca <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006ab8:	f7fc fc62 	bl	8003380 <HAL_GetTick>
 8006abc:	4602      	mov	r2, r0
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	1ad3      	subs	r3, r2, r3
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d901      	bls.n	8006aca <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e2b3      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006aca:	4b2f      	ldr	r3, [pc, #188]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d1f0      	bne.n	8006ab8 <HAL_RCC_OscConfig+0x1d4>
 8006ad6:	e000      	b.n	8006ada <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006ad8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0301 	and.w	r3, r3, #1
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d074      	beq.n	8006bd0 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	2b08      	cmp	r3, #8
 8006aea:	d005      	beq.n	8006af8 <HAL_RCC_OscConfig+0x214>
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	2b0c      	cmp	r3, #12
 8006af0:	d10e      	bne.n	8006b10 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	2b03      	cmp	r3, #3
 8006af6:	d10b      	bne.n	8006b10 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006af8:	4b23      	ldr	r3, [pc, #140]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d064      	beq.n	8006bce <HAL_RCC_OscConfig+0x2ea>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d160      	bne.n	8006bce <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e290      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b18:	d106      	bne.n	8006b28 <HAL_RCC_OscConfig+0x244>
 8006b1a:	4b1b      	ldr	r3, [pc, #108]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a1a      	ldr	r2, [pc, #104]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006b20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b24:	6013      	str	r3, [r2, #0]
 8006b26:	e01d      	b.n	8006b64 <HAL_RCC_OscConfig+0x280>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b30:	d10c      	bne.n	8006b4c <HAL_RCC_OscConfig+0x268>
 8006b32:	4b15      	ldr	r3, [pc, #84]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a14      	ldr	r2, [pc, #80]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006b38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006b3c:	6013      	str	r3, [r2, #0]
 8006b3e:	4b12      	ldr	r3, [pc, #72]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a11      	ldr	r2, [pc, #68]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006b44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b48:	6013      	str	r3, [r2, #0]
 8006b4a:	e00b      	b.n	8006b64 <HAL_RCC_OscConfig+0x280>
 8006b4c:	4b0e      	ldr	r3, [pc, #56]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a0d      	ldr	r2, [pc, #52]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006b52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b56:	6013      	str	r3, [r2, #0]
 8006b58:	4b0b      	ldr	r3, [pc, #44]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a0a      	ldr	r2, [pc, #40]	; (8006b88 <HAL_RCC_OscConfig+0x2a4>)
 8006b5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d01c      	beq.n	8006ba6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b6c:	f7fc fc08 	bl	8003380 <HAL_GetTick>
 8006b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b72:	e011      	b.n	8006b98 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b74:	f7fc fc04 	bl	8003380 <HAL_GetTick>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	2b64      	cmp	r3, #100	; 0x64
 8006b80:	d90a      	bls.n	8006b98 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	e255      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
 8006b86:	bf00      	nop
 8006b88:	40021000 	.word	0x40021000
 8006b8c:	0800cc04 	.word	0x0800cc04
 8006b90:	20000010 	.word	0x20000010
 8006b94:	20000028 	.word	0x20000028
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b98:	4bae      	ldr	r3, [pc, #696]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d0e7      	beq.n	8006b74 <HAL_RCC_OscConfig+0x290>
 8006ba4:	e014      	b.n	8006bd0 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ba6:	f7fc fbeb 	bl	8003380 <HAL_GetTick>
 8006baa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bac:	e008      	b.n	8006bc0 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006bae:	f7fc fbe7 	bl	8003380 <HAL_GetTick>
 8006bb2:	4602      	mov	r2, r0
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	1ad3      	subs	r3, r2, r3
 8006bb8:	2b64      	cmp	r3, #100	; 0x64
 8006bba:	d901      	bls.n	8006bc0 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8006bbc:	2303      	movs	r3, #3
 8006bbe:	e238      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bc0:	4ba4      	ldr	r3, [pc, #656]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d1f0      	bne.n	8006bae <HAL_RCC_OscConfig+0x2ca>
 8006bcc:	e000      	b.n	8006bd0 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006bce:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f003 0302 	and.w	r3, r3, #2
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d060      	beq.n	8006c9e <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006bdc:	69bb      	ldr	r3, [r7, #24]
 8006bde:	2b04      	cmp	r3, #4
 8006be0:	d005      	beq.n	8006bee <HAL_RCC_OscConfig+0x30a>
 8006be2:	69bb      	ldr	r3, [r7, #24]
 8006be4:	2b0c      	cmp	r3, #12
 8006be6:	d119      	bne.n	8006c1c <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	d116      	bne.n	8006c1c <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006bee:	4b99      	ldr	r3, [pc, #612]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d005      	beq.n	8006c06 <HAL_RCC_OscConfig+0x322>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d101      	bne.n	8006c06 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e215      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c06:	4b93      	ldr	r3, [pc, #588]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	691b      	ldr	r3, [r3, #16]
 8006c12:	061b      	lsls	r3, r3, #24
 8006c14:	498f      	ldr	r1, [pc, #572]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006c16:	4313      	orrs	r3, r2
 8006c18:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c1a:	e040      	b.n	8006c9e <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d023      	beq.n	8006c6c <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c24:	4b8b      	ldr	r3, [pc, #556]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a8a      	ldr	r2, [pc, #552]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006c2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c30:	f7fc fba6 	bl	8003380 <HAL_GetTick>
 8006c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c36:	e008      	b.n	8006c4a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c38:	f7fc fba2 	bl	8003380 <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d901      	bls.n	8006c4a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	e1f3      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c4a:	4b82      	ldr	r3, [pc, #520]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d0f0      	beq.n	8006c38 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c56:	4b7f      	ldr	r3, [pc, #508]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	061b      	lsls	r3, r3, #24
 8006c64:	497b      	ldr	r1, [pc, #492]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006c66:	4313      	orrs	r3, r2
 8006c68:	604b      	str	r3, [r1, #4]
 8006c6a:	e018      	b.n	8006c9e <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c6c:	4b79      	ldr	r3, [pc, #484]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a78      	ldr	r2, [pc, #480]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006c72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c78:	f7fc fb82 	bl	8003380 <HAL_GetTick>
 8006c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c7e:	e008      	b.n	8006c92 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c80:	f7fc fb7e 	bl	8003380 <HAL_GetTick>
 8006c84:	4602      	mov	r2, r0
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	2b02      	cmp	r3, #2
 8006c8c:	d901      	bls.n	8006c92 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8006c8e:	2303      	movs	r3, #3
 8006c90:	e1cf      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c92:	4b70      	ldr	r3, [pc, #448]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d1f0      	bne.n	8006c80 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 0308 	and.w	r3, r3, #8
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d03c      	beq.n	8006d24 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	695b      	ldr	r3, [r3, #20]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d01c      	beq.n	8006cec <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006cb2:	4b68      	ldr	r3, [pc, #416]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006cb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006cb8:	4a66      	ldr	r2, [pc, #408]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006cba:	f043 0301 	orr.w	r3, r3, #1
 8006cbe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cc2:	f7fc fb5d 	bl	8003380 <HAL_GetTick>
 8006cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006cc8:	e008      	b.n	8006cdc <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006cca:	f7fc fb59 	bl	8003380 <HAL_GetTick>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	1ad3      	subs	r3, r2, r3
 8006cd4:	2b02      	cmp	r3, #2
 8006cd6:	d901      	bls.n	8006cdc <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8006cd8:	2303      	movs	r3, #3
 8006cda:	e1aa      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006cdc:	4b5d      	ldr	r3, [pc, #372]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006cde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ce2:	f003 0302 	and.w	r3, r3, #2
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d0ef      	beq.n	8006cca <HAL_RCC_OscConfig+0x3e6>
 8006cea:	e01b      	b.n	8006d24 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006cec:	4b59      	ldr	r3, [pc, #356]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006cee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006cf2:	4a58      	ldr	r2, [pc, #352]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006cf4:	f023 0301 	bic.w	r3, r3, #1
 8006cf8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cfc:	f7fc fb40 	bl	8003380 <HAL_GetTick>
 8006d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d02:	e008      	b.n	8006d16 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d04:	f7fc fb3c 	bl	8003380 <HAL_GetTick>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	2b02      	cmp	r3, #2
 8006d10:	d901      	bls.n	8006d16 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8006d12:	2303      	movs	r3, #3
 8006d14:	e18d      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d16:	4b4f      	ldr	r3, [pc, #316]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006d18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d1c:	f003 0302 	and.w	r3, r3, #2
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1ef      	bne.n	8006d04 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 0304 	and.w	r3, r3, #4
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	f000 80a5 	beq.w	8006e7c <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d32:	2300      	movs	r3, #0
 8006d34:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006d36:	4b47      	ldr	r3, [pc, #284]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d10d      	bne.n	8006d5e <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d42:	4b44      	ldr	r3, [pc, #272]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d46:	4a43      	ldr	r2, [pc, #268]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d4c:	6593      	str	r3, [r2, #88]	; 0x58
 8006d4e:	4b41      	ldr	r3, [pc, #260]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d56:	60bb      	str	r3, [r7, #8]
 8006d58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d5e:	4b3e      	ldr	r3, [pc, #248]	; (8006e58 <HAL_RCC_OscConfig+0x574>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d118      	bne.n	8006d9c <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d6a:	4b3b      	ldr	r3, [pc, #236]	; (8006e58 <HAL_RCC_OscConfig+0x574>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a3a      	ldr	r2, [pc, #232]	; (8006e58 <HAL_RCC_OscConfig+0x574>)
 8006d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d76:	f7fc fb03 	bl	8003380 <HAL_GetTick>
 8006d7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d7c:	e008      	b.n	8006d90 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d7e:	f7fc faff 	bl	8003380 <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d901      	bls.n	8006d90 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e150      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d90:	4b31      	ldr	r3, [pc, #196]	; (8006e58 <HAL_RCC_OscConfig+0x574>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d0f0      	beq.n	8006d7e <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d108      	bne.n	8006db6 <HAL_RCC_OscConfig+0x4d2>
 8006da4:	4b2b      	ldr	r3, [pc, #172]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006daa:	4a2a      	ldr	r2, [pc, #168]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006dac:	f043 0301 	orr.w	r3, r3, #1
 8006db0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006db4:	e024      	b.n	8006e00 <HAL_RCC_OscConfig+0x51c>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	2b05      	cmp	r3, #5
 8006dbc:	d110      	bne.n	8006de0 <HAL_RCC_OscConfig+0x4fc>
 8006dbe:	4b25      	ldr	r3, [pc, #148]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dc4:	4a23      	ldr	r2, [pc, #140]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006dc6:	f043 0304 	orr.w	r3, r3, #4
 8006dca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006dce:	4b21      	ldr	r3, [pc, #132]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dd4:	4a1f      	ldr	r2, [pc, #124]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006dd6:	f043 0301 	orr.w	r3, r3, #1
 8006dda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006dde:	e00f      	b.n	8006e00 <HAL_RCC_OscConfig+0x51c>
 8006de0:	4b1c      	ldr	r3, [pc, #112]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006de6:	4a1b      	ldr	r2, [pc, #108]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006de8:	f023 0301 	bic.w	r3, r3, #1
 8006dec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006df0:	4b18      	ldr	r3, [pc, #96]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006df6:	4a17      	ldr	r2, [pc, #92]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006df8:	f023 0304 	bic.w	r3, r3, #4
 8006dfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d016      	beq.n	8006e36 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e08:	f7fc faba 	bl	8003380 <HAL_GetTick>
 8006e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e0e:	e00a      	b.n	8006e26 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e10:	f7fc fab6 	bl	8003380 <HAL_GetTick>
 8006e14:	4602      	mov	r2, r0
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	1ad3      	subs	r3, r2, r3
 8006e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d901      	bls.n	8006e26 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8006e22:	2303      	movs	r3, #3
 8006e24:	e105      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e26:	4b0b      	ldr	r3, [pc, #44]	; (8006e54 <HAL_RCC_OscConfig+0x570>)
 8006e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e2c:	f003 0302 	and.w	r3, r3, #2
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d0ed      	beq.n	8006e10 <HAL_RCC_OscConfig+0x52c>
 8006e34:	e019      	b.n	8006e6a <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e36:	f7fc faa3 	bl	8003380 <HAL_GetTick>
 8006e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006e3c:	e00e      	b.n	8006e5c <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e3e:	f7fc fa9f 	bl	8003380 <HAL_GetTick>
 8006e42:	4602      	mov	r2, r0
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	1ad3      	subs	r3, r2, r3
 8006e48:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d905      	bls.n	8006e5c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8006e50:	2303      	movs	r3, #3
 8006e52:	e0ee      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
 8006e54:	40021000 	.word	0x40021000
 8006e58:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006e5c:	4b77      	ldr	r3, [pc, #476]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e62:	f003 0302 	and.w	r3, r3, #2
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d1e9      	bne.n	8006e3e <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e6a:	7ffb      	ldrb	r3, [r7, #31]
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d105      	bne.n	8006e7c <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e70:	4b72      	ldr	r3, [pc, #456]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e74:	4a71      	ldr	r2, [pc, #452]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006e76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e7a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	f000 80d5 	beq.w	8007030 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	2b0c      	cmp	r3, #12
 8006e8a:	f000 808e 	beq.w	8006faa <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d15b      	bne.n	8006f4e <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e96:	4b69      	ldr	r3, [pc, #420]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a68      	ldr	r2, [pc, #416]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006e9c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ea0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ea2:	f7fc fa6d 	bl	8003380 <HAL_GetTick>
 8006ea6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ea8:	e008      	b.n	8006ebc <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006eaa:	f7fc fa69 	bl	8003380 <HAL_GetTick>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d901      	bls.n	8006ebc <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8006eb8:	2303      	movs	r3, #3
 8006eba:	e0ba      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ebc:	4b5f      	ldr	r3, [pc, #380]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d1f0      	bne.n	8006eaa <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ec8:	4b5c      	ldr	r3, [pc, #368]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006eca:	68da      	ldr	r2, [r3, #12]
 8006ecc:	4b5c      	ldr	r3, [pc, #368]	; (8007040 <HAL_RCC_OscConfig+0x75c>)
 8006ece:	4013      	ands	r3, r2
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006ed8:	3a01      	subs	r2, #1
 8006eda:	0112      	lsls	r2, r2, #4
 8006edc:	4311      	orrs	r1, r2
 8006ede:	687a      	ldr	r2, [r7, #4]
 8006ee0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006ee2:	0212      	lsls	r2, r2, #8
 8006ee4:	4311      	orrs	r1, r2
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006eea:	0852      	lsrs	r2, r2, #1
 8006eec:	3a01      	subs	r2, #1
 8006eee:	0552      	lsls	r2, r2, #21
 8006ef0:	4311      	orrs	r1, r2
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006ef6:	0852      	lsrs	r2, r2, #1
 8006ef8:	3a01      	subs	r2, #1
 8006efa:	0652      	lsls	r2, r2, #25
 8006efc:	4311      	orrs	r1, r2
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006f02:	0912      	lsrs	r2, r2, #4
 8006f04:	0452      	lsls	r2, r2, #17
 8006f06:	430a      	orrs	r2, r1
 8006f08:	494c      	ldr	r1, [pc, #304]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f0e:	4b4b      	ldr	r3, [pc, #300]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a4a      	ldr	r2, [pc, #296]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f18:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006f1a:	4b48      	ldr	r3, [pc, #288]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f1c:	68db      	ldr	r3, [r3, #12]
 8006f1e:	4a47      	ldr	r2, [pc, #284]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f20:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f24:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f26:	f7fc fa2b 	bl	8003380 <HAL_GetTick>
 8006f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f2c:	e008      	b.n	8006f40 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f2e:	f7fc fa27 	bl	8003380 <HAL_GetTick>
 8006f32:	4602      	mov	r2, r0
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	1ad3      	subs	r3, r2, r3
 8006f38:	2b02      	cmp	r3, #2
 8006f3a:	d901      	bls.n	8006f40 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	e078      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f40:	4b3e      	ldr	r3, [pc, #248]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d0f0      	beq.n	8006f2e <HAL_RCC_OscConfig+0x64a>
 8006f4c:	e070      	b.n	8007030 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f4e:	4b3b      	ldr	r3, [pc, #236]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a3a      	ldr	r2, [pc, #232]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f54:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006f58:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8006f5a:	4b38      	ldr	r3, [pc, #224]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d105      	bne.n	8006f72 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006f66:	4b35      	ldr	r3, [pc, #212]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	4a34      	ldr	r2, [pc, #208]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f6c:	f023 0303 	bic.w	r3, r3, #3
 8006f70:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006f72:	4b32      	ldr	r3, [pc, #200]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	4a31      	ldr	r2, [pc, #196]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f78:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006f7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f80:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f82:	f7fc f9fd 	bl	8003380 <HAL_GetTick>
 8006f86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f88:	e008      	b.n	8006f9c <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f8a:	f7fc f9f9 	bl	8003380 <HAL_GetTick>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	1ad3      	subs	r3, r2, r3
 8006f94:	2b02      	cmp	r3, #2
 8006f96:	d901      	bls.n	8006f9c <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8006f98:	2303      	movs	r3, #3
 8006f9a:	e04a      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f9c:	4b27      	ldr	r3, [pc, #156]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d1f0      	bne.n	8006f8a <HAL_RCC_OscConfig+0x6a6>
 8006fa8:	e042      	b.n	8007030 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d101      	bne.n	8006fb6 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e03d      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8006fb6:	4b21      	ldr	r3, [pc, #132]	; (800703c <HAL_RCC_OscConfig+0x758>)
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	f003 0203 	and.w	r2, r3, #3
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d130      	bne.n	800702c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d127      	bne.n	800702c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fe6:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d11f      	bne.n	800702c <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006ff6:	2a07      	cmp	r2, #7
 8006ff8:	bf14      	ite	ne
 8006ffa:	2201      	movne	r2, #1
 8006ffc:	2200      	moveq	r2, #0
 8006ffe:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007000:	4293      	cmp	r3, r2
 8007002:	d113      	bne.n	800702c <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800700e:	085b      	lsrs	r3, r3, #1
 8007010:	3b01      	subs	r3, #1
 8007012:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007014:	429a      	cmp	r2, r3
 8007016:	d109      	bne.n	800702c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007022:	085b      	lsrs	r3, r3, #1
 8007024:	3b01      	subs	r3, #1
 8007026:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007028:	429a      	cmp	r2, r3
 800702a:	d001      	beq.n	8007030 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 800702c:	2301      	movs	r3, #1
 800702e:	e000      	b.n	8007032 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8007030:	2300      	movs	r3, #0
}
 8007032:	4618      	mov	r0, r3
 8007034:	3720      	adds	r7, #32
 8007036:	46bd      	mov	sp, r7
 8007038:	bd80      	pop	{r7, pc}
 800703a:	bf00      	nop
 800703c:	40021000 	.word	0x40021000
 8007040:	f99d808c 	.word	0xf99d808c

08007044 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b084      	sub	sp, #16
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d101      	bne.n	8007058 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007054:	2301      	movs	r3, #1
 8007056:	e0c8      	b.n	80071ea <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007058:	4b66      	ldr	r3, [pc, #408]	; (80071f4 <HAL_RCC_ClockConfig+0x1b0>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f003 0307 	and.w	r3, r3, #7
 8007060:	683a      	ldr	r2, [r7, #0]
 8007062:	429a      	cmp	r2, r3
 8007064:	d910      	bls.n	8007088 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007066:	4b63      	ldr	r3, [pc, #396]	; (80071f4 <HAL_RCC_ClockConfig+0x1b0>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f023 0207 	bic.w	r2, r3, #7
 800706e:	4961      	ldr	r1, [pc, #388]	; (80071f4 <HAL_RCC_ClockConfig+0x1b0>)
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	4313      	orrs	r3, r2
 8007074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007076:	4b5f      	ldr	r3, [pc, #380]	; (80071f4 <HAL_RCC_ClockConfig+0x1b0>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f003 0307 	and.w	r3, r3, #7
 800707e:	683a      	ldr	r2, [r7, #0]
 8007080:	429a      	cmp	r2, r3
 8007082:	d001      	beq.n	8007088 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	e0b0      	b.n	80071ea <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 0301 	and.w	r3, r3, #1
 8007090:	2b00      	cmp	r3, #0
 8007092:	d04c      	beq.n	800712e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	2b03      	cmp	r3, #3
 800709a:	d107      	bne.n	80070ac <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800709c:	4b56      	ldr	r3, [pc, #344]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d121      	bne.n	80070ec <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e09e      	b.n	80071ea <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	2b02      	cmp	r3, #2
 80070b2:	d107      	bne.n	80070c4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80070b4:	4b50      	ldr	r3, [pc, #320]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d115      	bne.n	80070ec <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e092      	b.n	80071ea <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d107      	bne.n	80070dc <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80070cc:	4b4a      	ldr	r3, [pc, #296]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 0302 	and.w	r3, r3, #2
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d109      	bne.n	80070ec <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80070d8:	2301      	movs	r3, #1
 80070da:	e086      	b.n	80071ea <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80070dc:	4b46      	ldr	r3, [pc, #280]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d101      	bne.n	80070ec <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	e07e      	b.n	80071ea <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80070ec:	4b42      	ldr	r3, [pc, #264]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	f023 0203 	bic.w	r2, r3, #3
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	493f      	ldr	r1, [pc, #252]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 80070fa:	4313      	orrs	r3, r2
 80070fc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070fe:	f7fc f93f 	bl	8003380 <HAL_GetTick>
 8007102:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007104:	e00a      	b.n	800711c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007106:	f7fc f93b 	bl	8003380 <HAL_GetTick>
 800710a:	4602      	mov	r2, r0
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	1ad3      	subs	r3, r2, r3
 8007110:	f241 3288 	movw	r2, #5000	; 0x1388
 8007114:	4293      	cmp	r3, r2
 8007116:	d901      	bls.n	800711c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8007118:	2303      	movs	r3, #3
 800711a:	e066      	b.n	80071ea <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800711c:	4b36      	ldr	r3, [pc, #216]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f003 020c 	and.w	r2, r3, #12
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	429a      	cmp	r2, r3
 800712c:	d1eb      	bne.n	8007106 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 0302 	and.w	r3, r3, #2
 8007136:	2b00      	cmp	r3, #0
 8007138:	d008      	beq.n	800714c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800713a:	4b2f      	ldr	r3, [pc, #188]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	492c      	ldr	r1, [pc, #176]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 8007148:	4313      	orrs	r3, r2
 800714a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800714c:	4b29      	ldr	r3, [pc, #164]	; (80071f4 <HAL_RCC_ClockConfig+0x1b0>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 0307 	and.w	r3, r3, #7
 8007154:	683a      	ldr	r2, [r7, #0]
 8007156:	429a      	cmp	r2, r3
 8007158:	d210      	bcs.n	800717c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800715a:	4b26      	ldr	r3, [pc, #152]	; (80071f4 <HAL_RCC_ClockConfig+0x1b0>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f023 0207 	bic.w	r2, r3, #7
 8007162:	4924      	ldr	r1, [pc, #144]	; (80071f4 <HAL_RCC_ClockConfig+0x1b0>)
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	4313      	orrs	r3, r2
 8007168:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800716a:	4b22      	ldr	r3, [pc, #136]	; (80071f4 <HAL_RCC_ClockConfig+0x1b0>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f003 0307 	and.w	r3, r3, #7
 8007172:	683a      	ldr	r2, [r7, #0]
 8007174:	429a      	cmp	r2, r3
 8007176:	d001      	beq.n	800717c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	e036      	b.n	80071ea <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f003 0304 	and.w	r3, r3, #4
 8007184:	2b00      	cmp	r3, #0
 8007186:	d008      	beq.n	800719a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007188:	4b1b      	ldr	r3, [pc, #108]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	4918      	ldr	r1, [pc, #96]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 8007196:	4313      	orrs	r3, r2
 8007198:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f003 0308 	and.w	r3, r3, #8
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d009      	beq.n	80071ba <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80071a6:	4b14      	ldr	r3, [pc, #80]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	00db      	lsls	r3, r3, #3
 80071b4:	4910      	ldr	r1, [pc, #64]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 80071b6:	4313      	orrs	r3, r2
 80071b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80071ba:	f000 f825 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 80071be:	4601      	mov	r1, r0
 80071c0:	4b0d      	ldr	r3, [pc, #52]	; (80071f8 <HAL_RCC_ClockConfig+0x1b4>)
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	091b      	lsrs	r3, r3, #4
 80071c6:	f003 030f 	and.w	r3, r3, #15
 80071ca:	4a0c      	ldr	r2, [pc, #48]	; (80071fc <HAL_RCC_ClockConfig+0x1b8>)
 80071cc:	5cd3      	ldrb	r3, [r2, r3]
 80071ce:	f003 031f 	and.w	r3, r3, #31
 80071d2:	fa21 f303 	lsr.w	r3, r1, r3
 80071d6:	4a0a      	ldr	r2, [pc, #40]	; (8007200 <HAL_RCC_ClockConfig+0x1bc>)
 80071d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80071da:	4b0a      	ldr	r3, [pc, #40]	; (8007204 <HAL_RCC_ClockConfig+0x1c0>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4618      	mov	r0, r3
 80071e0:	f7fc f882 	bl	80032e8 <HAL_InitTick>
 80071e4:	4603      	mov	r3, r0
 80071e6:	72fb      	strb	r3, [r7, #11]

  return status;
 80071e8:	7afb      	ldrb	r3, [r7, #11]
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3710      	adds	r7, #16
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	40022000 	.word	0x40022000
 80071f8:	40021000 	.word	0x40021000
 80071fc:	0800cc04 	.word	0x0800cc04
 8007200:	20000010 	.word	0x20000010
 8007204:	20000028 	.word	0x20000028

08007208 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007208:	b480      	push	{r7}
 800720a:	b089      	sub	sp, #36	; 0x24
 800720c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800720e:	2300      	movs	r3, #0
 8007210:	61fb      	str	r3, [r7, #28]
 8007212:	2300      	movs	r3, #0
 8007214:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007216:	4b3d      	ldr	r3, [pc, #244]	; (800730c <HAL_RCC_GetSysClockFreq+0x104>)
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	f003 030c 	and.w	r3, r3, #12
 800721e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007220:	4b3a      	ldr	r3, [pc, #232]	; (800730c <HAL_RCC_GetSysClockFreq+0x104>)
 8007222:	68db      	ldr	r3, [r3, #12]
 8007224:	f003 0303 	and.w	r3, r3, #3
 8007228:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d005      	beq.n	800723c <HAL_RCC_GetSysClockFreq+0x34>
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	2b0c      	cmp	r3, #12
 8007234:	d121      	bne.n	800727a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2b01      	cmp	r3, #1
 800723a:	d11e      	bne.n	800727a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800723c:	4b33      	ldr	r3, [pc, #204]	; (800730c <HAL_RCC_GetSysClockFreq+0x104>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f003 0308 	and.w	r3, r3, #8
 8007244:	2b00      	cmp	r3, #0
 8007246:	d107      	bne.n	8007258 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007248:	4b30      	ldr	r3, [pc, #192]	; (800730c <HAL_RCC_GetSysClockFreq+0x104>)
 800724a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800724e:	0a1b      	lsrs	r3, r3, #8
 8007250:	f003 030f 	and.w	r3, r3, #15
 8007254:	61fb      	str	r3, [r7, #28]
 8007256:	e005      	b.n	8007264 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007258:	4b2c      	ldr	r3, [pc, #176]	; (800730c <HAL_RCC_GetSysClockFreq+0x104>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	091b      	lsrs	r3, r3, #4
 800725e:	f003 030f 	and.w	r3, r3, #15
 8007262:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007264:	4a2a      	ldr	r2, [pc, #168]	; (8007310 <HAL_RCC_GetSysClockFreq+0x108>)
 8007266:	69fb      	ldr	r3, [r7, #28]
 8007268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800726c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d10d      	bne.n	8007290 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007274:	69fb      	ldr	r3, [r7, #28]
 8007276:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007278:	e00a      	b.n	8007290 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	2b04      	cmp	r3, #4
 800727e:	d102      	bne.n	8007286 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007280:	4b24      	ldr	r3, [pc, #144]	; (8007314 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007282:	61bb      	str	r3, [r7, #24]
 8007284:	e004      	b.n	8007290 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	2b08      	cmp	r3, #8
 800728a:	d101      	bne.n	8007290 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800728c:	4b22      	ldr	r3, [pc, #136]	; (8007318 <HAL_RCC_GetSysClockFreq+0x110>)
 800728e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	2b0c      	cmp	r3, #12
 8007294:	d133      	bne.n	80072fe <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007296:	4b1d      	ldr	r3, [pc, #116]	; (800730c <HAL_RCC_GetSysClockFreq+0x104>)
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	f003 0303 	and.w	r3, r3, #3
 800729e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	2b02      	cmp	r3, #2
 80072a4:	d002      	beq.n	80072ac <HAL_RCC_GetSysClockFreq+0xa4>
 80072a6:	2b03      	cmp	r3, #3
 80072a8:	d003      	beq.n	80072b2 <HAL_RCC_GetSysClockFreq+0xaa>
 80072aa:	e005      	b.n	80072b8 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80072ac:	4b19      	ldr	r3, [pc, #100]	; (8007314 <HAL_RCC_GetSysClockFreq+0x10c>)
 80072ae:	617b      	str	r3, [r7, #20]
      break;
 80072b0:	e005      	b.n	80072be <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80072b2:	4b19      	ldr	r3, [pc, #100]	; (8007318 <HAL_RCC_GetSysClockFreq+0x110>)
 80072b4:	617b      	str	r3, [r7, #20]
      break;
 80072b6:	e002      	b.n	80072be <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80072b8:	69fb      	ldr	r3, [r7, #28]
 80072ba:	617b      	str	r3, [r7, #20]
      break;
 80072bc:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80072be:	4b13      	ldr	r3, [pc, #76]	; (800730c <HAL_RCC_GetSysClockFreq+0x104>)
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	091b      	lsrs	r3, r3, #4
 80072c4:	f003 0307 	and.w	r3, r3, #7
 80072c8:	3301      	adds	r3, #1
 80072ca:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80072cc:	4b0f      	ldr	r3, [pc, #60]	; (800730c <HAL_RCC_GetSysClockFreq+0x104>)
 80072ce:	68db      	ldr	r3, [r3, #12]
 80072d0:	0a1b      	lsrs	r3, r3, #8
 80072d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072d6:	697a      	ldr	r2, [r7, #20]
 80072d8:	fb02 f203 	mul.w	r2, r2, r3
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	fbb2 f3f3 	udiv	r3, r2, r3
 80072e2:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80072e4:	4b09      	ldr	r3, [pc, #36]	; (800730c <HAL_RCC_GetSysClockFreq+0x104>)
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	0e5b      	lsrs	r3, r3, #25
 80072ea:	f003 0303 	and.w	r3, r3, #3
 80072ee:	3301      	adds	r3, #1
 80072f0:	005b      	lsls	r3, r3, #1
 80072f2:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80072f4:	697a      	ldr	r2, [r7, #20]
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80072fc:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80072fe:	69bb      	ldr	r3, [r7, #24]
}
 8007300:	4618      	mov	r0, r3
 8007302:	3724      	adds	r7, #36	; 0x24
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr
 800730c:	40021000 	.word	0x40021000
 8007310:	0800cc1c 	.word	0x0800cc1c
 8007314:	00f42400 	.word	0x00f42400
 8007318:	007a1200 	.word	0x007a1200

0800731c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800731c:	b480      	push	{r7}
 800731e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007320:	4b03      	ldr	r3, [pc, #12]	; (8007330 <HAL_RCC_GetHCLKFreq+0x14>)
 8007322:	681b      	ldr	r3, [r3, #0]
}
 8007324:	4618      	mov	r0, r3
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr
 800732e:	bf00      	nop
 8007330:	20000010 	.word	0x20000010

08007334 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007338:	f7ff fff0 	bl	800731c <HAL_RCC_GetHCLKFreq>
 800733c:	4601      	mov	r1, r0
 800733e:	4b06      	ldr	r3, [pc, #24]	; (8007358 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007340:	689b      	ldr	r3, [r3, #8]
 8007342:	0a1b      	lsrs	r3, r3, #8
 8007344:	f003 0307 	and.w	r3, r3, #7
 8007348:	4a04      	ldr	r2, [pc, #16]	; (800735c <HAL_RCC_GetPCLK1Freq+0x28>)
 800734a:	5cd3      	ldrb	r3, [r2, r3]
 800734c:	f003 031f 	and.w	r3, r3, #31
 8007350:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007354:	4618      	mov	r0, r3
 8007356:	bd80      	pop	{r7, pc}
 8007358:	40021000 	.word	0x40021000
 800735c:	0800cc14 	.word	0x0800cc14

08007360 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007364:	f7ff ffda 	bl	800731c <HAL_RCC_GetHCLKFreq>
 8007368:	4601      	mov	r1, r0
 800736a:	4b06      	ldr	r3, [pc, #24]	; (8007384 <HAL_RCC_GetPCLK2Freq+0x24>)
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	0adb      	lsrs	r3, r3, #11
 8007370:	f003 0307 	and.w	r3, r3, #7
 8007374:	4a04      	ldr	r2, [pc, #16]	; (8007388 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007376:	5cd3      	ldrb	r3, [r2, r3]
 8007378:	f003 031f 	and.w	r3, r3, #31
 800737c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007380:	4618      	mov	r0, r3
 8007382:	bd80      	pop	{r7, pc}
 8007384:	40021000 	.word	0x40021000
 8007388:	0800cc14 	.word	0x0800cc14

0800738c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b086      	sub	sp, #24
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007394:	2300      	movs	r3, #0
 8007396:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007398:	4b2a      	ldr	r3, [pc, #168]	; (8007444 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800739a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800739c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d003      	beq.n	80073ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80073a4:	f7ff f962 	bl	800666c <HAL_PWREx_GetVoltageRange>
 80073a8:	6178      	str	r0, [r7, #20]
 80073aa:	e014      	b.n	80073d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80073ac:	4b25      	ldr	r3, [pc, #148]	; (8007444 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073b0:	4a24      	ldr	r2, [pc, #144]	; (8007444 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073b6:	6593      	str	r3, [r2, #88]	; 0x58
 80073b8:	4b22      	ldr	r3, [pc, #136]	; (8007444 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073c0:	60fb      	str	r3, [r7, #12]
 80073c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80073c4:	f7ff f952 	bl	800666c <HAL_PWREx_GetVoltageRange>
 80073c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80073ca:	4b1e      	ldr	r3, [pc, #120]	; (8007444 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073ce:	4a1d      	ldr	r2, [pc, #116]	; (8007444 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073d4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073dc:	d10b      	bne.n	80073f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2b80      	cmp	r3, #128	; 0x80
 80073e2:	d919      	bls.n	8007418 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2ba0      	cmp	r3, #160	; 0xa0
 80073e8:	d902      	bls.n	80073f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80073ea:	2302      	movs	r3, #2
 80073ec:	613b      	str	r3, [r7, #16]
 80073ee:	e013      	b.n	8007418 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80073f0:	2301      	movs	r3, #1
 80073f2:	613b      	str	r3, [r7, #16]
 80073f4:	e010      	b.n	8007418 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2b80      	cmp	r3, #128	; 0x80
 80073fa:	d902      	bls.n	8007402 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80073fc:	2303      	movs	r3, #3
 80073fe:	613b      	str	r3, [r7, #16]
 8007400:	e00a      	b.n	8007418 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2b80      	cmp	r3, #128	; 0x80
 8007406:	d102      	bne.n	800740e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007408:	2302      	movs	r3, #2
 800740a:	613b      	str	r3, [r7, #16]
 800740c:	e004      	b.n	8007418 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2b70      	cmp	r3, #112	; 0x70
 8007412:	d101      	bne.n	8007418 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007414:	2301      	movs	r3, #1
 8007416:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007418:	4b0b      	ldr	r3, [pc, #44]	; (8007448 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f023 0207 	bic.w	r2, r3, #7
 8007420:	4909      	ldr	r1, [pc, #36]	; (8007448 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	4313      	orrs	r3, r2
 8007426:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007428:	4b07      	ldr	r3, [pc, #28]	; (8007448 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f003 0307 	and.w	r3, r3, #7
 8007430:	693a      	ldr	r2, [r7, #16]
 8007432:	429a      	cmp	r2, r3
 8007434:	d001      	beq.n	800743a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	e000      	b.n	800743c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	3718      	adds	r7, #24
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}
 8007444:	40021000 	.word	0x40021000
 8007448:	40022000 	.word	0x40022000

0800744c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b086      	sub	sp, #24
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007454:	2300      	movs	r3, #0
 8007456:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007458:	2300      	movs	r3, #0
 800745a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007464:	2b00      	cmp	r3, #0
 8007466:	d03f      	beq.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800746c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007470:	d01c      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x60>
 8007472:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007476:	d802      	bhi.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00e      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800747c:	e01f      	b.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x72>
 800747e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007482:	d003      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8007484:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007488:	d01c      	beq.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800748a:	e018      	b.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800748c:	4b85      	ldr	r3, [pc, #532]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	4a84      	ldr	r2, [pc, #528]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007492:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007496:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007498:	e015      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	3304      	adds	r3, #4
 800749e:	2100      	movs	r1, #0
 80074a0:	4618      	mov	r0, r3
 80074a2:	f000 ff41 	bl	8008328 <RCCEx_PLLSAI1_Config>
 80074a6:	4603      	mov	r3, r0
 80074a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80074aa:	e00c      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	3320      	adds	r3, #32
 80074b0:	2100      	movs	r1, #0
 80074b2:	4618      	mov	r0, r3
 80074b4:	f001 f828 	bl	8008508 <RCCEx_PLLSAI2_Config>
 80074b8:	4603      	mov	r3, r0
 80074ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80074bc:	e003      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	74fb      	strb	r3, [r7, #19]
      break;
 80074c2:	e000      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80074c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80074c6:	7cfb      	ldrb	r3, [r7, #19]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d10b      	bne.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80074cc:	4b75      	ldr	r3, [pc, #468]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074d2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80074da:	4972      	ldr	r1, [pc, #456]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80074dc:	4313      	orrs	r3, r2
 80074de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80074e2:	e001      	b.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074e4:	7cfb      	ldrb	r3, [r7, #19]
 80074e6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d03f      	beq.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80074f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80074fc:	d01c      	beq.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80074fe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007502:	d802      	bhi.n	800750a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8007504:	2b00      	cmp	r3, #0
 8007506:	d00e      	beq.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8007508:	e01f      	b.n	800754a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800750a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800750e:	d003      	beq.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8007510:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007514:	d01c      	beq.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8007516:	e018      	b.n	800754a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007518:	4b62      	ldr	r3, [pc, #392]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	4a61      	ldr	r2, [pc, #388]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800751e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007522:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007524:	e015      	b.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	3304      	adds	r3, #4
 800752a:	2100      	movs	r1, #0
 800752c:	4618      	mov	r0, r3
 800752e:	f000 fefb 	bl	8008328 <RCCEx_PLLSAI1_Config>
 8007532:	4603      	mov	r3, r0
 8007534:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007536:	e00c      	b.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	3320      	adds	r3, #32
 800753c:	2100      	movs	r1, #0
 800753e:	4618      	mov	r0, r3
 8007540:	f000 ffe2 	bl	8008508 <RCCEx_PLLSAI2_Config>
 8007544:	4603      	mov	r3, r0
 8007546:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007548:	e003      	b.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800754a:	2301      	movs	r3, #1
 800754c:	74fb      	strb	r3, [r7, #19]
      break;
 800754e:	e000      	b.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007550:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007552:	7cfb      	ldrb	r3, [r7, #19]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d10b      	bne.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007558:	4b52      	ldr	r3, [pc, #328]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800755a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800755e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007566:	494f      	ldr	r1, [pc, #316]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007568:	4313      	orrs	r3, r2
 800756a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800756e:	e001      	b.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007570:	7cfb      	ldrb	r3, [r7, #19]
 8007572:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800757c:	2b00      	cmp	r3, #0
 800757e:	f000 80a0 	beq.w	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007582:	2300      	movs	r3, #0
 8007584:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007586:	4b47      	ldr	r3, [pc, #284]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800758a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800758e:	2b00      	cmp	r3, #0
 8007590:	d101      	bne.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8007592:	2301      	movs	r3, #1
 8007594:	e000      	b.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007596:	2300      	movs	r3, #0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d00d      	beq.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800759c:	4b41      	ldr	r3, [pc, #260]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800759e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075a0:	4a40      	ldr	r2, [pc, #256]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80075a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075a6:	6593      	str	r3, [r2, #88]	; 0x58
 80075a8:	4b3e      	ldr	r3, [pc, #248]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80075aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075b0:	60bb      	str	r3, [r7, #8]
 80075b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075b4:	2301      	movs	r3, #1
 80075b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075b8:	4b3b      	ldr	r3, [pc, #236]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a3a      	ldr	r2, [pc, #232]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80075be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80075c4:	f7fb fedc 	bl	8003380 <HAL_GetTick>
 80075c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80075ca:	e009      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075cc:	f7fb fed8 	bl	8003380 <HAL_GetTick>
 80075d0:	4602      	mov	r2, r0
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	1ad3      	subs	r3, r2, r3
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d902      	bls.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80075da:	2303      	movs	r3, #3
 80075dc:	74fb      	strb	r3, [r7, #19]
        break;
 80075de:	e005      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80075e0:	4b31      	ldr	r3, [pc, #196]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d0ef      	beq.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80075ec:	7cfb      	ldrb	r3, [r7, #19]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d15c      	bne.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80075f2:	4b2c      	ldr	r3, [pc, #176]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80075f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d01f      	beq.n	8007644 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800760a:	697a      	ldr	r2, [r7, #20]
 800760c:	429a      	cmp	r2, r3
 800760e:	d019      	beq.n	8007644 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007610:	4b24      	ldr	r3, [pc, #144]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007616:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800761a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800761c:	4b21      	ldr	r3, [pc, #132]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800761e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007622:	4a20      	ldr	r2, [pc, #128]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007624:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007628:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800762c:	4b1d      	ldr	r3, [pc, #116]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800762e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007632:	4a1c      	ldr	r2, [pc, #112]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007634:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007638:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800763c:	4a19      	ldr	r2, [pc, #100]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	f003 0301 	and.w	r3, r3, #1
 800764a:	2b00      	cmp	r3, #0
 800764c:	d016      	beq.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800764e:	f7fb fe97 	bl	8003380 <HAL_GetTick>
 8007652:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007654:	e00b      	b.n	800766e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007656:	f7fb fe93 	bl	8003380 <HAL_GetTick>
 800765a:	4602      	mov	r2, r0
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	1ad3      	subs	r3, r2, r3
 8007660:	f241 3288 	movw	r2, #5000	; 0x1388
 8007664:	4293      	cmp	r3, r2
 8007666:	d902      	bls.n	800766e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8007668:	2303      	movs	r3, #3
 800766a:	74fb      	strb	r3, [r7, #19]
            break;
 800766c:	e006      	b.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800766e:	4b0d      	ldr	r3, [pc, #52]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007670:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007674:	f003 0302 	and.w	r3, r3, #2
 8007678:	2b00      	cmp	r3, #0
 800767a:	d0ec      	beq.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800767c:	7cfb      	ldrb	r3, [r7, #19]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d10c      	bne.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007682:	4b08      	ldr	r3, [pc, #32]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007688:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007692:	4904      	ldr	r1, [pc, #16]	; (80076a4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007694:	4313      	orrs	r3, r2
 8007696:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800769a:	e009      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800769c:	7cfb      	ldrb	r3, [r7, #19]
 800769e:	74bb      	strb	r3, [r7, #18]
 80076a0:	e006      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80076a2:	bf00      	nop
 80076a4:	40021000 	.word	0x40021000
 80076a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076ac:	7cfb      	ldrb	r3, [r7, #19]
 80076ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80076b0:	7c7b      	ldrb	r3, [r7, #17]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d105      	bne.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076b6:	4b9e      	ldr	r3, [pc, #632]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076ba:	4a9d      	ldr	r2, [pc, #628]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076c0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f003 0301 	and.w	r3, r3, #1
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00a      	beq.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80076ce:	4b98      	ldr	r3, [pc, #608]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076d4:	f023 0203 	bic.w	r2, r3, #3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076dc:	4994      	ldr	r1, [pc, #592]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076de:	4313      	orrs	r3, r2
 80076e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f003 0302 	and.w	r3, r3, #2
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00a      	beq.n	8007706 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80076f0:	4b8f      	ldr	r3, [pc, #572]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80076f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076f6:	f023 020c 	bic.w	r2, r3, #12
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076fe:	498c      	ldr	r1, [pc, #560]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007700:	4313      	orrs	r3, r2
 8007702:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f003 0304 	and.w	r3, r3, #4
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00a      	beq.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007712:	4b87      	ldr	r3, [pc, #540]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007714:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007718:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007720:	4983      	ldr	r1, [pc, #524]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007722:	4313      	orrs	r3, r2
 8007724:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 0308 	and.w	r3, r3, #8
 8007730:	2b00      	cmp	r3, #0
 8007732:	d00a      	beq.n	800774a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007734:	4b7e      	ldr	r3, [pc, #504]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007736:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800773a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007742:	497b      	ldr	r1, [pc, #492]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007744:	4313      	orrs	r3, r2
 8007746:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f003 0310 	and.w	r3, r3, #16
 8007752:	2b00      	cmp	r3, #0
 8007754:	d00a      	beq.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007756:	4b76      	ldr	r3, [pc, #472]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007758:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800775c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007764:	4972      	ldr	r1, [pc, #456]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007766:	4313      	orrs	r3, r2
 8007768:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f003 0320 	and.w	r3, r3, #32
 8007774:	2b00      	cmp	r3, #0
 8007776:	d00a      	beq.n	800778e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007778:	4b6d      	ldr	r3, [pc, #436]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800777a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800777e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007786:	496a      	ldr	r1, [pc, #424]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007788:	4313      	orrs	r3, r2
 800778a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007796:	2b00      	cmp	r3, #0
 8007798:	d00a      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800779a:	4b65      	ldr	r3, [pc, #404]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800779c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077a0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077a8:	4961      	ldr	r1, [pc, #388]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077aa:	4313      	orrs	r3, r2
 80077ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d00a      	beq.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80077bc:	4b5c      	ldr	r3, [pc, #368]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077c2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077ca:	4959      	ldr	r1, [pc, #356]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077cc:	4313      	orrs	r3, r2
 80077ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d00a      	beq.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80077de:	4b54      	ldr	r3, [pc, #336]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077e4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077ec:	4950      	ldr	r1, [pc, #320]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80077ee:	4313      	orrs	r3, r2
 80077f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d00a      	beq.n	8007816 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007800:	4b4b      	ldr	r3, [pc, #300]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007802:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007806:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800780e:	4948      	ldr	r1, [pc, #288]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007810:	4313      	orrs	r3, r2
 8007812:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800781e:	2b00      	cmp	r3, #0
 8007820:	d00a      	beq.n	8007838 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007822:	4b43      	ldr	r3, [pc, #268]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007824:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007828:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007830:	493f      	ldr	r1, [pc, #252]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007832:	4313      	orrs	r3, r2
 8007834:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007840:	2b00      	cmp	r3, #0
 8007842:	d028      	beq.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007844:	4b3a      	ldr	r3, [pc, #232]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800784a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007852:	4937      	ldr	r1, [pc, #220]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007854:	4313      	orrs	r3, r2
 8007856:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800785e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007862:	d106      	bne.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007864:	4b32      	ldr	r3, [pc, #200]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	4a31      	ldr	r2, [pc, #196]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800786a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800786e:	60d3      	str	r3, [r2, #12]
 8007870:	e011      	b.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007876:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800787a:	d10c      	bne.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	3304      	adds	r3, #4
 8007880:	2101      	movs	r1, #1
 8007882:	4618      	mov	r0, r3
 8007884:	f000 fd50 	bl	8008328 <RCCEx_PLLSAI1_Config>
 8007888:	4603      	mov	r3, r0
 800788a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800788c:	7cfb      	ldrb	r3, [r7, #19]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d001      	beq.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8007892:	7cfb      	ldrb	r3, [r7, #19]
 8007894:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d028      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80078a2:	4b23      	ldr	r3, [pc, #140]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80078a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078a8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078b0:	491f      	ldr	r1, [pc, #124]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80078b2:	4313      	orrs	r3, r2
 80078b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80078c0:	d106      	bne.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80078c2:	4b1b      	ldr	r3, [pc, #108]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80078c4:	68db      	ldr	r3, [r3, #12]
 80078c6:	4a1a      	ldr	r2, [pc, #104]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80078c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80078cc:	60d3      	str	r3, [r2, #12]
 80078ce:	e011      	b.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80078d8:	d10c      	bne.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	3304      	adds	r3, #4
 80078de:	2101      	movs	r1, #1
 80078e0:	4618      	mov	r0, r3
 80078e2:	f000 fd21 	bl	8008328 <RCCEx_PLLSAI1_Config>
 80078e6:	4603      	mov	r3, r0
 80078e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80078ea:	7cfb      	ldrb	r3, [r7, #19]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d001      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80078f0:	7cfb      	ldrb	r3, [r7, #19]
 80078f2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d02b      	beq.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007900:	4b0b      	ldr	r3, [pc, #44]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007906:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800790e:	4908      	ldr	r1, [pc, #32]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007910:	4313      	orrs	r3, r2
 8007912:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800791a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800791e:	d109      	bne.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007920:	4b03      	ldr	r3, [pc, #12]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	4a02      	ldr	r2, [pc, #8]	; (8007930 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007926:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800792a:	60d3      	str	r3, [r2, #12]
 800792c:	e014      	b.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800792e:	bf00      	nop
 8007930:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007938:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800793c:	d10c      	bne.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	3304      	adds	r3, #4
 8007942:	2101      	movs	r1, #1
 8007944:	4618      	mov	r0, r3
 8007946:	f000 fcef 	bl	8008328 <RCCEx_PLLSAI1_Config>
 800794a:	4603      	mov	r3, r0
 800794c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800794e:	7cfb      	ldrb	r3, [r7, #19]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d001      	beq.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8007954:	7cfb      	ldrb	r3, [r7, #19]
 8007956:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007960:	2b00      	cmp	r3, #0
 8007962:	d02f      	beq.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007964:	4b2b      	ldr	r3, [pc, #172]	; (8007a14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800796a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007972:	4928      	ldr	r1, [pc, #160]	; (8007a14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007974:	4313      	orrs	r3, r2
 8007976:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800797e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007982:	d10d      	bne.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	3304      	adds	r3, #4
 8007988:	2102      	movs	r1, #2
 800798a:	4618      	mov	r0, r3
 800798c:	f000 fccc 	bl	8008328 <RCCEx_PLLSAI1_Config>
 8007990:	4603      	mov	r3, r0
 8007992:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007994:	7cfb      	ldrb	r3, [r7, #19]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d014      	beq.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800799a:	7cfb      	ldrb	r3, [r7, #19]
 800799c:	74bb      	strb	r3, [r7, #18]
 800799e:	e011      	b.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80079a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80079a8:	d10c      	bne.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	3320      	adds	r3, #32
 80079ae:	2102      	movs	r1, #2
 80079b0:	4618      	mov	r0, r3
 80079b2:	f000 fda9 	bl	8008508 <RCCEx_PLLSAI2_Config>
 80079b6:	4603      	mov	r3, r0
 80079b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80079ba:	7cfb      	ldrb	r3, [r7, #19]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d001      	beq.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80079c0:	7cfb      	ldrb	r3, [r7, #19]
 80079c2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d00a      	beq.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80079d0:	4b10      	ldr	r3, [pc, #64]	; (8007a14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80079d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079d6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80079de:	490d      	ldr	r1, [pc, #52]	; (8007a14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80079e0:	4313      	orrs	r3, r2
 80079e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d00b      	beq.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80079f2:	4b08      	ldr	r3, [pc, #32]	; (8007a14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80079f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a02:	4904      	ldr	r1, [pc, #16]	; (8007a14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007a04:	4313      	orrs	r3, r2
 8007a06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007a0a:	7cbb      	ldrb	r3, [r7, #18]
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3718      	adds	r7, #24
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}
 8007a14:	40021000 	.word	0x40021000

08007a18 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b088      	sub	sp, #32
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8007a20:	2300      	movs	r3, #0
 8007a22:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a2a:	d137      	bne.n	8007a9c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007a2c:	4bb8      	ldr	r3, [pc, #736]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a36:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a3e:	d014      	beq.n	8007a6a <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8007a40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a44:	d01e      	beq.n	8007a84 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 8007a46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a4a:	d001      	beq.n	8007a50 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8007a4c:	f000 bc53 	b.w	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007a50:	4baf      	ldr	r3, [pc, #700]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a56:	f003 0302 	and.w	r3, r3, #2
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	f040 8446 	bne.w	80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 8007a60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a64:	61fb      	str	r3, [r7, #28]
      break;
 8007a66:	f000 bc41 	b.w	80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007a6a:	4ba9      	ldr	r3, [pc, #676]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007a6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a70:	f003 0302 	and.w	r3, r3, #2
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	f040 843b 	bne.w	80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          frequency = LSI_VALUE;
 8007a7a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007a7e:	61fb      	str	r3, [r7, #28]
      break;
 8007a80:	f000 bc36 	b.w	80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007a84:	4ba2      	ldr	r3, [pc, #648]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a8c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a90:	f040 8430 	bne.w	80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 8007a94:	4b9f      	ldr	r3, [pc, #636]	; (8007d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8007a96:	61fb      	str	r3, [r7, #28]
      break;
 8007a98:	f000 bc2c 	b.w	80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007a9c:	4b9c      	ldr	r3, [pc, #624]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	f003 0303 	and.w	r3, r3, #3
 8007aa4:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	d023      	beq.n	8007af4 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8007aac:	2b03      	cmp	r3, #3
 8007aae:	d02e      	beq.n	8007b0e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d139      	bne.n	8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007ab4:	4b96      	ldr	r3, [pc, #600]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f003 0302 	and.w	r3, r3, #2
 8007abc:	2b02      	cmp	r3, #2
 8007abe:	d116      	bne.n	8007aee <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007ac0:	4b93      	ldr	r3, [pc, #588]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f003 0308 	and.w	r3, r3, #8
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d005      	beq.n	8007ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8007acc:	4b90      	ldr	r3, [pc, #576]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	091b      	lsrs	r3, r3, #4
 8007ad2:	f003 030f 	and.w	r3, r3, #15
 8007ad6:	e005      	b.n	8007ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8007ad8:	4b8d      	ldr	r3, [pc, #564]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007ade:	0a1b      	lsrs	r3, r3, #8
 8007ae0:	f003 030f 	and.w	r3, r3, #15
 8007ae4:	4a8c      	ldr	r2, [pc, #560]	; (8007d18 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8007ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007aea:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8007aec:	e01f      	b.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8007aee:	2300      	movs	r3, #0
 8007af0:	61bb      	str	r3, [r7, #24]
      break;
 8007af2:	e01c      	b.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007af4:	4b86      	ldr	r3, [pc, #536]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007afc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b00:	d102      	bne.n	8007b08 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 8007b02:	4b86      	ldr	r3, [pc, #536]	; (8007d1c <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8007b04:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8007b06:	e012      	b.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	61bb      	str	r3, [r7, #24]
      break;
 8007b0c:	e00f      	b.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007b0e:	4b80      	ldr	r3, [pc, #512]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b16:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007b1a:	d102      	bne.n	8007b22 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8007b1c:	4b80      	ldr	r3, [pc, #512]	; (8007d20 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8007b1e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8007b20:	e005      	b.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8007b22:	2300      	movs	r3, #0
 8007b24:	61bb      	str	r3, [r7, #24]
      break;
 8007b26:	e002      	b.n	8007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	61bb      	str	r3, [r7, #24]
      break;
 8007b2c:	bf00      	nop
    }

    switch(PeriphClk)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b34:	f000 8337 	beq.w	80081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8007b38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b3c:	d825      	bhi.n	8007b8a <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 8007b3e:	2b10      	cmp	r3, #16
 8007b40:	f000 81df 	beq.w	8007f02 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8007b44:	2b10      	cmp	r3, #16
 8007b46:	d80f      	bhi.n	8007b68 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8007b48:	2b02      	cmp	r3, #2
 8007b4a:	f000 8128 	beq.w	8007d9e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8007b4e:	2b02      	cmp	r3, #2
 8007b50:	d803      	bhi.n	8007b5a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	f000 80ec 	beq.w	8007d30 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8007b58:	e3cd      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007b5a:	2b04      	cmp	r3, #4
 8007b5c:	f000 8169 	beq.w	8007e32 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8007b60:	2b08      	cmp	r3, #8
 8007b62:	f000 819a 	beq.w	8007e9a <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 8007b66:	e3c6      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007b68:	2b40      	cmp	r3, #64	; 0x40
 8007b6a:	f000 82b3 	beq.w	80080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8007b6e:	2b40      	cmp	r3, #64	; 0x40
 8007b70:	d803      	bhi.n	8007b7a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8007b72:	2b20      	cmp	r3, #32
 8007b74:	f000 81fd 	beq.w	8007f72 <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8007b78:	e3bd      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007b7a:	2b80      	cmp	r3, #128	; 0x80
 8007b7c:	f000 82cd 	beq.w	800811a <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8007b80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b84:	f000 82ec 	beq.w	8008160 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 8007b88:	e3b5      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007b8a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b8e:	f000 822d 	beq.w	8007fec <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8007b92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b96:	d811      	bhi.n	8007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8007b98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b9c:	d021      	beq.n	8007be2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8007b9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ba2:	d804      	bhi.n	8007bae <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8007ba4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ba8:	f000 833e 	beq.w	8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 8007bac:	e3a3      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bb2:	d01d      	beq.n	8007bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 8007bb4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007bb8:	d021      	beq.n	8007bfe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8007bba:	e39c      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007bbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007bc0:	f000 8277 	beq.w	80080b2 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 8007bc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007bc8:	d804      	bhi.n	8007bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8007bca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bce:	f000 8371 	beq.w	80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 8007bd2:	e390      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8007bd4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007bd8:	d011      	beq.n	8007bfe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007bda:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007bde:	d00e      	beq.n	8007bfe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8007be0:	e389      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8007be2:	69b9      	ldr	r1, [r7, #24]
 8007be4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007be8:	f000 fd68 	bl	80086bc <RCCEx_GetSAIxPeriphCLKFreq>
 8007bec:	61f8      	str	r0, [r7, #28]
      break;
 8007bee:	e382      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8007bf0:	69b9      	ldr	r1, [r7, #24]
 8007bf2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007bf6:	f000 fd61 	bl	80086bc <RCCEx_GetSAIxPeriphCLKFreq>
 8007bfa:	61f8      	str	r0, [r7, #28]
      break;
 8007bfc:	e37b      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8007bfe:	4b44      	ldr	r3, [pc, #272]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c04:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8007c08:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007c0a:	693b      	ldr	r3, [r7, #16]
 8007c0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c10:	d023      	beq.n	8007c5a <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 8007c12:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8007c16:	d003      	beq.n	8007c20 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007c18:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007c1c:	d04a      	beq.n	8007cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 8007c1e:	e086      	b.n	8007d2e <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007c20:	4b3b      	ldr	r3, [pc, #236]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f003 0302 	and.w	r3, r3, #2
 8007c28:	2b02      	cmp	r3, #2
 8007c2a:	d17b      	bne.n	8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007c2c:	4b38      	ldr	r3, [pc, #224]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f003 0308 	and.w	r3, r3, #8
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d005      	beq.n	8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8007c38:	4b35      	ldr	r3, [pc, #212]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	091b      	lsrs	r3, r3, #4
 8007c3e:	f003 030f 	and.w	r3, r3, #15
 8007c42:	e005      	b.n	8007c50 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8007c44:	4b32      	ldr	r3, [pc, #200]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007c4a:	0a1b      	lsrs	r3, r3, #8
 8007c4c:	f003 030f 	and.w	r3, r3, #15
 8007c50:	4a31      	ldr	r2, [pc, #196]	; (8007d18 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8007c52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c56:	61fb      	str	r3, [r7, #28]
          break;
 8007c58:	e064      	b.n	8007d24 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007c5a:	4b2d      	ldr	r3, [pc, #180]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c62:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007c66:	d15f      	bne.n	8007d28 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8007c68:	4b29      	ldr	r3, [pc, #164]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007c70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c74:	d158      	bne.n	8007d28 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007c76:	4b26      	ldr	r3, [pc, #152]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c78:	68db      	ldr	r3, [r3, #12]
 8007c7a:	0a1b      	lsrs	r3, r3, #8
 8007c7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c80:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007c82:	69bb      	ldr	r3, [r7, #24]
 8007c84:	68fa      	ldr	r2, [r7, #12]
 8007c86:	fb02 f203 	mul.w	r2, r2, r3
 8007c8a:	4b21      	ldr	r3, [pc, #132]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c8c:	68db      	ldr	r3, [r3, #12]
 8007c8e:	091b      	lsrs	r3, r3, #4
 8007c90:	f003 0307 	and.w	r3, r3, #7
 8007c94:	3301      	adds	r3, #1
 8007c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c9a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8007c9c:	4b1c      	ldr	r3, [pc, #112]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007c9e:	68db      	ldr	r3, [r3, #12]
 8007ca0:	0d5b      	lsrs	r3, r3, #21
 8007ca2:	f003 0303 	and.w	r3, r3, #3
 8007ca6:	3301      	adds	r3, #1
 8007ca8:	005b      	lsls	r3, r3, #1
 8007caa:	69ba      	ldr	r2, [r7, #24]
 8007cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cb0:	61fb      	str	r3, [r7, #28]
          break;
 8007cb2:	e039      	b.n	8007d28 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8007cb4:	4b16      	ldr	r3, [pc, #88]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007cbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007cc0:	d134      	bne.n	8007d2c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8007cc2:	4b13      	ldr	r3, [pc, #76]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007cc4:	691b      	ldr	r3, [r3, #16]
 8007cc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007cca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cce:	d12d      	bne.n	8007d2c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007cd0:	4b0f      	ldr	r3, [pc, #60]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007cd2:	691b      	ldr	r3, [r3, #16]
 8007cd4:	0a1b      	lsrs	r3, r3, #8
 8007cd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cda:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007cdc:	69bb      	ldr	r3, [r7, #24]
 8007cde:	68fa      	ldr	r2, [r7, #12]
 8007ce0:	fb02 f203 	mul.w	r2, r2, r3
 8007ce4:	4b0a      	ldr	r3, [pc, #40]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	091b      	lsrs	r3, r3, #4
 8007cea:	f003 0307 	and.w	r3, r3, #7
 8007cee:	3301      	adds	r3, #1
 8007cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cf4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8007cf6:	4b06      	ldr	r3, [pc, #24]	; (8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8007cf8:	691b      	ldr	r3, [r3, #16]
 8007cfa:	0d5b      	lsrs	r3, r3, #21
 8007cfc:	f003 0303 	and.w	r3, r3, #3
 8007d00:	3301      	adds	r3, #1
 8007d02:	005b      	lsls	r3, r3, #1
 8007d04:	69ba      	ldr	r2, [r7, #24]
 8007d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d0a:	61fb      	str	r3, [r7, #28]
          break;
 8007d0c:	e00e      	b.n	8007d2c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8007d0e:	bf00      	nop
 8007d10:	40021000 	.word	0x40021000
 8007d14:	0003d090 	.word	0x0003d090
 8007d18:	0800cc1c 	.word	0x0800cc1c
 8007d1c:	00f42400 	.word	0x00f42400
 8007d20:	007a1200 	.word	0x007a1200
          break;
 8007d24:	bf00      	nop
 8007d26:	e2e6      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007d28:	bf00      	nop
 8007d2a:	e2e4      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007d2c:	bf00      	nop
        break;
 8007d2e:	e2e2      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007d30:	4bac      	ldr	r3, [pc, #688]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d36:	f003 0303 	and.w	r3, r3, #3
 8007d3a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	2b03      	cmp	r3, #3
 8007d40:	d827      	bhi.n	8007d92 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8007d42:	a201      	add	r2, pc, #4	; (adr r2, 8007d48 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8007d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d48:	08007d59 	.word	0x08007d59
 8007d4c:	08007d61 	.word	0x08007d61
 8007d50:	08007d69 	.word	0x08007d69
 8007d54:	08007d7d 	.word	0x08007d7d
          frequency = HAL_RCC_GetPCLK2Freq();
 8007d58:	f7ff fb02 	bl	8007360 <HAL_RCC_GetPCLK2Freq>
 8007d5c:	61f8      	str	r0, [r7, #28]
          break;
 8007d5e:	e01d      	b.n	8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 8007d60:	f7ff fa52 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 8007d64:	61f8      	str	r0, [r7, #28]
          break;
 8007d66:	e019      	b.n	8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007d68:	4b9e      	ldr	r3, [pc, #632]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d74:	d10f      	bne.n	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 8007d76:	4b9c      	ldr	r3, [pc, #624]	; (8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007d78:	61fb      	str	r3, [r7, #28]
          break;
 8007d7a:	e00c      	b.n	8007d96 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007d7c:	4b99      	ldr	r3, [pc, #612]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d82:	f003 0302 	and.w	r3, r3, #2
 8007d86:	2b02      	cmp	r3, #2
 8007d88:	d107      	bne.n	8007d9a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 8007d8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d8e:	61fb      	str	r3, [r7, #28]
          break;
 8007d90:	e003      	b.n	8007d9a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 8007d92:	bf00      	nop
 8007d94:	e2af      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007d96:	bf00      	nop
 8007d98:	e2ad      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007d9a:	bf00      	nop
        break;
 8007d9c:	e2ab      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007d9e:	4b91      	ldr	r3, [pc, #580]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007da4:	f003 030c 	and.w	r3, r3, #12
 8007da8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	2b0c      	cmp	r3, #12
 8007dae:	d83a      	bhi.n	8007e26 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8007db0:	a201      	add	r2, pc, #4	; (adr r2, 8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8007db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db6:	bf00      	nop
 8007db8:	08007ded 	.word	0x08007ded
 8007dbc:	08007e27 	.word	0x08007e27
 8007dc0:	08007e27 	.word	0x08007e27
 8007dc4:	08007e27 	.word	0x08007e27
 8007dc8:	08007df5 	.word	0x08007df5
 8007dcc:	08007e27 	.word	0x08007e27
 8007dd0:	08007e27 	.word	0x08007e27
 8007dd4:	08007e27 	.word	0x08007e27
 8007dd8:	08007dfd 	.word	0x08007dfd
 8007ddc:	08007e27 	.word	0x08007e27
 8007de0:	08007e27 	.word	0x08007e27
 8007de4:	08007e27 	.word	0x08007e27
 8007de8:	08007e11 	.word	0x08007e11
          frequency = HAL_RCC_GetPCLK1Freq();
 8007dec:	f7ff faa2 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 8007df0:	61f8      	str	r0, [r7, #28]
          break;
 8007df2:	e01d      	b.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 8007df4:	f7ff fa08 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 8007df8:	61f8      	str	r0, [r7, #28]
          break;
 8007dfa:	e019      	b.n	8007e30 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007dfc:	4b79      	ldr	r3, [pc, #484]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e08:	d10f      	bne.n	8007e2a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 8007e0a:	4b77      	ldr	r3, [pc, #476]	; (8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007e0c:	61fb      	str	r3, [r7, #28]
          break;
 8007e0e:	e00c      	b.n	8007e2a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007e10:	4b74      	ldr	r3, [pc, #464]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e16:	f003 0302 	and.w	r3, r3, #2
 8007e1a:	2b02      	cmp	r3, #2
 8007e1c:	d107      	bne.n	8007e2e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 8007e1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e22:	61fb      	str	r3, [r7, #28]
          break;
 8007e24:	e003      	b.n	8007e2e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 8007e26:	bf00      	nop
 8007e28:	e265      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007e2a:	bf00      	nop
 8007e2c:	e263      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007e2e:	bf00      	nop
        break;
 8007e30:	e261      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007e32:	4b6c      	ldr	r3, [pc, #432]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e38:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007e3c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	2b10      	cmp	r3, #16
 8007e42:	d00d      	beq.n	8007e60 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 8007e44:	2b10      	cmp	r3, #16
 8007e46:	d802      	bhi.n	8007e4e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d005      	beq.n	8007e58 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 8007e4c:	e024      	b.n	8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 8007e4e:	2b20      	cmp	r3, #32
 8007e50:	d00a      	beq.n	8007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8007e52:	2b30      	cmp	r3, #48	; 0x30
 8007e54:	d012      	beq.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 8007e56:	e01f      	b.n	8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007e58:	f7ff fa6c 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 8007e5c:	61f8      	str	r0, [r7, #28]
          break;
 8007e5e:	e01b      	b.n	8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 8007e60:	f7ff f9d2 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 8007e64:	61f8      	str	r0, [r7, #28]
          break;
 8007e66:	e017      	b.n	8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007e68:	4b5e      	ldr	r3, [pc, #376]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e74:	d10d      	bne.n	8007e92 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 8007e76:	4b5c      	ldr	r3, [pc, #368]	; (8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007e78:	61fb      	str	r3, [r7, #28]
          break;
 8007e7a:	e00a      	b.n	8007e92 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007e7c:	4b59      	ldr	r3, [pc, #356]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e82:	f003 0302 	and.w	r3, r3, #2
 8007e86:	2b02      	cmp	r3, #2
 8007e88:	d105      	bne.n	8007e96 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 8007e8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e8e:	61fb      	str	r3, [r7, #28]
          break;
 8007e90:	e001      	b.n	8007e96 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 8007e92:	bf00      	nop
 8007e94:	e22f      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007e96:	bf00      	nop
        break;
 8007e98:	e22d      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007e9a:	4b52      	ldr	r3, [pc, #328]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ea0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007ea4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	2b40      	cmp	r3, #64	; 0x40
 8007eaa:	d00d      	beq.n	8007ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 8007eac:	2b40      	cmp	r3, #64	; 0x40
 8007eae:	d802      	bhi.n	8007eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d005      	beq.n	8007ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 8007eb4:	e024      	b.n	8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 8007eb6:	2b80      	cmp	r3, #128	; 0x80
 8007eb8:	d00a      	beq.n	8007ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 8007eba:	2bc0      	cmp	r3, #192	; 0xc0
 8007ebc:	d012      	beq.n	8007ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 8007ebe:	e01f      	b.n	8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ec0:	f7ff fa38 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 8007ec4:	61f8      	str	r0, [r7, #28]
          break;
 8007ec6:	e01b      	b.n	8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 8007ec8:	f7ff f99e 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 8007ecc:	61f8      	str	r0, [r7, #28]
          break;
 8007ece:	e017      	b.n	8007f00 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007ed0:	4b44      	ldr	r3, [pc, #272]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ed8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007edc:	d10d      	bne.n	8007efa <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 8007ede:	4b42      	ldr	r3, [pc, #264]	; (8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007ee0:	61fb      	str	r3, [r7, #28]
          break;
 8007ee2:	e00a      	b.n	8007efa <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007ee4:	4b3f      	ldr	r3, [pc, #252]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007eea:	f003 0302 	and.w	r3, r3, #2
 8007eee:	2b02      	cmp	r3, #2
 8007ef0:	d105      	bne.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 8007ef2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007ef6:	61fb      	str	r3, [r7, #28]
          break;
 8007ef8:	e001      	b.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 8007efa:	bf00      	nop
 8007efc:	e1fb      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007efe:	bf00      	nop
        break;
 8007f00:	e1f9      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007f02:	4b38      	ldr	r3, [pc, #224]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f0c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f14:	d010      	beq.n	8007f38 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 8007f16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f1a:	d802      	bhi.n	8007f22 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d007      	beq.n	8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 8007f20:	e026      	b.n	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 8007f22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f26:	d00b      	beq.n	8007f40 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8007f28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f2c:	d012      	beq.n	8007f54 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 8007f2e:	e01f      	b.n	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007f30:	f7ff fa00 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 8007f34:	61f8      	str	r0, [r7, #28]
          break;
 8007f36:	e01b      	b.n	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 8007f38:	f7ff f966 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 8007f3c:	61f8      	str	r0, [r7, #28]
          break;
 8007f3e:	e017      	b.n	8007f70 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007f40:	4b28      	ldr	r3, [pc, #160]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f4c:	d10d      	bne.n	8007f6a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 8007f4e:	4b26      	ldr	r3, [pc, #152]	; (8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007f50:	61fb      	str	r3, [r7, #28]
          break;
 8007f52:	e00a      	b.n	8007f6a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007f54:	4b23      	ldr	r3, [pc, #140]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f5a:	f003 0302 	and.w	r3, r3, #2
 8007f5e:	2b02      	cmp	r3, #2
 8007f60:	d105      	bne.n	8007f6e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 8007f62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f66:	61fb      	str	r3, [r7, #28]
          break;
 8007f68:	e001      	b.n	8007f6e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 8007f6a:	bf00      	nop
 8007f6c:	e1c3      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007f6e:	bf00      	nop
        break;
 8007f70:	e1c1      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007f72:	4b1c      	ldr	r3, [pc, #112]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f78:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007f7c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f84:	d010      	beq.n	8007fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8007f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f8a:	d802      	bhi.n	8007f92 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d007      	beq.n	8007fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 8007f90:	e026      	b.n	8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 8007f92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f96:	d00b      	beq.n	8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8007f98:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f9c:	d012      	beq.n	8007fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 8007f9e:	e01f      	b.n	8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007fa0:	f7ff f9c8 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 8007fa4:	61f8      	str	r0, [r7, #28]
          break;
 8007fa6:	e01b      	b.n	8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 8007fa8:	f7ff f92e 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 8007fac:	61f8      	str	r0, [r7, #28]
          break;
 8007fae:	e017      	b.n	8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007fb0:	4b0c      	ldr	r3, [pc, #48]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007fb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007fbc:	d10d      	bne.n	8007fda <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 8007fbe:	4b0a      	ldr	r3, [pc, #40]	; (8007fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8007fc0:	61fb      	str	r3, [r7, #28]
          break;
 8007fc2:	e00a      	b.n	8007fda <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007fc4:	4b07      	ldr	r3, [pc, #28]	; (8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8007fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fca:	f003 0302 	and.w	r3, r3, #2
 8007fce:	2b02      	cmp	r3, #2
 8007fd0:	d105      	bne.n	8007fde <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 8007fd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fd6:	61fb      	str	r3, [r7, #28]
          break;
 8007fd8:	e001      	b.n	8007fde <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 8007fda:	bf00      	nop
 8007fdc:	e18b      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8007fde:	bf00      	nop
        break;
 8007fe0:	e189      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8007fe2:	bf00      	nop
 8007fe4:	40021000 	.word	0x40021000
 8007fe8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007fec:	4bae      	ldr	r3, [pc, #696]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8007fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ff2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007ff6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ffe:	d02f      	beq.n	8008060 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8008000:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008004:	d003      	beq.n	800800e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8008006:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800800a:	d004      	beq.n	8008016 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 800800c:	e050      	b.n	80080b0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 800800e:	f7ff f8fb 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 8008012:	61f8      	str	r0, [r7, #28]
          break;
 8008014:	e04c      	b.n	80080b0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 8008016:	4ba4      	ldr	r3, [pc, #656]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008018:	691b      	ldr	r3, [r3, #16]
 800801a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800801e:	2b00      	cmp	r3, #0
 8008020:	d043      	beq.n	80080aa <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8008022:	4ba1      	ldr	r3, [pc, #644]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008024:	691b      	ldr	r3, [r3, #16]
 8008026:	0a1b      	lsrs	r3, r3, #8
 8008028:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800802c:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800802e:	69bb      	ldr	r3, [r7, #24]
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	fb02 f203 	mul.w	r2, r2, r3
 8008036:	4b9c      	ldr	r3, [pc, #624]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008038:	68db      	ldr	r3, [r3, #12]
 800803a:	091b      	lsrs	r3, r3, #4
 800803c:	f003 0307 	and.w	r3, r3, #7
 8008040:	3301      	adds	r3, #1
 8008042:	fbb2 f3f3 	udiv	r3, r2, r3
 8008046:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8008048:	4b97      	ldr	r3, [pc, #604]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800804a:	691b      	ldr	r3, [r3, #16]
 800804c:	0e5b      	lsrs	r3, r3, #25
 800804e:	f003 0303 	and.w	r3, r3, #3
 8008052:	3301      	adds	r3, #1
 8008054:	005b      	lsls	r3, r3, #1
 8008056:	69ba      	ldr	r2, [r7, #24]
 8008058:	fbb2 f3f3 	udiv	r3, r2, r3
 800805c:	61fb      	str	r3, [r7, #28]
          break;
 800805e:	e024      	b.n	80080aa <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 8008060:	4b91      	ldr	r3, [pc, #580]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008062:	695b      	ldr	r3, [r3, #20]
 8008064:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008068:	2b00      	cmp	r3, #0
 800806a:	d020      	beq.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800806c:	4b8e      	ldr	r3, [pc, #568]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800806e:	695b      	ldr	r3, [r3, #20]
 8008070:	0a1b      	lsrs	r3, r3, #8
 8008072:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008076:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008078:	69bb      	ldr	r3, [r7, #24]
 800807a:	68fa      	ldr	r2, [r7, #12]
 800807c:	fb02 f203 	mul.w	r2, r2, r3
 8008080:	4b89      	ldr	r3, [pc, #548]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008082:	68db      	ldr	r3, [r3, #12]
 8008084:	091b      	lsrs	r3, r3, #4
 8008086:	f003 0307 	and.w	r3, r3, #7
 800808a:	3301      	adds	r3, #1
 800808c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008090:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8008092:	4b85      	ldr	r3, [pc, #532]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008094:	695b      	ldr	r3, [r3, #20]
 8008096:	0e5b      	lsrs	r3, r3, #25
 8008098:	f003 0303 	and.w	r3, r3, #3
 800809c:	3301      	adds	r3, #1
 800809e:	005b      	lsls	r3, r3, #1
 80080a0:	69ba      	ldr	r2, [r7, #24]
 80080a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80080a6:	61fb      	str	r3, [r7, #28]
          break;
 80080a8:	e001      	b.n	80080ae <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 80080aa:	bf00      	nop
 80080ac:	e123      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80080ae:	bf00      	nop
        break;
 80080b0:	e121      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80080b2:	4b7d      	ldr	r3, [pc, #500]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80080b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80080bc:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d103      	bne.n	80080cc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 80080c4:	f7ff f94c 	bl	8007360 <HAL_RCC_GetPCLK2Freq>
 80080c8:	61f8      	str	r0, [r7, #28]
        break;
 80080ca:	e114      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 80080cc:	f7ff f89c 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 80080d0:	61f8      	str	r0, [r7, #28]
        break;
 80080d2:	e110      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80080d4:	4b74      	ldr	r3, [pc, #464]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80080d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080da:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80080de:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080e6:	d009      	beq.n	80080fc <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 80080e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080ec:	d00a      	beq.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d000      	beq.n	80080f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 80080f2:	e011      	b.n	8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 80080f4:	f7ff f91e 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 80080f8:	61f8      	str	r0, [r7, #28]
          break;
 80080fa:	e00d      	b.n	8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 80080fc:	f7ff f884 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 8008100:	61f8      	str	r0, [r7, #28]
          break;
 8008102:	e009      	b.n	8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008104:	4b68      	ldr	r3, [pc, #416]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800810c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008110:	d101      	bne.n	8008116 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 8008112:	4b66      	ldr	r3, [pc, #408]	; (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008114:	61fb      	str	r3, [r7, #28]
          break;
 8008116:	bf00      	nop
        break;
 8008118:	e0ed      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800811a:	4b63      	ldr	r3, [pc, #396]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800811c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008120:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008124:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800812c:	d009      	beq.n	8008142 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800812e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008132:	d00a      	beq.n	800814a <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 8008134:	2b00      	cmp	r3, #0
 8008136:	d000      	beq.n	800813a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8008138:	e011      	b.n	800815e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 800813a:	f7ff f8fb 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 800813e:	61f8      	str	r0, [r7, #28]
          break;
 8008140:	e00d      	b.n	800815e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 8008142:	f7ff f861 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 8008146:	61f8      	str	r0, [r7, #28]
          break;
 8008148:	e009      	b.n	800815e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800814a:	4b57      	ldr	r3, [pc, #348]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008152:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008156:	d101      	bne.n	800815c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 8008158:	4b54      	ldr	r3, [pc, #336]	; (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800815a:	61fb      	str	r3, [r7, #28]
          break;
 800815c:	bf00      	nop
        break;
 800815e:	e0ca      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008160:	4b51      	ldr	r3, [pc, #324]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008166:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800816a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008172:	d009      	beq.n	8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008174:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008178:	d00a      	beq.n	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 800817a:	2b00      	cmp	r3, #0
 800817c:	d000      	beq.n	8008180 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 800817e:	e011      	b.n	80081a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008180:	f7ff f8d8 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 8008184:	61f8      	str	r0, [r7, #28]
          break;
 8008186:	e00d      	b.n	80081a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8008188:	f7ff f83e 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 800818c:	61f8      	str	r0, [r7, #28]
          break;
 800818e:	e009      	b.n	80081a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008190:	4b45      	ldr	r3, [pc, #276]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008198:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800819c:	d101      	bne.n	80081a2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 800819e:	4b43      	ldr	r3, [pc, #268]	; (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80081a0:	61fb      	str	r3, [r7, #28]
          break;
 80081a2:	bf00      	nop
        break;
 80081a4:	e0a7      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80081a6:	4b40      	ldr	r3, [pc, #256]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80081a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081ac:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80081b0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80081b8:	d010      	beq.n	80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 80081ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80081be:	d802      	bhi.n	80081c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d007      	beq.n	80081d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 80081c4:	e02f      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 80081c6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80081ca:	d012      	beq.n	80081f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80081cc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80081d0:	d019      	beq.n	8008206 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 80081d2:	e028      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80081d4:	f7ff f8ae 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 80081d8:	61f8      	str	r0, [r7, #28]
          break;
 80081da:	e024      	b.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80081dc:	4b32      	ldr	r3, [pc, #200]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80081de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80081e2:	f003 0302 	and.w	r3, r3, #2
 80081e6:	2b02      	cmp	r3, #2
 80081e8:	d118      	bne.n	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x804>
              frequency = LSI_VALUE;
 80081ea:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80081ee:	61fb      	str	r3, [r7, #28]
          break;
 80081f0:	e014      	b.n	800821c <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80081f2:	4b2d      	ldr	r3, [pc, #180]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081fe:	d10f      	bne.n	8008220 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 8008200:	4b2a      	ldr	r3, [pc, #168]	; (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008202:	61fb      	str	r3, [r7, #28]
          break;
 8008204:	e00c      	b.n	8008220 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008206:	4b28      	ldr	r3, [pc, #160]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008208:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800820c:	f003 0302 	and.w	r3, r3, #2
 8008210:	2b02      	cmp	r3, #2
 8008212:	d107      	bne.n	8008224 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 8008214:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008218:	61fb      	str	r3, [r7, #28]
          break;
 800821a:	e003      	b.n	8008224 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 800821c:	bf00      	nop
 800821e:	e06a      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008220:	bf00      	nop
 8008222:	e068      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008224:	bf00      	nop
        break;
 8008226:	e066      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008228:	4b1f      	ldr	r3, [pc, #124]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800822a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800822e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008232:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800823a:	d010      	beq.n	800825e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 800823c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008240:	d802      	bhi.n	8008248 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 8008242:	2b00      	cmp	r3, #0
 8008244:	d007      	beq.n	8008256 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 8008246:	e034      	b.n	80082b2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 8008248:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800824c:	d012      	beq.n	8008274 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 800824e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008252:	d019      	beq.n	8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 8008254:	e02d      	b.n	80082b2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008256:	f7ff f86d 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 800825a:	61f8      	str	r0, [r7, #28]
          break;
 800825c:	e029      	b.n	80082b2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800825e:	4b12      	ldr	r3, [pc, #72]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008260:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008264:	f003 0302 	and.w	r3, r3, #2
 8008268:	2b02      	cmp	r3, #2
 800826a:	d118      	bne.n	800829e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = LSI_VALUE;
 800826c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008270:	61fb      	str	r3, [r7, #28]
          break;
 8008272:	e014      	b.n	800829e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008274:	4b0c      	ldr	r3, [pc, #48]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800827c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008280:	d10f      	bne.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 8008282:	4b0a      	ldr	r3, [pc, #40]	; (80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008284:	61fb      	str	r3, [r7, #28]
          break;
 8008286:	e00c      	b.n	80082a2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008288:	4b07      	ldr	r3, [pc, #28]	; (80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800828a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800828e:	f003 0302 	and.w	r3, r3, #2
 8008292:	2b02      	cmp	r3, #2
 8008294:	d10c      	bne.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 8008296:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800829a:	61fb      	str	r3, [r7, #28]
          break;
 800829c:	e008      	b.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 800829e:	bf00      	nop
 80082a0:	e029      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80082a2:	bf00      	nop
 80082a4:	e027      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80082a6:	bf00      	nop
 80082a8:	40021000 	.word	0x40021000
 80082ac:	00f42400 	.word	0x00f42400
          break;
 80082b0:	bf00      	nop
        break;
 80082b2:	e020      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80082b4:	4b12      	ldr	r3, [pc, #72]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 80082b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082ba:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80082be:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d003      	beq.n	80082ce <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 80082c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082ca:	d004      	beq.n	80082d6 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 80082cc:	e00d      	b.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 80082ce:	f7ff f831 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 80082d2:	61f8      	str	r0, [r7, #28]
          break;
 80082d4:	e009      	b.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80082d6:	4b0a      	ldr	r3, [pc, #40]	; (8008300 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082e2:	d101      	bne.n	80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 80082e4:	4b07      	ldr	r3, [pc, #28]	; (8008304 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 80082e6:	61fb      	str	r3, [r7, #28]
          break;
 80082e8:	bf00      	nop
        break;
 80082ea:	e004      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 80082ec:	bf00      	nop
 80082ee:	e002      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 80082f0:	bf00      	nop
 80082f2:	e000      	b.n	80082f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 80082f4:	bf00      	nop
    }
  }

  return(frequency);
 80082f6:	69fb      	ldr	r3, [r7, #28]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3720      	adds	r7, #32
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}
 8008300:	40021000 	.word	0x40021000
 8008304:	00f42400 	.word	0x00f42400

08008308 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8008308:	b480      	push	{r7}
 800830a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800830c:	4b05      	ldr	r3, [pc, #20]	; (8008324 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a04      	ldr	r2, [pc, #16]	; (8008324 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008312:	f043 0304 	orr.w	r3, r3, #4
 8008316:	6013      	str	r3, [r2, #0]
}
 8008318:	bf00      	nop
 800831a:	46bd      	mov	sp, r7
 800831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008320:	4770      	bx	lr
 8008322:	bf00      	nop
 8008324:	40021000 	.word	0x40021000

08008328 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b084      	sub	sp, #16
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
 8008330:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008332:	2300      	movs	r3, #0
 8008334:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008336:	4b73      	ldr	r3, [pc, #460]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008338:	68db      	ldr	r3, [r3, #12]
 800833a:	f003 0303 	and.w	r3, r3, #3
 800833e:	2b00      	cmp	r3, #0
 8008340:	d018      	beq.n	8008374 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008342:	4b70      	ldr	r3, [pc, #448]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008344:	68db      	ldr	r3, [r3, #12]
 8008346:	f003 0203 	and.w	r2, r3, #3
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	429a      	cmp	r2, r3
 8008350:	d10d      	bne.n	800836e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
       ||
 8008356:	2b00      	cmp	r3, #0
 8008358:	d009      	beq.n	800836e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800835a:	4b6a      	ldr	r3, [pc, #424]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 800835c:	68db      	ldr	r3, [r3, #12]
 800835e:	091b      	lsrs	r3, r3, #4
 8008360:	f003 0307 	and.w	r3, r3, #7
 8008364:	1c5a      	adds	r2, r3, #1
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	685b      	ldr	r3, [r3, #4]
       ||
 800836a:	429a      	cmp	r2, r3
 800836c:	d044      	beq.n	80083f8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800836e:	2301      	movs	r3, #1
 8008370:	73fb      	strb	r3, [r7, #15]
 8008372:	e041      	b.n	80083f8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2b02      	cmp	r3, #2
 800837a:	d00c      	beq.n	8008396 <RCCEx_PLLSAI1_Config+0x6e>
 800837c:	2b03      	cmp	r3, #3
 800837e:	d013      	beq.n	80083a8 <RCCEx_PLLSAI1_Config+0x80>
 8008380:	2b01      	cmp	r3, #1
 8008382:	d120      	bne.n	80083c6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008384:	4b5f      	ldr	r3, [pc, #380]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f003 0302 	and.w	r3, r3, #2
 800838c:	2b00      	cmp	r3, #0
 800838e:	d11d      	bne.n	80083cc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8008390:	2301      	movs	r3, #1
 8008392:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008394:	e01a      	b.n	80083cc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008396:	4b5b      	ldr	r3, [pc, #364]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d116      	bne.n	80083d0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80083a6:	e013      	b.n	80083d0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80083a8:	4b56      	ldr	r3, [pc, #344]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d10f      	bne.n	80083d4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80083b4:	4b53      	ldr	r3, [pc, #332]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d109      	bne.n	80083d4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80083c0:	2301      	movs	r3, #1
 80083c2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80083c4:	e006      	b.n	80083d4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80083c6:	2301      	movs	r3, #1
 80083c8:	73fb      	strb	r3, [r7, #15]
      break;
 80083ca:	e004      	b.n	80083d6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80083cc:	bf00      	nop
 80083ce:	e002      	b.n	80083d6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80083d0:	bf00      	nop
 80083d2:	e000      	b.n	80083d6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80083d4:	bf00      	nop
    }

    if(status == HAL_OK)
 80083d6:	7bfb      	ldrb	r3, [r7, #15]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d10d      	bne.n	80083f8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80083dc:	4b49      	ldr	r3, [pc, #292]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 80083de:	68db      	ldr	r3, [r3, #12]
 80083e0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6819      	ldr	r1, [r3, #0]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	3b01      	subs	r3, #1
 80083ee:	011b      	lsls	r3, r3, #4
 80083f0:	430b      	orrs	r3, r1
 80083f2:	4944      	ldr	r1, [pc, #272]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 80083f4:	4313      	orrs	r3, r2
 80083f6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80083f8:	7bfb      	ldrb	r3, [r7, #15]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d17d      	bne.n	80084fa <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80083fe:	4b41      	ldr	r3, [pc, #260]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a40      	ldr	r2, [pc, #256]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008404:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008408:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800840a:	f7fa ffb9 	bl	8003380 <HAL_GetTick>
 800840e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008410:	e009      	b.n	8008426 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008412:	f7fa ffb5 	bl	8003380 <HAL_GetTick>
 8008416:	4602      	mov	r2, r0
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	1ad3      	subs	r3, r2, r3
 800841c:	2b02      	cmp	r3, #2
 800841e:	d902      	bls.n	8008426 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8008420:	2303      	movs	r3, #3
 8008422:	73fb      	strb	r3, [r7, #15]
        break;
 8008424:	e005      	b.n	8008432 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008426:	4b37      	ldr	r3, [pc, #220]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800842e:	2b00      	cmp	r3, #0
 8008430:	d1ef      	bne.n	8008412 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8008432:	7bfb      	ldrb	r3, [r7, #15]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d160      	bne.n	80084fa <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d111      	bne.n	8008462 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800843e:	4b31      	ldr	r3, [pc, #196]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008446:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800844a:	687a      	ldr	r2, [r7, #4]
 800844c:	6892      	ldr	r2, [r2, #8]
 800844e:	0211      	lsls	r1, r2, #8
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	68d2      	ldr	r2, [r2, #12]
 8008454:	0912      	lsrs	r2, r2, #4
 8008456:	0452      	lsls	r2, r2, #17
 8008458:	430a      	orrs	r2, r1
 800845a:	492a      	ldr	r1, [pc, #168]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 800845c:	4313      	orrs	r3, r2
 800845e:	610b      	str	r3, [r1, #16]
 8008460:	e027      	b.n	80084b2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	2b01      	cmp	r3, #1
 8008466:	d112      	bne.n	800848e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008468:	4b26      	ldr	r3, [pc, #152]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 800846a:	691b      	ldr	r3, [r3, #16]
 800846c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008470:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	6892      	ldr	r2, [r2, #8]
 8008478:	0211      	lsls	r1, r2, #8
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	6912      	ldr	r2, [r2, #16]
 800847e:	0852      	lsrs	r2, r2, #1
 8008480:	3a01      	subs	r2, #1
 8008482:	0552      	lsls	r2, r2, #21
 8008484:	430a      	orrs	r2, r1
 8008486:	491f      	ldr	r1, [pc, #124]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008488:	4313      	orrs	r3, r2
 800848a:	610b      	str	r3, [r1, #16]
 800848c:	e011      	b.n	80084b2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800848e:	4b1d      	ldr	r3, [pc, #116]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 8008490:	691b      	ldr	r3, [r3, #16]
 8008492:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008496:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	6892      	ldr	r2, [r2, #8]
 800849e:	0211      	lsls	r1, r2, #8
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	6952      	ldr	r2, [r2, #20]
 80084a4:	0852      	lsrs	r2, r2, #1
 80084a6:	3a01      	subs	r2, #1
 80084a8:	0652      	lsls	r2, r2, #25
 80084aa:	430a      	orrs	r2, r1
 80084ac:	4915      	ldr	r1, [pc, #84]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 80084ae:	4313      	orrs	r3, r2
 80084b0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80084b2:	4b14      	ldr	r3, [pc, #80]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a13      	ldr	r2, [pc, #76]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 80084b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80084bc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084be:	f7fa ff5f 	bl	8003380 <HAL_GetTick>
 80084c2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80084c4:	e009      	b.n	80084da <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80084c6:	f7fa ff5b 	bl	8003380 <HAL_GetTick>
 80084ca:	4602      	mov	r2, r0
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	1ad3      	subs	r3, r2, r3
 80084d0:	2b02      	cmp	r3, #2
 80084d2:	d902      	bls.n	80084da <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80084d4:	2303      	movs	r3, #3
 80084d6:	73fb      	strb	r3, [r7, #15]
          break;
 80084d8:	e005      	b.n	80084e6 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80084da:	4b0a      	ldr	r3, [pc, #40]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d0ef      	beq.n	80084c6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80084e6:	7bfb      	ldrb	r3, [r7, #15]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d106      	bne.n	80084fa <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80084ec:	4b05      	ldr	r3, [pc, #20]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 80084ee:	691a      	ldr	r2, [r3, #16]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	699b      	ldr	r3, [r3, #24]
 80084f4:	4903      	ldr	r1, [pc, #12]	; (8008504 <RCCEx_PLLSAI1_Config+0x1dc>)
 80084f6:	4313      	orrs	r3, r2
 80084f8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80084fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3710      	adds	r7, #16
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}
 8008504:	40021000 	.word	0x40021000

08008508 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008512:	2300      	movs	r3, #0
 8008514:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008516:	4b68      	ldr	r3, [pc, #416]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008518:	68db      	ldr	r3, [r3, #12]
 800851a:	f003 0303 	and.w	r3, r3, #3
 800851e:	2b00      	cmp	r3, #0
 8008520:	d018      	beq.n	8008554 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008522:	4b65      	ldr	r3, [pc, #404]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008524:	68db      	ldr	r3, [r3, #12]
 8008526:	f003 0203 	and.w	r2, r3, #3
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	429a      	cmp	r2, r3
 8008530:	d10d      	bne.n	800854e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
       ||
 8008536:	2b00      	cmp	r3, #0
 8008538:	d009      	beq.n	800854e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800853a:	4b5f      	ldr	r3, [pc, #380]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800853c:	68db      	ldr	r3, [r3, #12]
 800853e:	091b      	lsrs	r3, r3, #4
 8008540:	f003 0307 	and.w	r3, r3, #7
 8008544:	1c5a      	adds	r2, r3, #1
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	685b      	ldr	r3, [r3, #4]
       ||
 800854a:	429a      	cmp	r2, r3
 800854c:	d044      	beq.n	80085d8 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	73fb      	strb	r3, [r7, #15]
 8008552:	e041      	b.n	80085d8 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	2b02      	cmp	r3, #2
 800855a:	d00c      	beq.n	8008576 <RCCEx_PLLSAI2_Config+0x6e>
 800855c:	2b03      	cmp	r3, #3
 800855e:	d013      	beq.n	8008588 <RCCEx_PLLSAI2_Config+0x80>
 8008560:	2b01      	cmp	r3, #1
 8008562:	d120      	bne.n	80085a6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008564:	4b54      	ldr	r3, [pc, #336]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f003 0302 	and.w	r3, r3, #2
 800856c:	2b00      	cmp	r3, #0
 800856e:	d11d      	bne.n	80085ac <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008574:	e01a      	b.n	80085ac <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008576:	4b50      	ldr	r3, [pc, #320]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800857e:	2b00      	cmp	r3, #0
 8008580:	d116      	bne.n	80085b0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008586:	e013      	b.n	80085b0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008588:	4b4b      	ldr	r3, [pc, #300]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10f      	bne.n	80085b4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008594:	4b48      	ldr	r3, [pc, #288]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800859c:	2b00      	cmp	r3, #0
 800859e:	d109      	bne.n	80085b4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80085a0:	2301      	movs	r3, #1
 80085a2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80085a4:	e006      	b.n	80085b4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	73fb      	strb	r3, [r7, #15]
      break;
 80085aa:	e004      	b.n	80085b6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80085ac:	bf00      	nop
 80085ae:	e002      	b.n	80085b6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80085b0:	bf00      	nop
 80085b2:	e000      	b.n	80085b6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80085b4:	bf00      	nop
    }

    if(status == HAL_OK)
 80085b6:	7bfb      	ldrb	r3, [r7, #15]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d10d      	bne.n	80085d8 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80085bc:	4b3e      	ldr	r3, [pc, #248]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80085be:	68db      	ldr	r3, [r3, #12]
 80085c0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6819      	ldr	r1, [r3, #0]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	685b      	ldr	r3, [r3, #4]
 80085cc:	3b01      	subs	r3, #1
 80085ce:	011b      	lsls	r3, r3, #4
 80085d0:	430b      	orrs	r3, r1
 80085d2:	4939      	ldr	r1, [pc, #228]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80085d4:	4313      	orrs	r3, r2
 80085d6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80085d8:	7bfb      	ldrb	r3, [r7, #15]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d167      	bne.n	80086ae <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80085de:	4b36      	ldr	r3, [pc, #216]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a35      	ldr	r2, [pc, #212]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80085e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80085e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085ea:	f7fa fec9 	bl	8003380 <HAL_GetTick>
 80085ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80085f0:	e009      	b.n	8008606 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80085f2:	f7fa fec5 	bl	8003380 <HAL_GetTick>
 80085f6:	4602      	mov	r2, r0
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	1ad3      	subs	r3, r2, r3
 80085fc:	2b02      	cmp	r3, #2
 80085fe:	d902      	bls.n	8008606 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8008600:	2303      	movs	r3, #3
 8008602:	73fb      	strb	r3, [r7, #15]
        break;
 8008604:	e005      	b.n	8008612 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008606:	4b2c      	ldr	r3, [pc, #176]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800860e:	2b00      	cmp	r3, #0
 8008610:	d1ef      	bne.n	80085f2 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8008612:	7bfb      	ldrb	r3, [r7, #15]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d14a      	bne.n	80086ae <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d111      	bne.n	8008642 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800861e:	4b26      	ldr	r3, [pc, #152]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008620:	695b      	ldr	r3, [r3, #20]
 8008622:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008626:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800862a:	687a      	ldr	r2, [r7, #4]
 800862c:	6892      	ldr	r2, [r2, #8]
 800862e:	0211      	lsls	r1, r2, #8
 8008630:	687a      	ldr	r2, [r7, #4]
 8008632:	68d2      	ldr	r2, [r2, #12]
 8008634:	0912      	lsrs	r2, r2, #4
 8008636:	0452      	lsls	r2, r2, #17
 8008638:	430a      	orrs	r2, r1
 800863a:	491f      	ldr	r1, [pc, #124]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800863c:	4313      	orrs	r3, r2
 800863e:	614b      	str	r3, [r1, #20]
 8008640:	e011      	b.n	8008666 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008642:	4b1d      	ldr	r3, [pc, #116]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800864a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	6892      	ldr	r2, [r2, #8]
 8008652:	0211      	lsls	r1, r2, #8
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	6912      	ldr	r2, [r2, #16]
 8008658:	0852      	lsrs	r2, r2, #1
 800865a:	3a01      	subs	r2, #1
 800865c:	0652      	lsls	r2, r2, #25
 800865e:	430a      	orrs	r2, r1
 8008660:	4915      	ldr	r1, [pc, #84]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008662:	4313      	orrs	r3, r2
 8008664:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008666:	4b14      	ldr	r3, [pc, #80]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a13      	ldr	r2, [pc, #76]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800866c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008670:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008672:	f7fa fe85 	bl	8003380 <HAL_GetTick>
 8008676:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008678:	e009      	b.n	800868e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800867a:	f7fa fe81 	bl	8003380 <HAL_GetTick>
 800867e:	4602      	mov	r2, r0
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	1ad3      	subs	r3, r2, r3
 8008684:	2b02      	cmp	r3, #2
 8008686:	d902      	bls.n	800868e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8008688:	2303      	movs	r3, #3
 800868a:	73fb      	strb	r3, [r7, #15]
          break;
 800868c:	e005      	b.n	800869a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800868e:	4b0a      	ldr	r3, [pc, #40]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008696:	2b00      	cmp	r3, #0
 8008698:	d0ef      	beq.n	800867a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800869a:	7bfb      	ldrb	r3, [r7, #15]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d106      	bne.n	80086ae <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80086a0:	4b05      	ldr	r3, [pc, #20]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80086a2:	695a      	ldr	r2, [r3, #20]
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	695b      	ldr	r3, [r3, #20]
 80086a8:	4903      	ldr	r1, [pc, #12]	; (80086b8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80086aa:	4313      	orrs	r3, r2
 80086ac:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80086ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3710      	adds	r7, #16
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}
 80086b8:	40021000 	.word	0x40021000

080086bc <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80086bc:	b480      	push	{r7}
 80086be:	b089      	sub	sp, #36	; 0x24
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
 80086c4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80086c6:	2300      	movs	r3, #0
 80086c8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80086ca:	2300      	movs	r3, #0
 80086cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80086ce:	2300      	movs	r3, #0
 80086d0:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086d8:	d10c      	bne.n	80086f4 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80086da:	4b62      	ldr	r3, [pc, #392]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80086dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086e0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80086e4:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80086e6:	69bb      	ldr	r3, [r7, #24]
 80086e8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80086ec:	d112      	bne.n	8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80086ee:	4b5e      	ldr	r3, [pc, #376]	; (8008868 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 80086f0:	61fb      	str	r3, [r7, #28]
 80086f2:	e00f      	b.n	8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086fa:	d10b      	bne.n	8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80086fc:	4b59      	ldr	r3, [pc, #356]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80086fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008702:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8008706:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8008708:	69bb      	ldr	r3, [r7, #24]
 800870a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800870e:	d101      	bne.n	8008714 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8008710:	4b55      	ldr	r3, [pc, #340]	; (8008868 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8008712:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8008714:	69fb      	ldr	r3, [r7, #28]
 8008716:	2b00      	cmp	r3, #0
 8008718:	f040 809c 	bne.w	8008854 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8008720:	69bb      	ldr	r3, [r7, #24]
 8008722:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008726:	d003      	beq.n	8008730 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800872e:	d12d      	bne.n	800878c <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8008730:	4b4c      	ldr	r3, [pc, #304]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008732:	68db      	ldr	r3, [r3, #12]
 8008734:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008738:	2b00      	cmp	r3, #0
 800873a:	f000 808b 	beq.w	8008854 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800873e:	4b49      	ldr	r3, [pc, #292]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008740:	68db      	ldr	r3, [r3, #12]
 8008742:	091b      	lsrs	r3, r3, #4
 8008744:	f003 0307 	and.w	r3, r3, #7
 8008748:	3301      	adds	r3, #1
 800874a:	693a      	ldr	r2, [r7, #16]
 800874c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008750:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008752:	4b44      	ldr	r3, [pc, #272]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008754:	68db      	ldr	r3, [r3, #12]
 8008756:	0a1b      	lsrs	r3, r3, #8
 8008758:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800875c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d10a      	bne.n	800877a <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8008764:	4b3f      	ldr	r3, [pc, #252]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008766:	68db      	ldr	r3, [r3, #12]
 8008768:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800876c:	2b00      	cmp	r3, #0
 800876e:	d002      	beq.n	8008776 <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 8008770:	2311      	movs	r3, #17
 8008772:	617b      	str	r3, [r7, #20]
 8008774:	e001      	b.n	800877a <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 8008776:	2307      	movs	r3, #7
 8008778:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	68fa      	ldr	r2, [r7, #12]
 800877e:	fb02 f203 	mul.w	r2, r2, r3
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	fbb2 f3f3 	udiv	r3, r2, r3
 8008788:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 800878a:	e063      	b.n	8008854 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800878c:	69bb      	ldr	r3, [r7, #24]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d12c      	bne.n	80087ec <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 8008792:	4b34      	ldr	r3, [pc, #208]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008794:	691b      	ldr	r3, [r3, #16]
 8008796:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800879a:	2b00      	cmp	r3, #0
 800879c:	d05a      	beq.n	8008854 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800879e:	4b31      	ldr	r3, [pc, #196]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80087a0:	68db      	ldr	r3, [r3, #12]
 80087a2:	091b      	lsrs	r3, r3, #4
 80087a4:	f003 0307 	and.w	r3, r3, #7
 80087a8:	3301      	adds	r3, #1
 80087aa:	693a      	ldr	r2, [r7, #16]
 80087ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80087b0:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80087b2:	4b2c      	ldr	r3, [pc, #176]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80087b4:	691b      	ldr	r3, [r3, #16]
 80087b6:	0a1b      	lsrs	r3, r3, #8
 80087b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087bc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d10a      	bne.n	80087da <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80087c4:	4b27      	ldr	r3, [pc, #156]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80087c6:	691b      	ldr	r3, [r3, #16]
 80087c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d002      	beq.n	80087d6 <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 80087d0:	2311      	movs	r3, #17
 80087d2:	617b      	str	r3, [r7, #20]
 80087d4:	e001      	b.n	80087da <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 80087d6:	2307      	movs	r3, #7
 80087d8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	68fa      	ldr	r2, [r7, #12]
 80087de:	fb02 f203 	mul.w	r2, r2, r3
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80087e8:	61fb      	str	r3, [r7, #28]
 80087ea:	e033      	b.n	8008854 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80087ec:	69bb      	ldr	r3, [r7, #24]
 80087ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80087f2:	d003      	beq.n	80087fc <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 80087f4:	69bb      	ldr	r3, [r7, #24]
 80087f6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80087fa:	d12b      	bne.n	8008854 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 80087fc:	4b19      	ldr	r3, [pc, #100]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80087fe:	695b      	ldr	r3, [r3, #20]
 8008800:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008804:	2b00      	cmp	r3, #0
 8008806:	d025      	beq.n	8008854 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008808:	4b16      	ldr	r3, [pc, #88]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800880a:	68db      	ldr	r3, [r3, #12]
 800880c:	091b      	lsrs	r3, r3, #4
 800880e:	f003 0307 	and.w	r3, r3, #7
 8008812:	3301      	adds	r3, #1
 8008814:	693a      	ldr	r2, [r7, #16]
 8008816:	fbb2 f3f3 	udiv	r3, r2, r3
 800881a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800881c:	4b11      	ldr	r3, [pc, #68]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800881e:	695b      	ldr	r3, [r3, #20]
 8008820:	0a1b      	lsrs	r3, r3, #8
 8008822:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008826:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d10a      	bne.n	8008844 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800882e:	4b0d      	ldr	r3, [pc, #52]	; (8008864 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8008830:	695b      	ldr	r3, [r3, #20]
 8008832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008836:	2b00      	cmp	r3, #0
 8008838:	d002      	beq.n	8008840 <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 800883a:	2311      	movs	r3, #17
 800883c:	617b      	str	r3, [r7, #20]
 800883e:	e001      	b.n	8008844 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 8008840:	2307      	movs	r3, #7
 8008842:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	68fa      	ldr	r2, [r7, #12]
 8008848:	fb02 f203 	mul.w	r2, r2, r3
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008852:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8008854:	69fb      	ldr	r3, [r7, #28]
}
 8008856:	4618      	mov	r0, r3
 8008858:	3724      	adds	r7, #36	; 0x24
 800885a:	46bd      	mov	sp, r7
 800885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop
 8008864:	40021000 	.word	0x40021000
 8008868:	001fff68 	.word	0x001fff68

0800886c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b088      	sub	sp, #32
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d101      	bne.n	800887e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	e14a      	b.n	8008b14 <HAL_SAI_Init+0x2a8>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8008884:	b2db      	uxtb	r3, r3
 8008886:	2b00      	cmp	r3, #0
 8008888:	d106      	bne.n	8008898 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2200      	movs	r2, #0
 800888e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f7f9 fd72 	bl	800237c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 f94d 	bl	8008b38 <SAI_Disable>
 800889e:	4603      	mov	r3, r0
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d001      	beq.n	80088a8 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80088a4:	2301      	movs	r3, #1
 80088a6:	e135      	b.n	8008b14 <HAL_SAI_Init+0x2a8>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2202      	movs	r2, #2
 80088ac:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	68db      	ldr	r3, [r3, #12]
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d007      	beq.n	80088c8 <HAL_SAI_Init+0x5c>
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d302      	bcc.n	80088c2 <HAL_SAI_Init+0x56>
 80088bc:	2b02      	cmp	r3, #2
 80088be:	d006      	beq.n	80088ce <HAL_SAI_Init+0x62>
 80088c0:	e008      	b.n	80088d4 <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80088c2:	2300      	movs	r3, #0
 80088c4:	61fb      	str	r3, [r7, #28]
      break;
 80088c6:	e008      	b.n	80088da <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80088c8:	2310      	movs	r3, #16
 80088ca:	61fb      	str	r3, [r7, #28]
      break;
 80088cc:	e005      	b.n	80088da <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80088ce:	2320      	movs	r3, #32
 80088d0:	61fb      	str	r3, [r7, #28]
      break;
 80088d2:	e002      	b.n	80088da <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 80088d4:	2300      	movs	r3, #0
 80088d6:	61fb      	str	r3, [r7, #28]
      break;
 80088d8:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	689b      	ldr	r3, [r3, #8]
 80088de:	2b03      	cmp	r3, #3
 80088e0:	d81d      	bhi.n	800891e <HAL_SAI_Init+0xb2>
 80088e2:	a201      	add	r2, pc, #4	; (adr r2, 80088e8 <HAL_SAI_Init+0x7c>)
 80088e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088e8:	080088f9 	.word	0x080088f9
 80088ec:	080088ff 	.word	0x080088ff
 80088f0:	08008907 	.word	0x08008907
 80088f4:	0800890f 	.word	0x0800890f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80088f8:	2300      	movs	r3, #0
 80088fa:	617b      	str	r3, [r7, #20]
      break;
 80088fc:	e012      	b.n	8008924 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80088fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008902:	617b      	str	r3, [r7, #20]
      break;
 8008904:	e00e      	b.n	8008924 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008906:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800890a:	617b      	str	r3, [r7, #20]
      break;
 800890c:	e00a      	b.n	8008924 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800890e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008912:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8008914:	69fb      	ldr	r3, [r7, #28]
 8008916:	f043 0301 	orr.w	r3, r3, #1
 800891a:	61fb      	str	r3, [r7, #28]
      break;
 800891c:	e002      	b.n	8008924 <HAL_SAI_Init+0xb8>
    default :
      syncen_bits = 0;
 800891e:	2300      	movs	r3, #0
 8008920:	617b      	str	r3, [r7, #20]
      break;
 8008922:	bf00      	nop

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a7c      	ldr	r2, [pc, #496]	; (8008b1c <HAL_SAI_Init+0x2b0>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d004      	beq.n	8008938 <HAL_SAI_Init+0xcc>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a7b      	ldr	r2, [pc, #492]	; (8008b20 <HAL_SAI_Init+0x2b4>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d103      	bne.n	8008940 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8008938:	4a7a      	ldr	r2, [pc, #488]	; (8008b24 <HAL_SAI_Init+0x2b8>)
 800893a:	69fb      	ldr	r3, [r7, #28]
 800893c:	6013      	str	r3, [r2, #0]
 800893e:	e002      	b.n	8008946 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8008940:	4a79      	ldr	r2, [pc, #484]	; (8008b28 <HAL_SAI_Init+0x2bc>)
 8008942:	69fb      	ldr	r3, [r7, #28]
 8008944:	6013      	str	r3, [r2, #0]

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
  /* STM32L496xx || STM32L4A6xx || */
  /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	69db      	ldr	r3, [r3, #28]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d038      	beq.n	80089c0 <HAL_SAI_Init+0x154>
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a72      	ldr	r2, [pc, #456]	; (8008b1c <HAL_SAI_Init+0x2b0>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d004      	beq.n	8008962 <HAL_SAI_Init+0xf6>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4a70      	ldr	r2, [pc, #448]	; (8008b20 <HAL_SAI_Init+0x2b4>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d105      	bne.n	800896e <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008962:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008966:	f7ff f857 	bl	8007a18 <HAL_RCCEx_GetPeriphCLKFreq>
 800896a:	6138      	str	r0, [r7, #16]
 800896c:	e004      	b.n	8008978 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800896e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008972:	f7ff f851 	bl	8007a18 <HAL_RCCEx_GetPeriphCLKFreq>
 8008976:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8008978:	693a      	ldr	r2, [r7, #16]
 800897a:	4613      	mov	r3, r2
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	4413      	add	r3, r2
 8008980:	005b      	lsls	r3, r3, #1
 8008982:	461a      	mov	r2, r3
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	69db      	ldr	r3, [r3, #28]
 8008988:	025b      	lsls	r3, r3, #9
 800898a:	fbb2 f3f3 	udiv	r3, r2, r3
 800898e:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	4a66      	ldr	r2, [pc, #408]	; (8008b2c <HAL_SAI_Init+0x2c0>)
 8008994:	fba2 2303 	umull	r2, r3, r2, r3
 8008998:	08da      	lsrs	r2, r3, #3
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800899e:	68f9      	ldr	r1, [r7, #12]
 80089a0:	4b62      	ldr	r3, [pc, #392]	; (8008b2c <HAL_SAI_Init+0x2c0>)
 80089a2:	fba3 2301 	umull	r2, r3, r3, r1
 80089a6:	08da      	lsrs	r2, r3, #3
 80089a8:	4613      	mov	r3, r2
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	4413      	add	r3, r2
 80089ae:	005b      	lsls	r3, r3, #1
 80089b0:	1aca      	subs	r2, r1, r3
 80089b2:	2a08      	cmp	r2, #8
 80089b4:	d904      	bls.n	80089c0 <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6a1b      	ldr	r3, [r3, #32]
 80089ba:	1c5a      	adds	r2, r3, #1
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d003      	beq.n	80089d0 <HAL_SAI_Init+0x164>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	2b02      	cmp	r3, #2
 80089ce:	d109      	bne.n	80089e4 <HAL_SAI_Init+0x178>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d101      	bne.n	80089dc <HAL_SAI_Init+0x170>
 80089d8:	2300      	movs	r3, #0
 80089da:	e001      	b.n	80089e0 <HAL_SAI_Init+0x174>
 80089dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80089e0:	61bb      	str	r3, [r7, #24]
 80089e2:	e008      	b.n	80089f6 <HAL_SAI_Init+0x18a>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d102      	bne.n	80089f2 <HAL_SAI_Init+0x186>
 80089ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80089f0:	e000      	b.n	80089f4 <HAL_SAI_Init+0x188>
 80089f2:	2300      	movs	r3, #0
 80089f4:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	6819      	ldr	r1, [r3, #0]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	4b4b      	ldr	r3, [pc, #300]	; (8008b30 <HAL_SAI_Init+0x2c4>)
 8008a02:	400b      	ands	r3, r1
 8008a04:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	6819      	ldr	r1, [r3, #0]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	685a      	ldr	r2, [r3, #4]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a14:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008a1a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a20:	431a      	orrs	r2, r3
 8008a22:	69bb      	ldr	r3, [r7, #24]
 8008a24:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 8008a2e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	691b      	ldr	r3, [r3, #16]
 8008a34:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008a3a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6a1b      	ldr	r3, [r3, #32]
 8008a40:	051b      	lsls	r3, r3, #20
 8008a42:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	430a      	orrs	r2, r1
 8008a4a:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	687a      	ldr	r2, [r7, #4]
 8008a54:	6812      	ldr	r2, [r2, #0]
 8008a56:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8008a5a:	f023 030f 	bic.w	r3, r3, #15
 8008a5e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	6859      	ldr	r1, [r3, #4]
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	699a      	ldr	r2, [r3, #24]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a6e:	431a      	orrs	r2, r3
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a74:	431a      	orrs	r2, r3
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	430a      	orrs	r2, r1
 8008a7c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	6899      	ldr	r1, [r3, #8]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	4b2a      	ldr	r3, [pc, #168]	; (8008b34 <HAL_SAI_Init+0x2c8>)
 8008a8a:	400b      	ands	r3, r1
 8008a8c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	6899      	ldr	r1, [r3, #8]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a98:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8008a9e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8008aa4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 8008aaa:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ab0:	3b01      	subs	r3, #1
 8008ab2:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8008ab4:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	430a      	orrs	r2, r1
 8008abc:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	68d9      	ldr	r1, [r3, #12]
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	f24f 0320 	movw	r3, #61472	; 0xf020
 8008acc:	400b      	ands	r3, r1
 8008ace:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	68d9      	ldr	r1, [r3, #12]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ade:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ae4:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008ae6:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008aec:	3b01      	subs	r3, #1
 8008aee:	021b      	lsls	r3, r3, #8
 8008af0:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	430a      	orrs	r2, r1
 8008af8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2201      	movs	r2, #1
 8008b06:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008b12:	2300      	movs	r3, #0
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3720      	adds	r7, #32
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}
 8008b1c:	40015404 	.word	0x40015404
 8008b20:	40015424 	.word	0x40015424
 8008b24:	40015400 	.word	0x40015400
 8008b28:	40015800 	.word	0x40015800
 8008b2c:	cccccccd 	.word	0xcccccccd
 8008b30:	ff05c010 	.word	0xff05c010
 8008b34:	fff88000 	.word	0xfff88000

08008b38 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8008b38:	b490      	push	{r4, r7}
 8008b3a:	b084      	sub	sp, #16
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8008b40:	4b15      	ldr	r3, [pc, #84]	; (8008b98 <SAI_Disable+0x60>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a15      	ldr	r2, [pc, #84]	; (8008b9c <SAI_Disable+0x64>)
 8008b46:	fba2 2303 	umull	r2, r3, r2, r3
 8008b4a:	0b1b      	lsrs	r3, r3, #12
 8008b4c:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008b60:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8008b62:	2c00      	cmp	r4, #0
 8008b64:	d10a      	bne.n	8008b7c <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b6c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8008b76:	2303      	movs	r3, #3
 8008b78:	73fb      	strb	r3, [r7, #15]
      break;
 8008b7a:	e007      	b.n	8008b8c <SAI_Disable+0x54>
    }
    count--;
 8008b7c:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d1ea      	bne.n	8008b62 <SAI_Disable+0x2a>

  return status;
 8008b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3710      	adds	r7, #16
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bc90      	pop	{r4, r7}
 8008b96:	4770      	bx	lr
 8008b98:	20000010 	.word	0x20000010
 8008b9c:	95cbec1b 	.word	0x95cbec1b

08008ba0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b084      	sub	sp, #16
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d101      	bne.n	8008bb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008bae:	2301      	movs	r3, #1
 8008bb0:	e07c      	b.n	8008cac <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d106      	bne.n	8008bd2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f7f9 fb2d 	bl	800222c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2202      	movs	r2, #2
 8008bd6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008be8:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	68db      	ldr	r3, [r3, #12]
 8008bee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008bf2:	d902      	bls.n	8008bfa <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	60fb      	str	r3, [r7, #12]
 8008bf8:	e002      	b.n	8008c00 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008bfa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008bfe:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	68db      	ldr	r3, [r3, #12]
 8008c04:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008c08:	d007      	beq.n	8008c1a <HAL_SPI_Init+0x7a>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	68db      	ldr	r3, [r3, #12]
 8008c0e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008c12:	d002      	beq.n	8008c1a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2200      	movs	r2, #0
 8008c18:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d10b      	bne.n	8008c3a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008c2a:	d903      	bls.n	8008c34 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2202      	movs	r2, #2
 8008c30:	631a      	str	r2, [r3, #48]	; 0x30
 8008c32:	e002      	b.n	8008c3a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2201      	movs	r2, #1
 8008c38:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	685a      	ldr	r2, [r3, #4]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	431a      	orrs	r2, r3
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	691b      	ldr	r3, [r3, #16]
 8008c48:	431a      	orrs	r2, r3
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	695b      	ldr	r3, [r3, #20]
 8008c4e:	431a      	orrs	r2, r3
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	699b      	ldr	r3, [r3, #24]
 8008c54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008c58:	431a      	orrs	r2, r3
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	69db      	ldr	r3, [r3, #28]
 8008c5e:	431a      	orrs	r2, r3
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6a1b      	ldr	r3, [r3, #32]
 8008c64:	ea42 0103 	orr.w	r1, r2, r3
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	430a      	orrs	r2, r1
 8008c72:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	699b      	ldr	r3, [r3, #24]
 8008c78:	0c1b      	lsrs	r3, r3, #16
 8008c7a:	f003 0204 	and.w	r2, r3, #4
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c82:	431a      	orrs	r2, r3
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c88:	431a      	orrs	r2, r3
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	68db      	ldr	r3, [r3, #12]
 8008c8e:	ea42 0103 	orr.w	r1, r2, r3
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	68fa      	ldr	r2, [r7, #12]
 8008c98:	430a      	orrs	r2, r1
 8008c9a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008caa:	2300      	movs	r3, #0
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3710      	adds	r7, #16
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}

08008cb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b082      	sub	sp, #8
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d101      	bne.n	8008cc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	e01d      	b.n	8008d02 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ccc:	b2db      	uxtb	r3, r3
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d106      	bne.n	8008ce0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f7f9 faea 	bl	80022b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2202      	movs	r2, #2
 8008ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	3304      	adds	r3, #4
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	4610      	mov	r0, r2
 8008cf4:	f000 f8ee 	bl	8008ed4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008d00:	2300      	movs	r3, #0
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3708      	adds	r7, #8
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
	...

08008d0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b085      	sub	sp, #20
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	68da      	ldr	r2, [r3, #12]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f042 0201 	orr.w	r2, r2, #1
 8008d22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	689a      	ldr	r2, [r3, #8]
 8008d2a:	4b0c      	ldr	r3, [pc, #48]	; (8008d5c <HAL_TIM_Base_Start_IT+0x50>)
 8008d2c:	4013      	ands	r3, r2
 8008d2e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2b06      	cmp	r3, #6
 8008d34:	d00b      	beq.n	8008d4e <HAL_TIM_Base_Start_IT+0x42>
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d3c:	d007      	beq.n	8008d4e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f042 0201 	orr.w	r2, r2, #1
 8008d4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008d4e:	2300      	movs	r3, #0
}
 8008d50:	4618      	mov	r0, r3
 8008d52:	3714      	adds	r7, #20
 8008d54:	46bd      	mov	sp, r7
 8008d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5a:	4770      	bx	lr
 8008d5c:	00010007 	.word	0x00010007

08008d60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b084      	sub	sp, #16
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
 8008d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d70:	2b01      	cmp	r3, #1
 8008d72:	d101      	bne.n	8008d78 <HAL_TIM_ConfigClockSource+0x18>
 8008d74:	2302      	movs	r3, #2
 8008d76:	e0a8      	b.n	8008eca <HAL_TIM_ConfigClockSource+0x16a>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2202      	movs	r2, #2
 8008d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	689b      	ldr	r3, [r3, #8]
 8008d8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008d96:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008d9a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008da2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	68fa      	ldr	r2, [r7, #12]
 8008daa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	2b40      	cmp	r3, #64	; 0x40
 8008db2:	d067      	beq.n	8008e84 <HAL_TIM_ConfigClockSource+0x124>
 8008db4:	2b40      	cmp	r3, #64	; 0x40
 8008db6:	d80b      	bhi.n	8008dd0 <HAL_TIM_ConfigClockSource+0x70>
 8008db8:	2b10      	cmp	r3, #16
 8008dba:	d073      	beq.n	8008ea4 <HAL_TIM_ConfigClockSource+0x144>
 8008dbc:	2b10      	cmp	r3, #16
 8008dbe:	d802      	bhi.n	8008dc6 <HAL_TIM_ConfigClockSource+0x66>
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d06f      	beq.n	8008ea4 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008dc4:	e078      	b.n	8008eb8 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8008dc6:	2b20      	cmp	r3, #32
 8008dc8:	d06c      	beq.n	8008ea4 <HAL_TIM_ConfigClockSource+0x144>
 8008dca:	2b30      	cmp	r3, #48	; 0x30
 8008dcc:	d06a      	beq.n	8008ea4 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8008dce:	e073      	b.n	8008eb8 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8008dd0:	2b70      	cmp	r3, #112	; 0x70
 8008dd2:	d00d      	beq.n	8008df0 <HAL_TIM_ConfigClockSource+0x90>
 8008dd4:	2b70      	cmp	r3, #112	; 0x70
 8008dd6:	d804      	bhi.n	8008de2 <HAL_TIM_ConfigClockSource+0x82>
 8008dd8:	2b50      	cmp	r3, #80	; 0x50
 8008dda:	d033      	beq.n	8008e44 <HAL_TIM_ConfigClockSource+0xe4>
 8008ddc:	2b60      	cmp	r3, #96	; 0x60
 8008dde:	d041      	beq.n	8008e64 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8008de0:	e06a      	b.n	8008eb8 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8008de2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008de6:	d066      	beq.n	8008eb6 <HAL_TIM_ConfigClockSource+0x156>
 8008de8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008dec:	d017      	beq.n	8008e1e <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8008dee:	e063      	b.n	8008eb8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6818      	ldr	r0, [r3, #0]
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	6899      	ldr	r1, [r3, #8]
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	685a      	ldr	r2, [r3, #4]
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	68db      	ldr	r3, [r3, #12]
 8008e00:	f000 f97c 	bl	80090fc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	689b      	ldr	r3, [r3, #8]
 8008e0a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008e12:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	609a      	str	r2, [r3, #8]
      break;
 8008e1c:	e04c      	b.n	8008eb8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6818      	ldr	r0, [r3, #0]
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	6899      	ldr	r1, [r3, #8]
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	685a      	ldr	r2, [r3, #4]
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	68db      	ldr	r3, [r3, #12]
 8008e2e:	f000 f965 	bl	80090fc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	689a      	ldr	r2, [r3, #8]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008e40:	609a      	str	r2, [r3, #8]
      break;
 8008e42:	e039      	b.n	8008eb8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	6818      	ldr	r0, [r3, #0]
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	6859      	ldr	r1, [r3, #4]
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	68db      	ldr	r3, [r3, #12]
 8008e50:	461a      	mov	r2, r3
 8008e52:	f000 f8d9 	bl	8009008 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	2150      	movs	r1, #80	; 0x50
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	f000 f932 	bl	80090c6 <TIM_ITRx_SetConfig>
      break;
 8008e62:	e029      	b.n	8008eb8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6818      	ldr	r0, [r3, #0]
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	6859      	ldr	r1, [r3, #4]
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	461a      	mov	r2, r3
 8008e72:	f000 f8f8 	bl	8009066 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	2160      	movs	r1, #96	; 0x60
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f000 f922 	bl	80090c6 <TIM_ITRx_SetConfig>
      break;
 8008e82:	e019      	b.n	8008eb8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6818      	ldr	r0, [r3, #0]
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	6859      	ldr	r1, [r3, #4]
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	461a      	mov	r2, r3
 8008e92:	f000 f8b9 	bl	8009008 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	2140      	movs	r1, #64	; 0x40
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	f000 f912 	bl	80090c6 <TIM_ITRx_SetConfig>
      break;
 8008ea2:	e009      	b.n	8008eb8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4619      	mov	r1, r3
 8008eae:	4610      	mov	r0, r2
 8008eb0:	f000 f909 	bl	80090c6 <TIM_ITRx_SetConfig>
      break;
 8008eb4:	e000      	b.n	8008eb8 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8008eb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2201      	movs	r2, #1
 8008ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ec8:	2300      	movs	r3, #0
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3710      	adds	r7, #16
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}
	...

08008ed4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b085      	sub	sp, #20
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	4a40      	ldr	r2, [pc, #256]	; (8008fe8 <TIM_Base_SetConfig+0x114>)
 8008ee8:	4293      	cmp	r3, r2
 8008eea:	d013      	beq.n	8008f14 <TIM_Base_SetConfig+0x40>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ef2:	d00f      	beq.n	8008f14 <TIM_Base_SetConfig+0x40>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	4a3d      	ldr	r2, [pc, #244]	; (8008fec <TIM_Base_SetConfig+0x118>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d00b      	beq.n	8008f14 <TIM_Base_SetConfig+0x40>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	4a3c      	ldr	r2, [pc, #240]	; (8008ff0 <TIM_Base_SetConfig+0x11c>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d007      	beq.n	8008f14 <TIM_Base_SetConfig+0x40>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	4a3b      	ldr	r2, [pc, #236]	; (8008ff4 <TIM_Base_SetConfig+0x120>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d003      	beq.n	8008f14 <TIM_Base_SetConfig+0x40>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	4a3a      	ldr	r2, [pc, #232]	; (8008ff8 <TIM_Base_SetConfig+0x124>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d108      	bne.n	8008f26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	4313      	orrs	r3, r2
 8008f24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a2f      	ldr	r2, [pc, #188]	; (8008fe8 <TIM_Base_SetConfig+0x114>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d01f      	beq.n	8008f6e <TIM_Base_SetConfig+0x9a>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f34:	d01b      	beq.n	8008f6e <TIM_Base_SetConfig+0x9a>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	4a2c      	ldr	r2, [pc, #176]	; (8008fec <TIM_Base_SetConfig+0x118>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d017      	beq.n	8008f6e <TIM_Base_SetConfig+0x9a>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a2b      	ldr	r2, [pc, #172]	; (8008ff0 <TIM_Base_SetConfig+0x11c>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d013      	beq.n	8008f6e <TIM_Base_SetConfig+0x9a>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	4a2a      	ldr	r2, [pc, #168]	; (8008ff4 <TIM_Base_SetConfig+0x120>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d00f      	beq.n	8008f6e <TIM_Base_SetConfig+0x9a>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4a29      	ldr	r2, [pc, #164]	; (8008ff8 <TIM_Base_SetConfig+0x124>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d00b      	beq.n	8008f6e <TIM_Base_SetConfig+0x9a>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	4a28      	ldr	r2, [pc, #160]	; (8008ffc <TIM_Base_SetConfig+0x128>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d007      	beq.n	8008f6e <TIM_Base_SetConfig+0x9a>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	4a27      	ldr	r2, [pc, #156]	; (8009000 <TIM_Base_SetConfig+0x12c>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d003      	beq.n	8008f6e <TIM_Base_SetConfig+0x9a>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	4a26      	ldr	r2, [pc, #152]	; (8009004 <TIM_Base_SetConfig+0x130>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d108      	bne.n	8008f80 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	68db      	ldr	r3, [r3, #12]
 8008f7a:	68fa      	ldr	r2, [r7, #12]
 8008f7c:	4313      	orrs	r3, r2
 8008f7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	695b      	ldr	r3, [r3, #20]
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	68fa      	ldr	r2, [r7, #12]
 8008f92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	689a      	ldr	r2, [r3, #8]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	681a      	ldr	r2, [r3, #0]
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	4a10      	ldr	r2, [pc, #64]	; (8008fe8 <TIM_Base_SetConfig+0x114>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d00f      	beq.n	8008fcc <TIM_Base_SetConfig+0xf8>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	4a12      	ldr	r2, [pc, #72]	; (8008ff8 <TIM_Base_SetConfig+0x124>)
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d00b      	beq.n	8008fcc <TIM_Base_SetConfig+0xf8>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	4a11      	ldr	r2, [pc, #68]	; (8008ffc <TIM_Base_SetConfig+0x128>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d007      	beq.n	8008fcc <TIM_Base_SetConfig+0xf8>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	4a10      	ldr	r2, [pc, #64]	; (8009000 <TIM_Base_SetConfig+0x12c>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d003      	beq.n	8008fcc <TIM_Base_SetConfig+0xf8>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	4a0f      	ldr	r2, [pc, #60]	; (8009004 <TIM_Base_SetConfig+0x130>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d103      	bne.n	8008fd4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	691a      	ldr	r2, [r3, #16]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	615a      	str	r2, [r3, #20]
}
 8008fda:	bf00      	nop
 8008fdc:	3714      	adds	r7, #20
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe4:	4770      	bx	lr
 8008fe6:	bf00      	nop
 8008fe8:	40012c00 	.word	0x40012c00
 8008fec:	40000400 	.word	0x40000400
 8008ff0:	40000800 	.word	0x40000800
 8008ff4:	40000c00 	.word	0x40000c00
 8008ff8:	40013400 	.word	0x40013400
 8008ffc:	40014000 	.word	0x40014000
 8009000:	40014400 	.word	0x40014400
 8009004:	40014800 	.word	0x40014800

08009008 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009008:	b480      	push	{r7}
 800900a:	b087      	sub	sp, #28
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	6a1b      	ldr	r3, [r3, #32]
 8009018:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	6a1b      	ldr	r3, [r3, #32]
 800901e:	f023 0201 	bic.w	r2, r3, #1
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	699b      	ldr	r3, [r3, #24]
 800902a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009032:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	011b      	lsls	r3, r3, #4
 8009038:	693a      	ldr	r2, [r7, #16]
 800903a:	4313      	orrs	r3, r2
 800903c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	f023 030a 	bic.w	r3, r3, #10
 8009044:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009046:	697a      	ldr	r2, [r7, #20]
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	4313      	orrs	r3, r2
 800904c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	693a      	ldr	r2, [r7, #16]
 8009052:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	697a      	ldr	r2, [r7, #20]
 8009058:	621a      	str	r2, [r3, #32]
}
 800905a:	bf00      	nop
 800905c:	371c      	adds	r7, #28
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr

08009066 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009066:	b480      	push	{r7}
 8009068:	b087      	sub	sp, #28
 800906a:	af00      	add	r7, sp, #0
 800906c:	60f8      	str	r0, [r7, #12]
 800906e:	60b9      	str	r1, [r7, #8]
 8009070:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	6a1b      	ldr	r3, [r3, #32]
 8009076:	f023 0210 	bic.w	r2, r3, #16
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	699b      	ldr	r3, [r3, #24]
 8009082:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	6a1b      	ldr	r3, [r3, #32]
 8009088:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009090:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	031b      	lsls	r3, r3, #12
 8009096:	697a      	ldr	r2, [r7, #20]
 8009098:	4313      	orrs	r3, r2
 800909a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80090a2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	011b      	lsls	r3, r3, #4
 80090a8:	693a      	ldr	r2, [r7, #16]
 80090aa:	4313      	orrs	r3, r2
 80090ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	697a      	ldr	r2, [r7, #20]
 80090b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	693a      	ldr	r2, [r7, #16]
 80090b8:	621a      	str	r2, [r3, #32]
}
 80090ba:	bf00      	nop
 80090bc:	371c      	adds	r7, #28
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr

080090c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80090c6:	b480      	push	{r7}
 80090c8:	b085      	sub	sp, #20
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	6078      	str	r0, [r7, #4]
 80090ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	689b      	ldr	r3, [r3, #8]
 80090d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80090de:	683a      	ldr	r2, [r7, #0]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	f043 0307 	orr.w	r3, r3, #7
 80090e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	68fa      	ldr	r2, [r7, #12]
 80090ee:	609a      	str	r2, [r3, #8]
}
 80090f0:	bf00      	nop
 80090f2:	3714      	adds	r7, #20
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b087      	sub	sp, #28
 8009100:	af00      	add	r7, sp, #0
 8009102:	60f8      	str	r0, [r7, #12]
 8009104:	60b9      	str	r1, [r7, #8]
 8009106:	607a      	str	r2, [r7, #4]
 8009108:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009116:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	021a      	lsls	r2, r3, #8
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	431a      	orrs	r2, r3
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	4313      	orrs	r3, r2
 8009124:	697a      	ldr	r2, [r7, #20]
 8009126:	4313      	orrs	r3, r2
 8009128:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	697a      	ldr	r2, [r7, #20]
 800912e:	609a      	str	r2, [r3, #8]
}
 8009130:	bf00      	nop
 8009132:	371c      	adds	r7, #28
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr

0800913c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800913c:	b480      	push	{r7}
 800913e:	b085      	sub	sp, #20
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800914c:	2b01      	cmp	r3, #1
 800914e:	d101      	bne.n	8009154 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009150:	2302      	movs	r3, #2
 8009152:	e045      	b.n	80091e0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2201      	movs	r2, #1
 8009158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2202      	movs	r2, #2
 8009160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	689b      	ldr	r3, [r3, #8]
 8009172:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	4a1c      	ldr	r2, [pc, #112]	; (80091ec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800917a:	4293      	cmp	r3, r2
 800917c:	d004      	beq.n	8009188 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	4a1b      	ldr	r2, [pc, #108]	; (80091f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8009184:	4293      	cmp	r3, r2
 8009186:	d108      	bne.n	800919a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800918e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	68fa      	ldr	r2, [r7, #12]
 8009196:	4313      	orrs	r3, r2
 8009198:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091a0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	68fa      	ldr	r2, [r7, #12]
 80091a8:	4313      	orrs	r3, r2
 80091aa:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80091b2:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	689b      	ldr	r3, [r3, #8]
 80091b8:	68ba      	ldr	r2, [r7, #8]
 80091ba:	4313      	orrs	r3, r2
 80091bc:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	68fa      	ldr	r2, [r7, #12]
 80091c4:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	68ba      	ldr	r2, [r7, #8]
 80091cc:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2201      	movs	r2, #1
 80091d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2200      	movs	r2, #0
 80091da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80091de:	2300      	movs	r3, #0
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3714      	adds	r7, #20
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr
 80091ec:	40012c00 	.word	0x40012c00
 80091f0:	40013400 	.word	0x40013400

080091f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b082      	sub	sp, #8
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d101      	bne.n	8009206 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	e040      	b.n	8009288 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800920a:	2b00      	cmp	r3, #0
 800920c:	d106      	bne.n	800921c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2200      	movs	r2, #0
 8009212:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f7f9 f86c 	bl	80022f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2224      	movs	r2, #36	; 0x24
 8009220:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	681a      	ldr	r2, [r3, #0]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f022 0201 	bic.w	r2, r2, #1
 8009230:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 f82c 	bl	8009290 <UART_SetConfig>
 8009238:	4603      	mov	r3, r0
 800923a:	2b01      	cmp	r3, #1
 800923c:	d101      	bne.n	8009242 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e022      	b.n	8009288 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009246:	2b00      	cmp	r3, #0
 8009248:	d002      	beq.n	8009250 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f000 fb68 	bl	8009920 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	685a      	ldr	r2, [r3, #4]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800925e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	689a      	ldr	r2, [r3, #8]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800926e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	681a      	ldr	r2, [r3, #0]
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f042 0201 	orr.w	r2, r2, #1
 800927e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 fbef 	bl	8009a64 <UART_CheckIdleState>
 8009286:	4603      	mov	r3, r0
}
 8009288:	4618      	mov	r0, r3
 800928a:	3708      	adds	r7, #8
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}

08009290 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009290:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009294:	b088      	sub	sp, #32
 8009296:	af00      	add	r7, sp, #0
 8009298:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800929a:	2300      	movs	r3, #0
 800929c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800929e:	2300      	movs	r3, #0
 80092a0:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80092a2:	2300      	movs	r3, #0
 80092a4:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	689a      	ldr	r2, [r3, #8]
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	691b      	ldr	r3, [r3, #16]
 80092ae:	431a      	orrs	r2, r3
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	695b      	ldr	r3, [r3, #20]
 80092b4:	431a      	orrs	r2, r3
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	69db      	ldr	r3, [r3, #28]
 80092ba:	4313      	orrs	r3, r2
 80092bc:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	4bac      	ldr	r3, [pc, #688]	; (8009578 <UART_SetConfig+0x2e8>)
 80092c6:	4013      	ands	r3, r2
 80092c8:	687a      	ldr	r2, [r7, #4]
 80092ca:	6812      	ldr	r2, [r2, #0]
 80092cc:	69f9      	ldr	r1, [r7, #28]
 80092ce:	430b      	orrs	r3, r1
 80092d0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	685b      	ldr	r3, [r3, #4]
 80092d8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	68da      	ldr	r2, [r3, #12]
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	430a      	orrs	r2, r1
 80092e6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	699b      	ldr	r3, [r3, #24]
 80092ec:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4aa2      	ldr	r2, [pc, #648]	; (800957c <UART_SetConfig+0x2ec>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d004      	beq.n	8009302 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6a1b      	ldr	r3, [r3, #32]
 80092fc:	69fa      	ldr	r2, [r7, #28]
 80092fe:	4313      	orrs	r3, r2
 8009300:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	69fa      	ldr	r2, [r7, #28]
 8009312:	430a      	orrs	r2, r1
 8009314:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	4a99      	ldr	r2, [pc, #612]	; (8009580 <UART_SetConfig+0x2f0>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d121      	bne.n	8009364 <UART_SetConfig+0xd4>
 8009320:	4b98      	ldr	r3, [pc, #608]	; (8009584 <UART_SetConfig+0x2f4>)
 8009322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009326:	f003 0303 	and.w	r3, r3, #3
 800932a:	2b03      	cmp	r3, #3
 800932c:	d816      	bhi.n	800935c <UART_SetConfig+0xcc>
 800932e:	a201      	add	r2, pc, #4	; (adr r2, 8009334 <UART_SetConfig+0xa4>)
 8009330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009334:	08009345 	.word	0x08009345
 8009338:	08009351 	.word	0x08009351
 800933c:	0800934b 	.word	0x0800934b
 8009340:	08009357 	.word	0x08009357
 8009344:	2301      	movs	r3, #1
 8009346:	76fb      	strb	r3, [r7, #27]
 8009348:	e0e8      	b.n	800951c <UART_SetConfig+0x28c>
 800934a:	2302      	movs	r3, #2
 800934c:	76fb      	strb	r3, [r7, #27]
 800934e:	e0e5      	b.n	800951c <UART_SetConfig+0x28c>
 8009350:	2304      	movs	r3, #4
 8009352:	76fb      	strb	r3, [r7, #27]
 8009354:	e0e2      	b.n	800951c <UART_SetConfig+0x28c>
 8009356:	2308      	movs	r3, #8
 8009358:	76fb      	strb	r3, [r7, #27]
 800935a:	e0df      	b.n	800951c <UART_SetConfig+0x28c>
 800935c:	2310      	movs	r3, #16
 800935e:	76fb      	strb	r3, [r7, #27]
 8009360:	bf00      	nop
 8009362:	e0db      	b.n	800951c <UART_SetConfig+0x28c>
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	4a87      	ldr	r2, [pc, #540]	; (8009588 <UART_SetConfig+0x2f8>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d134      	bne.n	80093d8 <UART_SetConfig+0x148>
 800936e:	4b85      	ldr	r3, [pc, #532]	; (8009584 <UART_SetConfig+0x2f4>)
 8009370:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009374:	f003 030c 	and.w	r3, r3, #12
 8009378:	2b0c      	cmp	r3, #12
 800937a:	d829      	bhi.n	80093d0 <UART_SetConfig+0x140>
 800937c:	a201      	add	r2, pc, #4	; (adr r2, 8009384 <UART_SetConfig+0xf4>)
 800937e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009382:	bf00      	nop
 8009384:	080093b9 	.word	0x080093b9
 8009388:	080093d1 	.word	0x080093d1
 800938c:	080093d1 	.word	0x080093d1
 8009390:	080093d1 	.word	0x080093d1
 8009394:	080093c5 	.word	0x080093c5
 8009398:	080093d1 	.word	0x080093d1
 800939c:	080093d1 	.word	0x080093d1
 80093a0:	080093d1 	.word	0x080093d1
 80093a4:	080093bf 	.word	0x080093bf
 80093a8:	080093d1 	.word	0x080093d1
 80093ac:	080093d1 	.word	0x080093d1
 80093b0:	080093d1 	.word	0x080093d1
 80093b4:	080093cb 	.word	0x080093cb
 80093b8:	2300      	movs	r3, #0
 80093ba:	76fb      	strb	r3, [r7, #27]
 80093bc:	e0ae      	b.n	800951c <UART_SetConfig+0x28c>
 80093be:	2302      	movs	r3, #2
 80093c0:	76fb      	strb	r3, [r7, #27]
 80093c2:	e0ab      	b.n	800951c <UART_SetConfig+0x28c>
 80093c4:	2304      	movs	r3, #4
 80093c6:	76fb      	strb	r3, [r7, #27]
 80093c8:	e0a8      	b.n	800951c <UART_SetConfig+0x28c>
 80093ca:	2308      	movs	r3, #8
 80093cc:	76fb      	strb	r3, [r7, #27]
 80093ce:	e0a5      	b.n	800951c <UART_SetConfig+0x28c>
 80093d0:	2310      	movs	r3, #16
 80093d2:	76fb      	strb	r3, [r7, #27]
 80093d4:	bf00      	nop
 80093d6:	e0a1      	b.n	800951c <UART_SetConfig+0x28c>
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	4a6b      	ldr	r2, [pc, #428]	; (800958c <UART_SetConfig+0x2fc>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d120      	bne.n	8009424 <UART_SetConfig+0x194>
 80093e2:	4b68      	ldr	r3, [pc, #416]	; (8009584 <UART_SetConfig+0x2f4>)
 80093e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093e8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80093ec:	2b10      	cmp	r3, #16
 80093ee:	d00f      	beq.n	8009410 <UART_SetConfig+0x180>
 80093f0:	2b10      	cmp	r3, #16
 80093f2:	d802      	bhi.n	80093fa <UART_SetConfig+0x16a>
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d005      	beq.n	8009404 <UART_SetConfig+0x174>
 80093f8:	e010      	b.n	800941c <UART_SetConfig+0x18c>
 80093fa:	2b20      	cmp	r3, #32
 80093fc:	d005      	beq.n	800940a <UART_SetConfig+0x17a>
 80093fe:	2b30      	cmp	r3, #48	; 0x30
 8009400:	d009      	beq.n	8009416 <UART_SetConfig+0x186>
 8009402:	e00b      	b.n	800941c <UART_SetConfig+0x18c>
 8009404:	2300      	movs	r3, #0
 8009406:	76fb      	strb	r3, [r7, #27]
 8009408:	e088      	b.n	800951c <UART_SetConfig+0x28c>
 800940a:	2302      	movs	r3, #2
 800940c:	76fb      	strb	r3, [r7, #27]
 800940e:	e085      	b.n	800951c <UART_SetConfig+0x28c>
 8009410:	2304      	movs	r3, #4
 8009412:	76fb      	strb	r3, [r7, #27]
 8009414:	e082      	b.n	800951c <UART_SetConfig+0x28c>
 8009416:	2308      	movs	r3, #8
 8009418:	76fb      	strb	r3, [r7, #27]
 800941a:	e07f      	b.n	800951c <UART_SetConfig+0x28c>
 800941c:	2310      	movs	r3, #16
 800941e:	76fb      	strb	r3, [r7, #27]
 8009420:	bf00      	nop
 8009422:	e07b      	b.n	800951c <UART_SetConfig+0x28c>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4a59      	ldr	r2, [pc, #356]	; (8009590 <UART_SetConfig+0x300>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d120      	bne.n	8009470 <UART_SetConfig+0x1e0>
 800942e:	4b55      	ldr	r3, [pc, #340]	; (8009584 <UART_SetConfig+0x2f4>)
 8009430:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009434:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009438:	2b40      	cmp	r3, #64	; 0x40
 800943a:	d00f      	beq.n	800945c <UART_SetConfig+0x1cc>
 800943c:	2b40      	cmp	r3, #64	; 0x40
 800943e:	d802      	bhi.n	8009446 <UART_SetConfig+0x1b6>
 8009440:	2b00      	cmp	r3, #0
 8009442:	d005      	beq.n	8009450 <UART_SetConfig+0x1c0>
 8009444:	e010      	b.n	8009468 <UART_SetConfig+0x1d8>
 8009446:	2b80      	cmp	r3, #128	; 0x80
 8009448:	d005      	beq.n	8009456 <UART_SetConfig+0x1c6>
 800944a:	2bc0      	cmp	r3, #192	; 0xc0
 800944c:	d009      	beq.n	8009462 <UART_SetConfig+0x1d2>
 800944e:	e00b      	b.n	8009468 <UART_SetConfig+0x1d8>
 8009450:	2300      	movs	r3, #0
 8009452:	76fb      	strb	r3, [r7, #27]
 8009454:	e062      	b.n	800951c <UART_SetConfig+0x28c>
 8009456:	2302      	movs	r3, #2
 8009458:	76fb      	strb	r3, [r7, #27]
 800945a:	e05f      	b.n	800951c <UART_SetConfig+0x28c>
 800945c:	2304      	movs	r3, #4
 800945e:	76fb      	strb	r3, [r7, #27]
 8009460:	e05c      	b.n	800951c <UART_SetConfig+0x28c>
 8009462:	2308      	movs	r3, #8
 8009464:	76fb      	strb	r3, [r7, #27]
 8009466:	e059      	b.n	800951c <UART_SetConfig+0x28c>
 8009468:	2310      	movs	r3, #16
 800946a:	76fb      	strb	r3, [r7, #27]
 800946c:	bf00      	nop
 800946e:	e055      	b.n	800951c <UART_SetConfig+0x28c>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	4a47      	ldr	r2, [pc, #284]	; (8009594 <UART_SetConfig+0x304>)
 8009476:	4293      	cmp	r3, r2
 8009478:	d124      	bne.n	80094c4 <UART_SetConfig+0x234>
 800947a:	4b42      	ldr	r3, [pc, #264]	; (8009584 <UART_SetConfig+0x2f4>)
 800947c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009480:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009484:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009488:	d012      	beq.n	80094b0 <UART_SetConfig+0x220>
 800948a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800948e:	d802      	bhi.n	8009496 <UART_SetConfig+0x206>
 8009490:	2b00      	cmp	r3, #0
 8009492:	d007      	beq.n	80094a4 <UART_SetConfig+0x214>
 8009494:	e012      	b.n	80094bc <UART_SetConfig+0x22c>
 8009496:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800949a:	d006      	beq.n	80094aa <UART_SetConfig+0x21a>
 800949c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80094a0:	d009      	beq.n	80094b6 <UART_SetConfig+0x226>
 80094a2:	e00b      	b.n	80094bc <UART_SetConfig+0x22c>
 80094a4:	2300      	movs	r3, #0
 80094a6:	76fb      	strb	r3, [r7, #27]
 80094a8:	e038      	b.n	800951c <UART_SetConfig+0x28c>
 80094aa:	2302      	movs	r3, #2
 80094ac:	76fb      	strb	r3, [r7, #27]
 80094ae:	e035      	b.n	800951c <UART_SetConfig+0x28c>
 80094b0:	2304      	movs	r3, #4
 80094b2:	76fb      	strb	r3, [r7, #27]
 80094b4:	e032      	b.n	800951c <UART_SetConfig+0x28c>
 80094b6:	2308      	movs	r3, #8
 80094b8:	76fb      	strb	r3, [r7, #27]
 80094ba:	e02f      	b.n	800951c <UART_SetConfig+0x28c>
 80094bc:	2310      	movs	r3, #16
 80094be:	76fb      	strb	r3, [r7, #27]
 80094c0:	bf00      	nop
 80094c2:	e02b      	b.n	800951c <UART_SetConfig+0x28c>
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a2c      	ldr	r2, [pc, #176]	; (800957c <UART_SetConfig+0x2ec>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d124      	bne.n	8009518 <UART_SetConfig+0x288>
 80094ce:	4b2d      	ldr	r3, [pc, #180]	; (8009584 <UART_SetConfig+0x2f4>)
 80094d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80094d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094dc:	d012      	beq.n	8009504 <UART_SetConfig+0x274>
 80094de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094e2:	d802      	bhi.n	80094ea <UART_SetConfig+0x25a>
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d007      	beq.n	80094f8 <UART_SetConfig+0x268>
 80094e8:	e012      	b.n	8009510 <UART_SetConfig+0x280>
 80094ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80094ee:	d006      	beq.n	80094fe <UART_SetConfig+0x26e>
 80094f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80094f4:	d009      	beq.n	800950a <UART_SetConfig+0x27a>
 80094f6:	e00b      	b.n	8009510 <UART_SetConfig+0x280>
 80094f8:	2300      	movs	r3, #0
 80094fa:	76fb      	strb	r3, [r7, #27]
 80094fc:	e00e      	b.n	800951c <UART_SetConfig+0x28c>
 80094fe:	2302      	movs	r3, #2
 8009500:	76fb      	strb	r3, [r7, #27]
 8009502:	e00b      	b.n	800951c <UART_SetConfig+0x28c>
 8009504:	2304      	movs	r3, #4
 8009506:	76fb      	strb	r3, [r7, #27]
 8009508:	e008      	b.n	800951c <UART_SetConfig+0x28c>
 800950a:	2308      	movs	r3, #8
 800950c:	76fb      	strb	r3, [r7, #27]
 800950e:	e005      	b.n	800951c <UART_SetConfig+0x28c>
 8009510:	2310      	movs	r3, #16
 8009512:	76fb      	strb	r3, [r7, #27]
 8009514:	bf00      	nop
 8009516:	e001      	b.n	800951c <UART_SetConfig+0x28c>
 8009518:	2310      	movs	r3, #16
 800951a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4a16      	ldr	r2, [pc, #88]	; (800957c <UART_SetConfig+0x2ec>)
 8009522:	4293      	cmp	r3, r2
 8009524:	f040 80fa 	bne.w	800971c <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009528:	7efb      	ldrb	r3, [r7, #27]
 800952a:	2b08      	cmp	r3, #8
 800952c:	d836      	bhi.n	800959c <UART_SetConfig+0x30c>
 800952e:	a201      	add	r2, pc, #4	; (adr r2, 8009534 <UART_SetConfig+0x2a4>)
 8009530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009534:	08009559 	.word	0x08009559
 8009538:	0800959d 	.word	0x0800959d
 800953c:	08009561 	.word	0x08009561
 8009540:	0800959d 	.word	0x0800959d
 8009544:	08009567 	.word	0x08009567
 8009548:	0800959d 	.word	0x0800959d
 800954c:	0800959d 	.word	0x0800959d
 8009550:	0800959d 	.word	0x0800959d
 8009554:	0800956f 	.word	0x0800956f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8009558:	f7fd feec 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 800955c:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800955e:	e020      	b.n	80095a2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8009560:	4b0d      	ldr	r3, [pc, #52]	; (8009598 <UART_SetConfig+0x308>)
 8009562:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009564:	e01d      	b.n	80095a2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8009566:	f7fd fe4f 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 800956a:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800956c:	e019      	b.n	80095a2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800956e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009572:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009574:	e015      	b.n	80095a2 <UART_SetConfig+0x312>
 8009576:	bf00      	nop
 8009578:	efff69f3 	.word	0xefff69f3
 800957c:	40008000 	.word	0x40008000
 8009580:	40013800 	.word	0x40013800
 8009584:	40021000 	.word	0x40021000
 8009588:	40004400 	.word	0x40004400
 800958c:	40004800 	.word	0x40004800
 8009590:	40004c00 	.word	0x40004c00
 8009594:	40005000 	.word	0x40005000
 8009598:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800959c:	2301      	movs	r3, #1
 800959e:	74fb      	strb	r3, [r7, #19]
        break;
 80095a0:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	f000 81ac 	beq.w	8009902 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	685a      	ldr	r2, [r3, #4]
 80095ae:	4613      	mov	r3, r2
 80095b0:	005b      	lsls	r3, r3, #1
 80095b2:	4413      	add	r3, r2
 80095b4:	68fa      	ldr	r2, [r7, #12]
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d305      	bcc.n	80095c6 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	685b      	ldr	r3, [r3, #4]
 80095be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095c0:	68fa      	ldr	r2, [r7, #12]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d902      	bls.n	80095cc <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 80095c6:	2301      	movs	r3, #1
 80095c8:	74fb      	strb	r3, [r7, #19]
 80095ca:	e19a      	b.n	8009902 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 80095cc:	7efb      	ldrb	r3, [r7, #27]
 80095ce:	2b08      	cmp	r3, #8
 80095d0:	f200 8091 	bhi.w	80096f6 <UART_SetConfig+0x466>
 80095d4:	a201      	add	r2, pc, #4	; (adr r2, 80095dc <UART_SetConfig+0x34c>)
 80095d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095da:	bf00      	nop
 80095dc:	08009601 	.word	0x08009601
 80095e0:	080096f7 	.word	0x080096f7
 80095e4:	0800964d 	.word	0x0800964d
 80095e8:	080096f7 	.word	0x080096f7
 80095ec:	08009681 	.word	0x08009681
 80095f0:	080096f7 	.word	0x080096f7
 80095f4:	080096f7 	.word	0x080096f7
 80095f8:	080096f7 	.word	0x080096f7
 80095fc:	080096cd 	.word	0x080096cd
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009600:	f7fd fe98 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 8009604:	4603      	mov	r3, r0
 8009606:	4619      	mov	r1, r3
 8009608:	f04f 0200 	mov.w	r2, #0
 800960c:	f04f 0300 	mov.w	r3, #0
 8009610:	f04f 0400 	mov.w	r4, #0
 8009614:	0214      	lsls	r4, r2, #8
 8009616:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800961a:	020b      	lsls	r3, r1, #8
 800961c:	687a      	ldr	r2, [r7, #4]
 800961e:	6852      	ldr	r2, [r2, #4]
 8009620:	0852      	lsrs	r2, r2, #1
 8009622:	4611      	mov	r1, r2
 8009624:	f04f 0200 	mov.w	r2, #0
 8009628:	eb13 0b01 	adds.w	fp, r3, r1
 800962c:	eb44 0c02 	adc.w	ip, r4, r2
 8009630:	4658      	mov	r0, fp
 8009632:	4661      	mov	r1, ip
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	f04f 0400 	mov.w	r4, #0
 800963c:	461a      	mov	r2, r3
 800963e:	4623      	mov	r3, r4
 8009640:	f7f7 fa40 	bl	8000ac4 <__aeabi_uldivmod>
 8009644:	4603      	mov	r3, r0
 8009646:	460c      	mov	r4, r1
 8009648:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800964a:	e057      	b.n	80096fc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	085b      	lsrs	r3, r3, #1
 8009652:	f04f 0400 	mov.w	r4, #0
 8009656:	49b1      	ldr	r1, [pc, #708]	; (800991c <UART_SetConfig+0x68c>)
 8009658:	f04f 0200 	mov.w	r2, #0
 800965c:	eb13 0b01 	adds.w	fp, r3, r1
 8009660:	eb44 0c02 	adc.w	ip, r4, r2
 8009664:	4658      	mov	r0, fp
 8009666:	4661      	mov	r1, ip
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	685b      	ldr	r3, [r3, #4]
 800966c:	f04f 0400 	mov.w	r4, #0
 8009670:	461a      	mov	r2, r3
 8009672:	4623      	mov	r3, r4
 8009674:	f7f7 fa26 	bl	8000ac4 <__aeabi_uldivmod>
 8009678:	4603      	mov	r3, r0
 800967a:	460c      	mov	r4, r1
 800967c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800967e:	e03d      	b.n	80096fc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009680:	f7fd fdc2 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 8009684:	4603      	mov	r3, r0
 8009686:	4619      	mov	r1, r3
 8009688:	f04f 0200 	mov.w	r2, #0
 800968c:	f04f 0300 	mov.w	r3, #0
 8009690:	f04f 0400 	mov.w	r4, #0
 8009694:	0214      	lsls	r4, r2, #8
 8009696:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800969a:	020b      	lsls	r3, r1, #8
 800969c:	687a      	ldr	r2, [r7, #4]
 800969e:	6852      	ldr	r2, [r2, #4]
 80096a0:	0852      	lsrs	r2, r2, #1
 80096a2:	4611      	mov	r1, r2
 80096a4:	f04f 0200 	mov.w	r2, #0
 80096a8:	eb13 0b01 	adds.w	fp, r3, r1
 80096ac:	eb44 0c02 	adc.w	ip, r4, r2
 80096b0:	4658      	mov	r0, fp
 80096b2:	4661      	mov	r1, ip
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	685b      	ldr	r3, [r3, #4]
 80096b8:	f04f 0400 	mov.w	r4, #0
 80096bc:	461a      	mov	r2, r3
 80096be:	4623      	mov	r3, r4
 80096c0:	f7f7 fa00 	bl	8000ac4 <__aeabi_uldivmod>
 80096c4:	4603      	mov	r3, r0
 80096c6:	460c      	mov	r4, r1
 80096c8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80096ca:	e017      	b.n	80096fc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	685b      	ldr	r3, [r3, #4]
 80096d0:	085b      	lsrs	r3, r3, #1
 80096d2:	f04f 0400 	mov.w	r4, #0
 80096d6:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80096da:	f144 0100 	adc.w	r1, r4, #0
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	685b      	ldr	r3, [r3, #4]
 80096e2:	f04f 0400 	mov.w	r4, #0
 80096e6:	461a      	mov	r2, r3
 80096e8:	4623      	mov	r3, r4
 80096ea:	f7f7 f9eb 	bl	8000ac4 <__aeabi_uldivmod>
 80096ee:	4603      	mov	r3, r0
 80096f0:	460c      	mov	r4, r1
 80096f2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80096f4:	e002      	b.n	80096fc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80096f6:	2301      	movs	r3, #1
 80096f8:	74fb      	strb	r3, [r7, #19]
            break;
 80096fa:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80096fc:	697b      	ldr	r3, [r7, #20]
 80096fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009702:	d308      	bcc.n	8009716 <UART_SetConfig+0x486>
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800970a:	d204      	bcs.n	8009716 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	697a      	ldr	r2, [r7, #20]
 8009712:	60da      	str	r2, [r3, #12]
 8009714:	e0f5      	b.n	8009902 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8009716:	2301      	movs	r3, #1
 8009718:	74fb      	strb	r3, [r7, #19]
 800971a:	e0f2      	b.n	8009902 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	69db      	ldr	r3, [r3, #28]
 8009720:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009724:	d17f      	bne.n	8009826 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8009726:	7efb      	ldrb	r3, [r7, #27]
 8009728:	2b08      	cmp	r3, #8
 800972a:	d85c      	bhi.n	80097e6 <UART_SetConfig+0x556>
 800972c:	a201      	add	r2, pc, #4	; (adr r2, 8009734 <UART_SetConfig+0x4a4>)
 800972e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009732:	bf00      	nop
 8009734:	08009759 	.word	0x08009759
 8009738:	08009777 	.word	0x08009777
 800973c:	08009795 	.word	0x08009795
 8009740:	080097e7 	.word	0x080097e7
 8009744:	080097b1 	.word	0x080097b1
 8009748:	080097e7 	.word	0x080097e7
 800974c:	080097e7 	.word	0x080097e7
 8009750:	080097e7 	.word	0x080097e7
 8009754:	080097cf 	.word	0x080097cf
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009758:	f7fd fdec 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 800975c:	4603      	mov	r3, r0
 800975e:	005a      	lsls	r2, r3, #1
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	685b      	ldr	r3, [r3, #4]
 8009764:	085b      	lsrs	r3, r3, #1
 8009766:	441a      	add	r2, r3
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009770:	b29b      	uxth	r3, r3
 8009772:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009774:	e03a      	b.n	80097ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009776:	f7fd fdf3 	bl	8007360 <HAL_RCC_GetPCLK2Freq>
 800977a:	4603      	mov	r3, r0
 800977c:	005a      	lsls	r2, r3, #1
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	085b      	lsrs	r3, r3, #1
 8009784:	441a      	add	r2, r3
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	fbb2 f3f3 	udiv	r3, r2, r3
 800978e:	b29b      	uxth	r3, r3
 8009790:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009792:	e02b      	b.n	80097ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	085b      	lsrs	r3, r3, #1
 800979a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800979e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80097a2:	687a      	ldr	r2, [r7, #4]
 80097a4:	6852      	ldr	r2, [r2, #4]
 80097a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80097aa:	b29b      	uxth	r3, r3
 80097ac:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80097ae:	e01d      	b.n	80097ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80097b0:	f7fd fd2a 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 80097b4:	4603      	mov	r3, r0
 80097b6:	005a      	lsls	r2, r3, #1
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	085b      	lsrs	r3, r3, #1
 80097be:	441a      	add	r2, r3
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	685b      	ldr	r3, [r3, #4]
 80097c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80097c8:	b29b      	uxth	r3, r3
 80097ca:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80097cc:	e00e      	b.n	80097ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	685b      	ldr	r3, [r3, #4]
 80097d2:	085b      	lsrs	r3, r3, #1
 80097d4:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	685b      	ldr	r3, [r3, #4]
 80097dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80097e0:	b29b      	uxth	r3, r3
 80097e2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80097e4:	e002      	b.n	80097ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	74fb      	strb	r3, [r7, #19]
        break;
 80097ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	2b0f      	cmp	r3, #15
 80097f0:	d916      	bls.n	8009820 <UART_SetConfig+0x590>
 80097f2:	697b      	ldr	r3, [r7, #20]
 80097f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097f8:	d212      	bcs.n	8009820 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	b29b      	uxth	r3, r3
 80097fe:	f023 030f 	bic.w	r3, r3, #15
 8009802:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	085b      	lsrs	r3, r3, #1
 8009808:	b29b      	uxth	r3, r3
 800980a:	f003 0307 	and.w	r3, r3, #7
 800980e:	b29a      	uxth	r2, r3
 8009810:	897b      	ldrh	r3, [r7, #10]
 8009812:	4313      	orrs	r3, r2
 8009814:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	897a      	ldrh	r2, [r7, #10]
 800981c:	60da      	str	r2, [r3, #12]
 800981e:	e070      	b.n	8009902 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8009820:	2301      	movs	r3, #1
 8009822:	74fb      	strb	r3, [r7, #19]
 8009824:	e06d      	b.n	8009902 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8009826:	7efb      	ldrb	r3, [r7, #27]
 8009828:	2b08      	cmp	r3, #8
 800982a:	d859      	bhi.n	80098e0 <UART_SetConfig+0x650>
 800982c:	a201      	add	r2, pc, #4	; (adr r2, 8009834 <UART_SetConfig+0x5a4>)
 800982e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009832:	bf00      	nop
 8009834:	08009859 	.word	0x08009859
 8009838:	08009875 	.word	0x08009875
 800983c:	08009891 	.word	0x08009891
 8009840:	080098e1 	.word	0x080098e1
 8009844:	080098ad 	.word	0x080098ad
 8009848:	080098e1 	.word	0x080098e1
 800984c:	080098e1 	.word	0x080098e1
 8009850:	080098e1 	.word	0x080098e1
 8009854:	080098c9 	.word	0x080098c9
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009858:	f7fd fd6c 	bl	8007334 <HAL_RCC_GetPCLK1Freq>
 800985c:	4602      	mov	r2, r0
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	685b      	ldr	r3, [r3, #4]
 8009862:	085b      	lsrs	r3, r3, #1
 8009864:	441a      	add	r2, r3
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	fbb2 f3f3 	udiv	r3, r2, r3
 800986e:	b29b      	uxth	r3, r3
 8009870:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009872:	e038      	b.n	80098e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009874:	f7fd fd74 	bl	8007360 <HAL_RCC_GetPCLK2Freq>
 8009878:	4602      	mov	r2, r0
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	685b      	ldr	r3, [r3, #4]
 800987e:	085b      	lsrs	r3, r3, #1
 8009880:	441a      	add	r2, r3
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	685b      	ldr	r3, [r3, #4]
 8009886:	fbb2 f3f3 	udiv	r3, r2, r3
 800988a:	b29b      	uxth	r3, r3
 800988c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800988e:	e02a      	b.n	80098e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	085b      	lsrs	r3, r3, #1
 8009896:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800989a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	6852      	ldr	r2, [r2, #4]
 80098a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80098aa:	e01c      	b.n	80098e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80098ac:	f7fd fcac 	bl	8007208 <HAL_RCC_GetSysClockFreq>
 80098b0:	4602      	mov	r2, r0
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	685b      	ldr	r3, [r3, #4]
 80098b6:	085b      	lsrs	r3, r3, #1
 80098b8:	441a      	add	r2, r3
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	685b      	ldr	r3, [r3, #4]
 80098be:	fbb2 f3f3 	udiv	r3, r2, r3
 80098c2:	b29b      	uxth	r3, r3
 80098c4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80098c6:	e00e      	b.n	80098e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	685b      	ldr	r3, [r3, #4]
 80098cc:	085b      	lsrs	r3, r3, #1
 80098ce:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80098da:	b29b      	uxth	r3, r3
 80098dc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80098de:	e002      	b.n	80098e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80098e0:	2301      	movs	r3, #1
 80098e2:	74fb      	strb	r3, [r7, #19]
        break;
 80098e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	2b0f      	cmp	r3, #15
 80098ea:	d908      	bls.n	80098fe <UART_SetConfig+0x66e>
 80098ec:	697b      	ldr	r3, [r7, #20]
 80098ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098f2:	d204      	bcs.n	80098fe <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	697a      	ldr	r2, [r7, #20]
 80098fa:	60da      	str	r2, [r3, #12]
 80098fc:	e001      	b.n	8009902 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2200      	movs	r2, #0
 8009906:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2200      	movs	r2, #0
 800990c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800990e:	7cfb      	ldrb	r3, [r7, #19]
}
 8009910:	4618      	mov	r0, r3
 8009912:	3720      	adds	r7, #32
 8009914:	46bd      	mov	sp, r7
 8009916:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800991a:	bf00      	nop
 800991c:	f4240000 	.word	0xf4240000

08009920 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009920:	b480      	push	{r7}
 8009922:	b083      	sub	sp, #12
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800992c:	f003 0301 	and.w	r3, r3, #1
 8009930:	2b00      	cmp	r3, #0
 8009932:	d00a      	beq.n	800994a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	430a      	orrs	r2, r1
 8009948:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800994e:	f003 0302 	and.w	r3, r3, #2
 8009952:	2b00      	cmp	r3, #0
 8009954:	d00a      	beq.n	800996c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	685b      	ldr	r3, [r3, #4]
 800995c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	430a      	orrs	r2, r1
 800996a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009970:	f003 0304 	and.w	r3, r3, #4
 8009974:	2b00      	cmp	r3, #0
 8009976:	d00a      	beq.n	800998e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	685b      	ldr	r3, [r3, #4]
 800997e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	430a      	orrs	r2, r1
 800998c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009992:	f003 0308 	and.w	r3, r3, #8
 8009996:	2b00      	cmp	r3, #0
 8009998:	d00a      	beq.n	80099b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	430a      	orrs	r2, r1
 80099ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099b4:	f003 0310 	and.w	r3, r3, #16
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d00a      	beq.n	80099d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	689b      	ldr	r3, [r3, #8]
 80099c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	430a      	orrs	r2, r1
 80099d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099d6:	f003 0320 	and.w	r3, r3, #32
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d00a      	beq.n	80099f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	689b      	ldr	r3, [r3, #8]
 80099e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	430a      	orrs	r2, r1
 80099f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d01a      	beq.n	8009a36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	685b      	ldr	r3, [r3, #4]
 8009a06:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	430a      	orrs	r2, r1
 8009a14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009a1e:	d10a      	bne.n	8009a36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	430a      	orrs	r2, r1
 8009a34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d00a      	beq.n	8009a58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	430a      	orrs	r2, r1
 8009a56:	605a      	str	r2, [r3, #4]
  }
}
 8009a58:	bf00      	nop
 8009a5a:	370c      	adds	r7, #12
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a62:	4770      	bx	lr

08009a64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b086      	sub	sp, #24
 8009a68:	af02      	add	r7, sp, #8
 8009a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009a72:	f7f9 fc85 	bl	8003380 <HAL_GetTick>
 8009a76:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f003 0308 	and.w	r3, r3, #8
 8009a82:	2b08      	cmp	r3, #8
 8009a84:	d10e      	bne.n	8009aa4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a86:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009a8a:	9300      	str	r3, [sp, #0]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f000 f82a 	bl	8009aee <UART_WaitOnFlagUntilTimeout>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d001      	beq.n	8009aa4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009aa0:	2303      	movs	r3, #3
 8009aa2:	e020      	b.n	8009ae6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f003 0304 	and.w	r3, r3, #4
 8009aae:	2b04      	cmp	r3, #4
 8009ab0:	d10e      	bne.n	8009ad0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ab2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009ab6:	9300      	str	r3, [sp, #0]
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2200      	movs	r2, #0
 8009abc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f000 f814 	bl	8009aee <UART_WaitOnFlagUntilTimeout>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d001      	beq.n	8009ad0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009acc:	2303      	movs	r3, #3
 8009ace:	e00a      	b.n	8009ae6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2220      	movs	r2, #32
 8009ad4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	2220      	movs	r2, #32
 8009ada:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8009ae4:	2300      	movs	r3, #0
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	3710      	adds	r7, #16
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}

08009aee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009aee:	b580      	push	{r7, lr}
 8009af0:	b084      	sub	sp, #16
 8009af2:	af00      	add	r7, sp, #0
 8009af4:	60f8      	str	r0, [r7, #12]
 8009af6:	60b9      	str	r1, [r7, #8]
 8009af8:	603b      	str	r3, [r7, #0]
 8009afa:	4613      	mov	r3, r2
 8009afc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009afe:	e02a      	b.n	8009b56 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b00:	69bb      	ldr	r3, [r7, #24]
 8009b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b06:	d026      	beq.n	8009b56 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b08:	f7f9 fc3a 	bl	8003380 <HAL_GetTick>
 8009b0c:	4602      	mov	r2, r0
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	1ad3      	subs	r3, r2, r3
 8009b12:	69ba      	ldr	r2, [r7, #24]
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d302      	bcc.n	8009b1e <UART_WaitOnFlagUntilTimeout+0x30>
 8009b18:	69bb      	ldr	r3, [r7, #24]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d11b      	bne.n	8009b56 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	681a      	ldr	r2, [r3, #0]
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009b2c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	689a      	ldr	r2, [r3, #8]
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f022 0201 	bic.w	r2, r2, #1
 8009b3c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2220      	movs	r2, #32
 8009b42:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2220      	movs	r2, #32
 8009b48:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8009b52:	2303      	movs	r3, #3
 8009b54:	e00f      	b.n	8009b76 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	69da      	ldr	r2, [r3, #28]
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	4013      	ands	r3, r2
 8009b60:	68ba      	ldr	r2, [r7, #8]
 8009b62:	429a      	cmp	r2, r3
 8009b64:	bf0c      	ite	eq
 8009b66:	2301      	moveq	r3, #1
 8009b68:	2300      	movne	r3, #0
 8009b6a:	b2db      	uxtb	r3, r3
 8009b6c:	461a      	mov	r2, r3
 8009b6e:	79fb      	ldrb	r3, [r7, #7]
 8009b70:	429a      	cmp	r2, r3
 8009b72:	d0c5      	beq.n	8009b00 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009b74:	2300      	movs	r3, #0
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3710      	adds	r7, #16
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009b7e:	b084      	sub	sp, #16
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b084      	sub	sp, #16
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	f107 001c 	add.w	r0, r7, #28
 8009b8c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b92:	2b01      	cmp	r3, #1
 8009b94:	d122      	bne.n	8009bdc <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b9a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	68db      	ldr	r3, [r3, #12]
 8009ba6:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009baa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009bae:	687a      	ldr	r2, [r7, #4]
 8009bb0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	68db      	ldr	r3, [r3, #12]
 8009bb6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009bbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bc0:	2b01      	cmp	r3, #1
 8009bc2:	d105      	bne.n	8009bd0 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	68db      	ldr	r3, [r3, #12]
 8009bc8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f000 f937 	bl	8009e44 <USB_CoreReset>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	73fb      	strb	r3, [r7, #15]
 8009bda:	e01a      	b.n	8009c12 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	68db      	ldr	r3, [r3, #12]
 8009be0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f000 f92b 	bl	8009e44 <USB_CoreReset>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009bf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d106      	bne.n	8009c06 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bfc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	639a      	str	r2, [r3, #56]	; 0x38
 8009c04:	e005      	b.n	8009c12 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c0a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 8009c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	3710      	adds	r7, #16
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009c1e:	b004      	add	sp, #16
 8009c20:	4770      	bx	lr

08009c22 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c22:	b480      	push	{r7}
 8009c24:	b083      	sub	sp, #12
 8009c26:	af00      	add	r7, sp, #0
 8009c28:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	689b      	ldr	r3, [r3, #8]
 8009c2e:	f043 0201 	orr.w	r2, r3, #1
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009c36:	2300      	movs	r3, #0
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	370c      	adds	r7, #12
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c42:	4770      	bx	lr

08009c44 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c44:	b480      	push	{r7}
 8009c46:	b083      	sub	sp, #12
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	689b      	ldr	r3, [r3, #8]
 8009c50:	f023 0201 	bic.w	r2, r3, #1
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009c58:	2300      	movs	r3, #0
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	370c      	adds	r7, #12
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c64:	4770      	bx	lr

08009c66 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8009c66:	b580      	push	{r7, lr}
 8009c68:	b082      	sub	sp, #8
 8009c6a:	af00      	add	r7, sp, #0
 8009c6c:	6078      	str	r0, [r7, #4]
 8009c6e:	460b      	mov	r3, r1
 8009c70:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	68db      	ldr	r3, [r3, #12]
 8009c76:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009c7e:	78fb      	ldrb	r3, [r7, #3]
 8009c80:	2b01      	cmp	r3, #1
 8009c82:	d106      	bne.n	8009c92 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	68db      	ldr	r3, [r3, #12]
 8009c88:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	60da      	str	r2, [r3, #12]
 8009c90:	e00b      	b.n	8009caa <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009c92:	78fb      	ldrb	r3, [r7, #3]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d106      	bne.n	8009ca6 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	68db      	ldr	r3, [r3, #12]
 8009c9c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	60da      	str	r2, [r3, #12]
 8009ca4:	e001      	b.n	8009caa <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	e003      	b.n	8009cb2 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8009caa:	2032      	movs	r0, #50	; 0x32
 8009cac:	f7f9 fb74 	bl	8003398 <HAL_Delay>

  return HAL_OK;
 8009cb0:	2300      	movs	r3, #0
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3708      	adds	r7, #8
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}
	...

08009cbc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b085      	sub	sp, #20
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
 8009cc4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	019b      	lsls	r3, r3, #6
 8009cce:	f043 0220 	orr.w	r2, r3, #32
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	3301      	adds	r3, #1
 8009cda:	60fb      	str	r3, [r7, #12]
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	4a09      	ldr	r2, [pc, #36]	; (8009d04 <USB_FlushTxFifo+0x48>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d901      	bls.n	8009ce8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009ce4:	2303      	movs	r3, #3
 8009ce6:	e006      	b.n	8009cf6 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	691b      	ldr	r3, [r3, #16]
 8009cec:	f003 0320 	and.w	r3, r3, #32
 8009cf0:	2b20      	cmp	r3, #32
 8009cf2:	d0f0      	beq.n	8009cd6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009cf4:	2300      	movs	r3, #0
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	3714      	adds	r7, #20
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d00:	4770      	bx	lr
 8009d02:	bf00      	nop
 8009d04:	00030d40 	.word	0x00030d40

08009d08 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b085      	sub	sp, #20
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009d10:	2300      	movs	r3, #0
 8009d12:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2210      	movs	r2, #16
 8009d18:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	3301      	adds	r3, #1
 8009d1e:	60fb      	str	r3, [r7, #12]
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	4a09      	ldr	r2, [pc, #36]	; (8009d48 <USB_FlushRxFifo+0x40>)
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d901      	bls.n	8009d2c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009d28:	2303      	movs	r3, #3
 8009d2a:	e006      	b.n	8009d3a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	691b      	ldr	r3, [r3, #16]
 8009d30:	f003 0310 	and.w	r3, r3, #16
 8009d34:	2b10      	cmp	r3, #16
 8009d36:	d0f0      	beq.n	8009d1a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009d38:	2300      	movs	r3, #0
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3714      	adds	r7, #20
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d44:	4770      	bx	lr
 8009d46:	bf00      	nop
 8009d48:	00030d40 	.word	0x00030d40

08009d4c <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b089      	sub	sp, #36	; 0x24
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	60f8      	str	r0, [r7, #12]
 8009d54:	60b9      	str	r1, [r7, #8]
 8009d56:	4611      	mov	r1, r2
 8009d58:	461a      	mov	r2, r3
 8009d5a:	460b      	mov	r3, r1
 8009d5c:	71fb      	strb	r3, [r7, #7]
 8009d5e:	4613      	mov	r3, r2
 8009d60:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8009d6a:	88bb      	ldrh	r3, [r7, #4]
 8009d6c:	3303      	adds	r3, #3
 8009d6e:	089b      	lsrs	r3, r3, #2
 8009d70:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8009d72:	2300      	movs	r3, #0
 8009d74:	61bb      	str	r3, [r7, #24]
 8009d76:	e00f      	b.n	8009d98 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009d78:	79fb      	ldrb	r3, [r7, #7]
 8009d7a:	031a      	lsls	r2, r3, #12
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	4413      	add	r3, r2
 8009d80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d84:	461a      	mov	r2, r3
 8009d86:	69fb      	ldr	r3, [r7, #28]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	6013      	str	r3, [r2, #0]
    pSrc++;
 8009d8c:	69fb      	ldr	r3, [r7, #28]
 8009d8e:	3304      	adds	r3, #4
 8009d90:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009d92:	69bb      	ldr	r3, [r7, #24]
 8009d94:	3301      	adds	r3, #1
 8009d96:	61bb      	str	r3, [r7, #24]
 8009d98:	69ba      	ldr	r2, [r7, #24]
 8009d9a:	693b      	ldr	r3, [r7, #16]
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d3eb      	bcc.n	8009d78 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8009da0:	2300      	movs	r3, #0
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3724      	adds	r7, #36	; 0x24
 8009da6:	46bd      	mov	sp, r7
 8009da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dac:	4770      	bx	lr

08009dae <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009dae:	b480      	push	{r7}
 8009db0:	b089      	sub	sp, #36	; 0x24
 8009db2:	af00      	add	r7, sp, #0
 8009db4:	60f8      	str	r0, [r7, #12]
 8009db6:	60b9      	str	r1, [r7, #8]
 8009db8:	4613      	mov	r3, r2
 8009dba:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009dc4:	88fb      	ldrh	r3, [r7, #6]
 8009dc6:	3303      	adds	r3, #3
 8009dc8:	089b      	lsrs	r3, r3, #2
 8009dca:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009dcc:	2300      	movs	r3, #0
 8009dce:	61bb      	str	r3, [r7, #24]
 8009dd0:	e00b      	b.n	8009dea <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009dd8:	681a      	ldr	r2, [r3, #0]
 8009dda:	69fb      	ldr	r3, [r7, #28]
 8009ddc:	601a      	str	r2, [r3, #0]
    pDest++;
 8009dde:	69fb      	ldr	r3, [r7, #28]
 8009de0:	3304      	adds	r3, #4
 8009de2:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009de4:	69bb      	ldr	r3, [r7, #24]
 8009de6:	3301      	adds	r3, #1
 8009de8:	61bb      	str	r3, [r7, #24]
 8009dea:	69ba      	ldr	r2, [r7, #24]
 8009dec:	693b      	ldr	r3, [r7, #16]
 8009dee:	429a      	cmp	r2, r3
 8009df0:	d3ef      	bcc.n	8009dd2 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8009df2:	69fb      	ldr	r3, [r7, #28]
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3724      	adds	r7, #36	; 0x24
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr

08009e00 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b085      	sub	sp, #20
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	695b      	ldr	r3, [r3, #20]
 8009e0c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	699b      	ldr	r3, [r3, #24]
 8009e12:	68fa      	ldr	r2, [r7, #12]
 8009e14:	4013      	ands	r3, r2
 8009e16:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009e18:	68fb      	ldr	r3, [r7, #12]
}
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	3714      	adds	r7, #20
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e24:	4770      	bx	lr

08009e26 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009e26:	b480      	push	{r7}
 8009e28:	b083      	sub	sp, #12
 8009e2a:	af00      	add	r7, sp, #0
 8009e2c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	695b      	ldr	r3, [r3, #20]
 8009e32:	f003 0301 	and.w	r3, r3, #1
}
 8009e36:	4618      	mov	r0, r3
 8009e38:	370c      	adds	r7, #12
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr
	...

08009e44 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b085      	sub	sp, #20
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	3301      	adds	r3, #1
 8009e54:	60fb      	str	r3, [r7, #12]
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	4a13      	ldr	r2, [pc, #76]	; (8009ea8 <USB_CoreReset+0x64>)
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d901      	bls.n	8009e62 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009e5e:	2303      	movs	r3, #3
 8009e60:	e01b      	b.n	8009e9a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	691b      	ldr	r3, [r3, #16]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	daf2      	bge.n	8009e50 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	691b      	ldr	r3, [r3, #16]
 8009e72:	f043 0201 	orr.w	r2, r3, #1
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	60fb      	str	r3, [r7, #12]
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	4a09      	ldr	r2, [pc, #36]	; (8009ea8 <USB_CoreReset+0x64>)
 8009e84:	4293      	cmp	r3, r2
 8009e86:	d901      	bls.n	8009e8c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009e88:	2303      	movs	r3, #3
 8009e8a:	e006      	b.n	8009e9a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	691b      	ldr	r3, [r3, #16]
 8009e90:	f003 0301 	and.w	r3, r3, #1
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	d0f0      	beq.n	8009e7a <USB_CoreReset+0x36>

  return HAL_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3714      	adds	r7, #20
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea4:	4770      	bx	lr
 8009ea6:	bf00      	nop
 8009ea8:	00030d40 	.word	0x00030d40

08009eac <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009eac:	b084      	sub	sp, #16
 8009eae:	b580      	push	{r7, lr}
 8009eb0:	b084      	sub	sp, #16
 8009eb2:	af00      	add	r7, sp, #0
 8009eb4:	6078      	str	r0, [r7, #4]
 8009eb6:	f107 001c 	add.w	r0, r7, #28
 8009eba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009ec8:	461a      	mov	r2, r3
 8009eca:	2300      	movs	r3, #0
 8009ecc:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ed2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ede:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	68ba      	ldr	r2, [r7, #8]
 8009ef0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009ef4:	f023 0304 	bic.w	r3, r3, #4
 8009ef8:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8009efa:	2110      	movs	r1, #16
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f7ff fedd 	bl	8009cbc <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8009f02:	6878      	ldr	r0, [r7, #4]
 8009f04:	f7ff ff00 	bl	8009d08 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009f08:	2300      	movs	r3, #0
 8009f0a:	60fb      	str	r3, [r7, #12]
 8009f0c:	e015      	b.n	8009f3a <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	015a      	lsls	r2, r3, #5
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	4413      	add	r3, r2
 8009f16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f1a:	461a      	mov	r2, r3
 8009f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8009f20:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	015a      	lsls	r2, r3, #5
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	4413      	add	r3, r2
 8009f2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f2e:	461a      	mov	r2, r3
 8009f30:	2300      	movs	r3, #0
 8009f32:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	3301      	adds	r3, #1
 8009f38:	60fb      	str	r3, [r7, #12]
 8009f3a:	6a3b      	ldr	r3, [r7, #32]
 8009f3c:	68fa      	ldr	r2, [r7, #12]
 8009f3e:	429a      	cmp	r2, r3
 8009f40:	d3e5      	bcc.n	8009f0e <USB_HostInit+0x62>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8009f42:	2101      	movs	r1, #1
 8009f44:	6878      	ldr	r0, [r7, #4]
 8009f46:	f000 f893 	bl	800a070 <USB_DriveVbus>

  HAL_Delay(200U);
 8009f4a:	20c8      	movs	r0, #200	; 0xc8
 8009f4c:	f7f9 fa24 	bl	8003398 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f04f 32ff 	mov.w	r2, #4294967295
 8009f5c:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2280      	movs	r2, #128	; 0x80
 8009f62:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	4a0d      	ldr	r2, [pc, #52]	; (8009f9c <USB_HostInit+0xf0>)
 8009f68:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	4a0c      	ldr	r2, [pc, #48]	; (8009fa0 <USB_HostInit+0xf4>)
 8009f6e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	699b      	ldr	r3, [r3, #24]
 8009f76:	f043 0210 	orr.w	r2, r3, #16
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	699a      	ldr	r2, [r3, #24]
 8009f82:	4b08      	ldr	r3, [pc, #32]	; (8009fa4 <USB_HostInit+0xf8>)
 8009f84:	4313      	orrs	r3, r2
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8009f8a:	2300      	movs	r3, #0
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3710      	adds	r7, #16
 8009f90:	46bd      	mov	sp, r7
 8009f92:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009f96:	b004      	add	sp, #16
 8009f98:	4770      	bx	lr
 8009f9a:	bf00      	nop
 8009f9c:	00600080 	.word	0x00600080
 8009fa0:	004000e0 	.word	0x004000e0
 8009fa4:	a3200008 	.word	0xa3200008

08009fa8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b085      	sub	sp, #20
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	68fa      	ldr	r2, [r7, #12]
 8009fc2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009fc6:	f023 0303 	bic.w	r3, r3, #3
 8009fca:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009fd2:	681a      	ldr	r2, [r3, #0]
 8009fd4:	78fb      	ldrb	r3, [r7, #3]
 8009fd6:	f003 0303 	and.w	r3, r3, #3
 8009fda:	68f9      	ldr	r1, [r7, #12]
 8009fdc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009fe4:	78fb      	ldrb	r3, [r7, #3]
 8009fe6:	2b01      	cmp	r3, #1
 8009fe8:	d107      	bne.n	8009ffa <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ff0:	461a      	mov	r2, r3
 8009ff2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8009ff6:	6053      	str	r3, [r2, #4]
 8009ff8:	e009      	b.n	800a00e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8009ffa:	78fb      	ldrb	r3, [r7, #3]
 8009ffc:	2b02      	cmp	r3, #2
 8009ffe:	d106      	bne.n	800a00e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a006:	461a      	mov	r2, r3
 800a008:	f241 7370 	movw	r3, #6000	; 0x1770
 800a00c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a00e:	2300      	movs	r3, #0
}
 800a010:	4618      	mov	r0, r3
 800a012:	3714      	adds	r7, #20
 800a014:	46bd      	mov	sp, r7
 800a016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01a:	4770      	bx	lr

0800a01c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b084      	sub	sp, #16
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a028:	2300      	movs	r3, #0
 800a02a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a03c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	68fa      	ldr	r2, [r7, #12]
 800a042:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a046:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a04a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a04c:	2064      	movs	r0, #100	; 0x64
 800a04e:	f7f9 f9a3 	bl	8003398 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a052:	68bb      	ldr	r3, [r7, #8]
 800a054:	68fa      	ldr	r2, [r7, #12]
 800a056:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a05a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a05e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a060:	200a      	movs	r0, #10
 800a062:	f7f9 f999 	bl	8003398 <HAL_Delay>

  return HAL_OK;
 800a066:	2300      	movs	r3, #0
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3710      	adds	r7, #16
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a070:	b480      	push	{r7}
 800a072:	b085      	sub	sp, #20
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
 800a078:	460b      	mov	r3, r1
 800a07a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a080:	2300      	movs	r3, #0
 800a082:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a094:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d109      	bne.n	800a0b4 <USB_DriveVbus+0x44>
 800a0a0:	78fb      	ldrb	r3, [r7, #3]
 800a0a2:	2b01      	cmp	r3, #1
 800a0a4:	d106      	bne.n	800a0b4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a0a6:	68bb      	ldr	r3, [r7, #8]
 800a0a8:	68fa      	ldr	r2, [r7, #12]
 800a0aa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a0ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a0b2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a0ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0be:	d109      	bne.n	800a0d4 <USB_DriveVbus+0x64>
 800a0c0:	78fb      	ldrb	r3, [r7, #3]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d106      	bne.n	800a0d4 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	68fa      	ldr	r2, [r7, #12]
 800a0ca:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a0ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a0d2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a0d4:	2300      	movs	r3, #0
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3714      	adds	r7, #20
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e0:	4770      	bx	lr

0800a0e2 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a0e2:	b480      	push	{r7}
 800a0e4:	b085      	sub	sp, #20
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a0fc:	68bb      	ldr	r3, [r7, #8]
 800a0fe:	0c5b      	lsrs	r3, r3, #17
 800a100:	f003 0303 	and.w	r3, r3, #3
}
 800a104:	4618      	mov	r0, r3
 800a106:	3714      	adds	r7, #20
 800a108:	46bd      	mov	sp, r7
 800a10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10e:	4770      	bx	lr

0800a110 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a110:	b480      	push	{r7}
 800a112:	b085      	sub	sp, #20
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a122:	689b      	ldr	r3, [r3, #8]
 800a124:	b29b      	uxth	r3, r3
}
 800a126:	4618      	mov	r0, r3
 800a128:	3714      	adds	r7, #20
 800a12a:	46bd      	mov	sp, r7
 800a12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a130:	4770      	bx	lr
	...

0800a134 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800a134:	b480      	push	{r7}
 800a136:	b087      	sub	sp, #28
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
 800a13c:	4608      	mov	r0, r1
 800a13e:	4611      	mov	r1, r2
 800a140:	461a      	mov	r2, r3
 800a142:	4603      	mov	r3, r0
 800a144:	70fb      	strb	r3, [r7, #3]
 800a146:	460b      	mov	r3, r1
 800a148:	70bb      	strb	r3, [r7, #2]
 800a14a:	4613      	mov	r3, r2
 800a14c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a14e:	2300      	movs	r3, #0
 800a150:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a156:	78fb      	ldrb	r3, [r7, #3]
 800a158:	015a      	lsls	r2, r3, #5
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	4413      	add	r3, r2
 800a15e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a162:	461a      	mov	r2, r3
 800a164:	f04f 33ff 	mov.w	r3, #4294967295
 800a168:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a16a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a16e:	2b03      	cmp	r3, #3
 800a170:	d867      	bhi.n	800a242 <USB_HC_Init+0x10e>
 800a172:	a201      	add	r2, pc, #4	; (adr r2, 800a178 <USB_HC_Init+0x44>)
 800a174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a178:	0800a189 	.word	0x0800a189
 800a17c:	0800a205 	.word	0x0800a205
 800a180:	0800a189 	.word	0x0800a189
 800a184:	0800a1c7 	.word	0x0800a1c7
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a188:	78fb      	ldrb	r3, [r7, #3]
 800a18a:	015a      	lsls	r2, r3, #5
 800a18c:	68bb      	ldr	r3, [r7, #8]
 800a18e:	4413      	add	r3, r2
 800a190:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a194:	461a      	mov	r2, r3
 800a196:	f240 439d 	movw	r3, #1181	; 0x49d
 800a19a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a19c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	da51      	bge.n	800a248 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a1a4:	78fb      	ldrb	r3, [r7, #3]
 800a1a6:	015a      	lsls	r2, r3, #5
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	4413      	add	r3, r2
 800a1ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1b0:	68db      	ldr	r3, [r3, #12]
 800a1b2:	78fa      	ldrb	r2, [r7, #3]
 800a1b4:	0151      	lsls	r1, r2, #5
 800a1b6:	68ba      	ldr	r2, [r7, #8]
 800a1b8:	440a      	add	r2, r1
 800a1ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a1be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a1c2:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a1c4:	e040      	b.n	800a248 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a1c6:	78fb      	ldrb	r3, [r7, #3]
 800a1c8:	015a      	lsls	r2, r3, #5
 800a1ca:	68bb      	ldr	r3, [r7, #8]
 800a1cc:	4413      	add	r3, r2
 800a1ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	f240 639d 	movw	r3, #1693	; 0x69d
 800a1d8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a1da:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	da34      	bge.n	800a24c <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a1e2:	78fb      	ldrb	r3, [r7, #3]
 800a1e4:	015a      	lsls	r2, r3, #5
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	4413      	add	r3, r2
 800a1ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1ee:	68db      	ldr	r3, [r3, #12]
 800a1f0:	78fa      	ldrb	r2, [r7, #3]
 800a1f2:	0151      	lsls	r1, r2, #5
 800a1f4:	68ba      	ldr	r2, [r7, #8]
 800a1f6:	440a      	add	r2, r1
 800a1f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a1fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a200:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a202:	e023      	b.n	800a24c <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a204:	78fb      	ldrb	r3, [r7, #3]
 800a206:	015a      	lsls	r2, r3, #5
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	4413      	add	r3, r2
 800a20c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a210:	461a      	mov	r2, r3
 800a212:	f240 2325 	movw	r3, #549	; 0x225
 800a216:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a218:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	da17      	bge.n	800a250 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a220:	78fb      	ldrb	r3, [r7, #3]
 800a222:	015a      	lsls	r2, r3, #5
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	4413      	add	r3, r2
 800a228:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a22c:	68db      	ldr	r3, [r3, #12]
 800a22e:	78fa      	ldrb	r2, [r7, #3]
 800a230:	0151      	lsls	r1, r2, #5
 800a232:	68ba      	ldr	r2, [r7, #8]
 800a234:	440a      	add	r2, r1
 800a236:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a23a:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a23e:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a240:	e006      	b.n	800a250 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800a242:	2301      	movs	r3, #1
 800a244:	75fb      	strb	r3, [r7, #23]
      break;
 800a246:	e004      	b.n	800a252 <USB_HC_Init+0x11e>
      break;
 800a248:	bf00      	nop
 800a24a:	e002      	b.n	800a252 <USB_HC_Init+0x11e>
      break;
 800a24c:	bf00      	nop
 800a24e:	e000      	b.n	800a252 <USB_HC_Init+0x11e>
      break;
 800a250:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a258:	699a      	ldr	r2, [r3, #24]
 800a25a:	78fb      	ldrb	r3, [r7, #3]
 800a25c:	f003 030f 	and.w	r3, r3, #15
 800a260:	2101      	movs	r1, #1
 800a262:	fa01 f303 	lsl.w	r3, r1, r3
 800a266:	68b9      	ldr	r1, [r7, #8]
 800a268:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a26c:	4313      	orrs	r3, r2
 800a26e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	699b      	ldr	r3, [r3, #24]
 800a274:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a27c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a280:	2b00      	cmp	r3, #0
 800a282:	da03      	bge.n	800a28c <USB_HC_Init+0x158>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a284:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a288:	613b      	str	r3, [r7, #16]
 800a28a:	e001      	b.n	800a290 <USB_HC_Init+0x15c>
  }
  else
  {
    HCcharEpDir = 0U;
 800a28c:	2300      	movs	r3, #0
 800a28e:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800a290:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a294:	2b02      	cmp	r3, #2
 800a296:	d103      	bne.n	800a2a0 <USB_HC_Init+0x16c>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a298:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a29c:	60fb      	str	r3, [r7, #12]
 800a29e:	e001      	b.n	800a2a4 <USB_HC_Init+0x170>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a2a4:	787b      	ldrb	r3, [r7, #1]
 800a2a6:	059b      	lsls	r3, r3, #22
 800a2a8:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a2ac:	78bb      	ldrb	r3, [r7, #2]
 800a2ae:	02db      	lsls	r3, r3, #11
 800a2b0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a2b4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a2b6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a2ba:	049b      	lsls	r3, r3, #18
 800a2bc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a2c0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a2c2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a2c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a2c8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a2ca:	693b      	ldr	r3, [r7, #16]
 800a2cc:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a2ce:	78fb      	ldrb	r3, [r7, #3]
 800a2d0:	0159      	lsls	r1, r3, #5
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	440b      	add	r3, r1
 800a2d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2da:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a2e0:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800a2e2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a2e6:	2b03      	cmp	r3, #3
 800a2e8:	d10f      	bne.n	800a30a <USB_HC_Init+0x1d6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800a2ea:	78fb      	ldrb	r3, [r7, #3]
 800a2ec:	015a      	lsls	r2, r3, #5
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	4413      	add	r3, r2
 800a2f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	78fa      	ldrb	r2, [r7, #3]
 800a2fa:	0151      	lsls	r1, r2, #5
 800a2fc:	68ba      	ldr	r2, [r7, #8]
 800a2fe:	440a      	add	r2, r1
 800a300:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a304:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a308:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a30a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a30c:	4618      	mov	r0, r3
 800a30e:	371c      	adds	r7, #28
 800a310:	46bd      	mov	sp, r7
 800a312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a316:	4770      	bx	lr

0800a318 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b088      	sub	sp, #32
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
 800a320:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	785b      	ldrb	r3, [r3, #1]
 800a32a:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800a32c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a330:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	691b      	ldr	r3, [r3, #16]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d018      	beq.n	800a36c <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	691b      	ldr	r3, [r3, #16]
 800a33e:	683a      	ldr	r2, [r7, #0]
 800a340:	8912      	ldrh	r2, [r2, #8]
 800a342:	4413      	add	r3, r2
 800a344:	3b01      	subs	r3, #1
 800a346:	683a      	ldr	r2, [r7, #0]
 800a348:	8912      	ldrh	r2, [r2, #8]
 800a34a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a34e:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 800a350:	8bfa      	ldrh	r2, [r7, #30]
 800a352:	8a7b      	ldrh	r3, [r7, #18]
 800a354:	429a      	cmp	r2, r3
 800a356:	d90b      	bls.n	800a370 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 800a358:	8a7b      	ldrh	r3, [r7, #18]
 800a35a:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a35c:	8bfb      	ldrh	r3, [r7, #30]
 800a35e:	683a      	ldr	r2, [r7, #0]
 800a360:	8912      	ldrh	r2, [r2, #8]
 800a362:	fb02 f203 	mul.w	r2, r2, r3
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	611a      	str	r2, [r3, #16]
 800a36a:	e001      	b.n	800a370 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800a36c:	2301      	movs	r3, #1
 800a36e:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	78db      	ldrb	r3, [r3, #3]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d006      	beq.n	800a386 <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a378:	8bfb      	ldrh	r3, [r7, #30]
 800a37a:	683a      	ldr	r2, [r7, #0]
 800a37c:	8912      	ldrh	r2, [r2, #8]
 800a37e:	fb02 f203 	mul.w	r2, r2, r3
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	691b      	ldr	r3, [r3, #16]
 800a38a:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a38e:	8bfb      	ldrh	r3, [r7, #30]
 800a390:	04d9      	lsls	r1, r3, #19
 800a392:	4b5f      	ldr	r3, [pc, #380]	; (800a510 <USB_HC_StartXfer+0x1f8>)
 800a394:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a396:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	7a9b      	ldrb	r3, [r3, #10]
 800a39c:	075b      	lsls	r3, r3, #29
 800a39e:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a3a2:	6979      	ldr	r1, [r7, #20]
 800a3a4:	0148      	lsls	r0, r1, #5
 800a3a6:	69b9      	ldr	r1, [r7, #24]
 800a3a8:	4401      	add	r1, r0
 800a3aa:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a3ae:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a3b0:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a3b2:	69bb      	ldr	r3, [r7, #24]
 800a3b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a3b8:	689b      	ldr	r3, [r3, #8]
 800a3ba:	f003 0301 	and.w	r3, r3, #1
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	bf0c      	ite	eq
 800a3c2:	2301      	moveq	r3, #1
 800a3c4:	2300      	movne	r3, #0
 800a3c6:	b2db      	uxtb	r3, r3
 800a3c8:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	015a      	lsls	r2, r3, #5
 800a3ce:	69bb      	ldr	r3, [r7, #24]
 800a3d0:	4413      	add	r3, r2
 800a3d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	697a      	ldr	r2, [r7, #20]
 800a3da:	0151      	lsls	r1, r2, #5
 800a3dc:	69ba      	ldr	r2, [r7, #24]
 800a3de:	440a      	add	r2, r1
 800a3e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a3e4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a3e8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a3ea:	697b      	ldr	r3, [r7, #20]
 800a3ec:	015a      	lsls	r2, r3, #5
 800a3ee:	69bb      	ldr	r3, [r7, #24]
 800a3f0:	4413      	add	r3, r2
 800a3f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	7c7b      	ldrb	r3, [r7, #17]
 800a3fa:	075b      	lsls	r3, r3, #29
 800a3fc:	6979      	ldr	r1, [r7, #20]
 800a3fe:	0148      	lsls	r0, r1, #5
 800a400:	69b9      	ldr	r1, [r7, #24]
 800a402:	4401      	add	r1, r0
 800a404:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800a408:	4313      	orrs	r3, r2
 800a40a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	015a      	lsls	r2, r3, #5
 800a410:	69bb      	ldr	r3, [r7, #24]
 800a412:	4413      	add	r3, r2
 800a414:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	4a3e      	ldr	r2, [pc, #248]	; (800a514 <USB_HC_StartXfer+0x1fc>)
 800a41c:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a41e:	4b3d      	ldr	r3, [pc, #244]	; (800a514 <USB_HC_StartXfer+0x1fc>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a426:	4a3b      	ldr	r2, [pc, #236]	; (800a514 <USB_HC_StartXfer+0x1fc>)
 800a428:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	78db      	ldrb	r3, [r3, #3]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d006      	beq.n	800a440 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a432:	4b38      	ldr	r3, [pc, #224]	; (800a514 <USB_HC_StartXfer+0x1fc>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a43a:	4a36      	ldr	r2, [pc, #216]	; (800a514 <USB_HC_StartXfer+0x1fc>)
 800a43c:	6013      	str	r3, [r2, #0]
 800a43e:	e005      	b.n	800a44c <USB_HC_StartXfer+0x134>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a440:	4b34      	ldr	r3, [pc, #208]	; (800a514 <USB_HC_StartXfer+0x1fc>)
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a448:	4a32      	ldr	r2, [pc, #200]	; (800a514 <USB_HC_StartXfer+0x1fc>)
 800a44a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a44c:	4b31      	ldr	r3, [pc, #196]	; (800a514 <USB_HC_StartXfer+0x1fc>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a454:	4a2f      	ldr	r2, [pc, #188]	; (800a514 <USB_HC_StartXfer+0x1fc>)
 800a456:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	015a      	lsls	r2, r3, #5
 800a45c:	69bb      	ldr	r3, [r7, #24]
 800a45e:	4413      	add	r3, r2
 800a460:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a464:	461a      	mov	r2, r3
 800a466:	4b2b      	ldr	r3, [pc, #172]	; (800a514 <USB_HC_StartXfer+0x1fc>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	78db      	ldrb	r3, [r3, #3]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d148      	bne.n	800a506 <USB_HC_StartXfer+0x1ee>
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	691b      	ldr	r3, [r3, #16]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d044      	beq.n	800a506 <USB_HC_StartXfer+0x1ee>
    {
      switch (hc->ep_type)
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	79db      	ldrb	r3, [r3, #7]
 800a480:	2b03      	cmp	r3, #3
 800a482:	d831      	bhi.n	800a4e8 <USB_HC_StartXfer+0x1d0>
 800a484:	a201      	add	r2, pc, #4	; (adr r2, 800a48c <USB_HC_StartXfer+0x174>)
 800a486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a48a:	bf00      	nop
 800a48c:	0800a49d 	.word	0x0800a49d
 800a490:	0800a4c1 	.word	0x0800a4c1
 800a494:	0800a49d 	.word	0x0800a49d
 800a498:	0800a4c1 	.word	0x0800a4c1
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	691b      	ldr	r3, [r3, #16]
 800a4a0:	3303      	adds	r3, #3
 800a4a2:	089b      	lsrs	r3, r3, #2
 800a4a4:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a4a6:	89fa      	ldrh	r2, [r7, #14]
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	429a      	cmp	r2, r3
 800a4b0:	d91c      	bls.n	800a4ec <USB_HC_StartXfer+0x1d4>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	699b      	ldr	r3, [r3, #24]
 800a4b6:	f043 0220 	orr.w	r2, r3, #32
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	619a      	str	r2, [r3, #24]
          }
          break;
 800a4be:	e015      	b.n	800a4ec <USB_HC_StartXfer+0x1d4>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	691b      	ldr	r3, [r3, #16]
 800a4c4:	3303      	adds	r3, #3
 800a4c6:	089b      	lsrs	r3, r3, #2
 800a4c8:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a4ca:	89fa      	ldrh	r2, [r7, #14]
 800a4cc:	69bb      	ldr	r3, [r7, #24]
 800a4ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a4d2:	691b      	ldr	r3, [r3, #16]
 800a4d4:	b29b      	uxth	r3, r3
 800a4d6:	429a      	cmp	r2, r3
 800a4d8:	d90a      	bls.n	800a4f0 <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	699b      	ldr	r3, [r3, #24]
 800a4de:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	619a      	str	r2, [r3, #24]
          }
          break;
 800a4e6:	e003      	b.n	800a4f0 <USB_HC_StartXfer+0x1d8>

        default:
          break;
 800a4e8:	bf00      	nop
 800a4ea:	e002      	b.n	800a4f2 <USB_HC_StartXfer+0x1da>
          break;
 800a4ec:	bf00      	nop
 800a4ee:	e000      	b.n	800a4f2 <USB_HC_StartXfer+0x1da>
          break;
 800a4f0:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	68d9      	ldr	r1, [r3, #12]
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	785a      	ldrb	r2, [r3, #1]
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	691b      	ldr	r3, [r3, #16]
 800a4fe:	b29b      	uxth	r3, r3
 800a500:	6878      	ldr	r0, [r7, #4]
 800a502:	f7ff fc23 	bl	8009d4c <USB_WritePacket>
    }

  return HAL_OK;
 800a506:	2300      	movs	r3, #0
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3720      	adds	r7, #32
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}
 800a510:	1ff80000 	.word	0x1ff80000
 800a514:	200000e0 	.word	0x200000e0

0800a518 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a518:	b480      	push	{r7}
 800a51a:	b085      	sub	sp, #20
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a52a:	695b      	ldr	r3, [r3, #20]
 800a52c:	b29b      	uxth	r3, r3
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3714      	adds	r7, #20
 800a532:	46bd      	mov	sp, r7
 800a534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a538:	4770      	bx	lr

0800a53a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a53a:	b480      	push	{r7}
 800a53c:	b087      	sub	sp, #28
 800a53e:	af00      	add	r7, sp, #0
 800a540:	6078      	str	r0, [r7, #4]
 800a542:	460b      	mov	r3, r1
 800a544:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800a54a:	78fb      	ldrb	r3, [r7, #3]
 800a54c:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a54e:	2300      	movs	r3, #0
 800a550:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	015a      	lsls	r2, r3, #5
 800a556:	693b      	ldr	r3, [r7, #16]
 800a558:	4413      	add	r3, r2
 800a55a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	0c9b      	lsrs	r3, r3, #18
 800a562:	f003 0303 	and.w	r3, r3, #3
 800a566:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a568:	68bb      	ldr	r3, [r7, #8]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d002      	beq.n	800a574 <USB_HC_Halt+0x3a>
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	2b02      	cmp	r3, #2
 800a572:	d16c      	bne.n	800a64e <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	015a      	lsls	r2, r3, #5
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	4413      	add	r3, r2
 800a57c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	68fa      	ldr	r2, [r7, #12]
 800a584:	0151      	lsls	r1, r2, #5
 800a586:	693a      	ldr	r2, [r7, #16]
 800a588:	440a      	add	r2, r1
 800a58a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a58e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a592:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a598:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d143      	bne.n	800a628 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	015a      	lsls	r2, r3, #5
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	4413      	add	r3, r2
 800a5a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	68fa      	ldr	r2, [r7, #12]
 800a5b0:	0151      	lsls	r1, r2, #5
 800a5b2:	693a      	ldr	r2, [r7, #16]
 800a5b4:	440a      	add	r2, r1
 800a5b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a5ba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a5be:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	015a      	lsls	r2, r3, #5
 800a5c4:	693b      	ldr	r3, [r7, #16]
 800a5c6:	4413      	add	r3, r2
 800a5c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	68fa      	ldr	r2, [r7, #12]
 800a5d0:	0151      	lsls	r1, r2, #5
 800a5d2:	693a      	ldr	r2, [r7, #16]
 800a5d4:	440a      	add	r2, r1
 800a5d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a5da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a5de:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	015a      	lsls	r2, r3, #5
 800a5e4:	693b      	ldr	r3, [r7, #16]
 800a5e6:	4413      	add	r3, r2
 800a5e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	68fa      	ldr	r2, [r7, #12]
 800a5f0:	0151      	lsls	r1, r2, #5
 800a5f2:	693a      	ldr	r2, [r7, #16]
 800a5f4:	440a      	add	r2, r1
 800a5f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a5fa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a5fe:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	3301      	adds	r3, #1
 800a604:	617b      	str	r3, [r7, #20]
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a60c:	d81d      	bhi.n	800a64a <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	015a      	lsls	r2, r3, #5
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	4413      	add	r3, r2
 800a616:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a620:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a624:	d0ec      	beq.n	800a600 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a626:	e080      	b.n	800a72a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	015a      	lsls	r2, r3, #5
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	4413      	add	r3, r2
 800a630:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	68fa      	ldr	r2, [r7, #12]
 800a638:	0151      	lsls	r1, r2, #5
 800a63a:	693a      	ldr	r2, [r7, #16]
 800a63c:	440a      	add	r2, r1
 800a63e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a642:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a646:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a648:	e06f      	b.n	800a72a <USB_HC_Halt+0x1f0>
          break;
 800a64a:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a64c:	e06d      	b.n	800a72a <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	015a      	lsls	r2, r3, #5
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	4413      	add	r3, r2
 800a656:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	68fa      	ldr	r2, [r7, #12]
 800a65e:	0151      	lsls	r1, r2, #5
 800a660:	693a      	ldr	r2, [r7, #16]
 800a662:	440a      	add	r2, r1
 800a664:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a668:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a66c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a66e:	693b      	ldr	r3, [r7, #16]
 800a670:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a674:	691b      	ldr	r3, [r3, #16]
 800a676:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d143      	bne.n	800a706 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	015a      	lsls	r2, r3, #5
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	4413      	add	r3, r2
 800a686:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	68fa      	ldr	r2, [r7, #12]
 800a68e:	0151      	lsls	r1, r2, #5
 800a690:	693a      	ldr	r2, [r7, #16]
 800a692:	440a      	add	r2, r1
 800a694:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a698:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a69c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	015a      	lsls	r2, r3, #5
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	4413      	add	r3, r2
 800a6a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	68fa      	ldr	r2, [r7, #12]
 800a6ae:	0151      	lsls	r1, r2, #5
 800a6b0:	693a      	ldr	r2, [r7, #16]
 800a6b2:	440a      	add	r2, r1
 800a6b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a6b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a6bc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	015a      	lsls	r2, r3, #5
 800a6c2:	693b      	ldr	r3, [r7, #16]
 800a6c4:	4413      	add	r3, r2
 800a6c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	68fa      	ldr	r2, [r7, #12]
 800a6ce:	0151      	lsls	r1, r2, #5
 800a6d0:	693a      	ldr	r2, [r7, #16]
 800a6d2:	440a      	add	r2, r1
 800a6d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a6d8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a6dc:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a6de:	697b      	ldr	r3, [r7, #20]
 800a6e0:	3301      	adds	r3, #1
 800a6e2:	617b      	str	r3, [r7, #20]
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a6ea:	d81d      	bhi.n	800a728 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	015a      	lsls	r2, r3, #5
 800a6f0:	693b      	ldr	r3, [r7, #16]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a6fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a702:	d0ec      	beq.n	800a6de <USB_HC_Halt+0x1a4>
 800a704:	e011      	b.n	800a72a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	015a      	lsls	r2, r3, #5
 800a70a:	693b      	ldr	r3, [r7, #16]
 800a70c:	4413      	add	r3, r2
 800a70e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	68fa      	ldr	r2, [r7, #12]
 800a716:	0151      	lsls	r1, r2, #5
 800a718:	693a      	ldr	r2, [r7, #16]
 800a71a:	440a      	add	r2, r1
 800a71c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a720:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a724:	6013      	str	r3, [r2, #0]
 800a726:	e000      	b.n	800a72a <USB_HC_Halt+0x1f0>
          break;
 800a728:	bf00      	nop
    }
  }

  return HAL_OK;
 800a72a:	2300      	movs	r3, #0
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	371c      	adds	r7, #28
 800a730:	46bd      	mov	sp, r7
 800a732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a736:	4770      	bx	lr

0800a738 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b086      	sub	sp, #24
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a744:	2300      	movs	r3, #0
 800a746:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f7ff fa7b 	bl	8009c44 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800a74e:	2110      	movs	r1, #16
 800a750:	6878      	ldr	r0, [r7, #4]
 800a752:	f7ff fab3 	bl	8009cbc <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a756:	6878      	ldr	r0, [r7, #4]
 800a758:	f7ff fad6 	bl	8009d08 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a75c:	2300      	movs	r3, #0
 800a75e:	613b      	str	r3, [r7, #16]
 800a760:	e01f      	b.n	800a7a2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800a762:	693b      	ldr	r3, [r7, #16]
 800a764:	015a      	lsls	r2, r3, #5
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	4413      	add	r3, r2
 800a76a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a772:	68bb      	ldr	r3, [r7, #8]
 800a774:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a778:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a780:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a788:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a78a:	693b      	ldr	r3, [r7, #16]
 800a78c:	015a      	lsls	r2, r3, #5
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	4413      	add	r3, r2
 800a792:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a796:	461a      	mov	r2, r3
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	3301      	adds	r3, #1
 800a7a0:	613b      	str	r3, [r7, #16]
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	2b0f      	cmp	r3, #15
 800a7a6:	d9dc      	bls.n	800a762 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	613b      	str	r3, [r7, #16]
 800a7ac:	e034      	b.n	800a818 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800a7ae:	693b      	ldr	r3, [r7, #16]
 800a7b0:	015a      	lsls	r2, r3, #5
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	4413      	add	r3, r2
 800a7b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a7c4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a7cc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a7d4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a7d6:	693b      	ldr	r3, [r7, #16]
 800a7d8:	015a      	lsls	r2, r3, #5
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	4413      	add	r3, r2
 800a7de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7e2:	461a      	mov	r2, r3
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800a7e8:	697b      	ldr	r3, [r7, #20]
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	617b      	str	r3, [r7, #20]
 800a7ee:	697b      	ldr	r3, [r7, #20]
 800a7f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a7f4:	d80c      	bhi.n	800a810 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a7f6:	693b      	ldr	r3, [r7, #16]
 800a7f8:	015a      	lsls	r2, r3, #5
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	4413      	add	r3, r2
 800a7fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a808:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a80c:	d0ec      	beq.n	800a7e8 <USB_StopHost+0xb0>
 800a80e:	e000      	b.n	800a812 <USB_StopHost+0xda>
        break;
 800a810:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	3301      	adds	r3, #1
 800a816:	613b      	str	r3, [r7, #16]
 800a818:	693b      	ldr	r3, [r7, #16]
 800a81a:	2b0f      	cmp	r3, #15
 800a81c:	d9c7      	bls.n	800a7ae <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a824:	461a      	mov	r2, r3
 800a826:	f04f 33ff 	mov.w	r3, #4294967295
 800a82a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f04f 32ff 	mov.w	r2, #4294967295
 800a832:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f7ff f9f4 	bl	8009c22 <USB_EnableGlobalInt>

  return HAL_OK;
 800a83a:	2300      	movs	r3, #0
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3718      	adds	r7, #24
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}

0800a844 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800a844:	b590      	push	{r4, r7, lr}
 800a846:	b089      	sub	sp, #36	; 0x24
 800a848:	af04      	add	r7, sp, #16
 800a84a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800a84c:	2302      	movs	r3, #2
 800a84e:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 800a850:	2301      	movs	r3, #1
 800a852:	2202      	movs	r2, #2
 800a854:	2102      	movs	r1, #2
 800a856:	6878      	ldr	r0, [r7, #4]
 800a858:	f000 fc3a 	bl	800b0d0 <USBH_FindInterface>
 800a85c:	4603      	mov	r3, r0
 800a85e:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 800a860:	7bbb      	ldrb	r3, [r7, #14]
 800a862:	2bff      	cmp	r3, #255	; 0xff
 800a864:	f000 812a 	beq.w	800aabc <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800a868:	7bbb      	ldrb	r3, [r7, #14]
 800a86a:	4619      	mov	r1, r3
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 fc13 	bl	800b098 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800a878:	2050      	movs	r0, #80	; 0x50
 800a87a:	f002 f8e3 	bl	800ca44 <malloc>
 800a87e:	4603      	mov	r3, r0
 800a880:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800a888:	69db      	ldr	r3, [r3, #28]
 800a88a:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800a88c:	7bbb      	ldrb	r3, [r7, #14]
 800a88e:	687a      	ldr	r2, [r7, #4]
 800a890:	211a      	movs	r1, #26
 800a892:	fb01 f303 	mul.w	r3, r1, r3
 800a896:	4413      	add	r3, r2
 800a898:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a89c:	781b      	ldrb	r3, [r3, #0]
 800a89e:	b25b      	sxtb	r3, r3
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	da15      	bge.n	800a8d0 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a8a4:	7bbb      	ldrb	r3, [r7, #14]
 800a8a6:	687a      	ldr	r2, [r7, #4]
 800a8a8:	211a      	movs	r1, #26
 800a8aa:	fb01 f303 	mul.w	r3, r1, r3
 800a8ae:	4413      	add	r3, r2
 800a8b0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a8b4:	781a      	ldrb	r2, [r3, #0]
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a8ba:	7bbb      	ldrb	r3, [r7, #14]
 800a8bc:	687a      	ldr	r2, [r7, #4]
 800a8be:	211a      	movs	r1, #26
 800a8c0:	fb01 f303 	mul.w	r3, r1, r3
 800a8c4:	4413      	add	r3, r2
 800a8c6:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800a8ca:	881a      	ldrh	r2, [r3, #0]
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	785b      	ldrb	r3, [r3, #1]
 800a8d4:	4619      	mov	r1, r3
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f001 fd21 	bl	800c31e <USBH_AllocPipe>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	461a      	mov	r2, r3
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	7819      	ldrb	r1, [r3, #0]
 800a8e8:	68bb      	ldr	r3, [r7, #8]
 800a8ea:	7858      	ldrb	r0, [r3, #1]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a8f8:	68ba      	ldr	r2, [r7, #8]
 800a8fa:	8952      	ldrh	r2, [r2, #10]
 800a8fc:	9202      	str	r2, [sp, #8]
 800a8fe:	2203      	movs	r2, #3
 800a900:	9201      	str	r2, [sp, #4]
 800a902:	9300      	str	r3, [sp, #0]
 800a904:	4623      	mov	r3, r4
 800a906:	4602      	mov	r2, r0
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	f001 fcd9 	bl	800c2c0 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	2200      	movs	r2, #0
 800a914:	4619      	mov	r1, r3
 800a916:	6878      	ldr	r0, [r7, #4]
 800a918:	f001 ffe4 	bl	800c8e4 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 800a91c:	2300      	movs	r3, #0
 800a91e:	2200      	movs	r2, #0
 800a920:	210a      	movs	r1, #10
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f000 fbd4 	bl	800b0d0 <USBH_FindInterface>
 800a928:	4603      	mov	r3, r0
 800a92a:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 800a92c:	7bbb      	ldrb	r3, [r7, #14]
 800a92e:	2bff      	cmp	r3, #255	; 0xff
 800a930:	f000 80c4 	beq.w	800aabc <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800a934:	7bbb      	ldrb	r3, [r7, #14]
 800a936:	687a      	ldr	r2, [r7, #4]
 800a938:	211a      	movs	r1, #26
 800a93a:	fb01 f303 	mul.w	r3, r1, r3
 800a93e:	4413      	add	r3, r2
 800a940:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	b25b      	sxtb	r3, r3
 800a948:	2b00      	cmp	r3, #0
 800a94a:	da16      	bge.n	800a97a <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a94c:	7bbb      	ldrb	r3, [r7, #14]
 800a94e:	687a      	ldr	r2, [r7, #4]
 800a950:	211a      	movs	r1, #26
 800a952:	fb01 f303 	mul.w	r3, r1, r3
 800a956:	4413      	add	r3, r2
 800a958:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a95c:	781a      	ldrb	r2, [r3, #0]
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a962:	7bbb      	ldrb	r3, [r7, #14]
 800a964:	687a      	ldr	r2, [r7, #4]
 800a966:	211a      	movs	r1, #26
 800a968:	fb01 f303 	mul.w	r3, r1, r3
 800a96c:	4413      	add	r3, r2
 800a96e:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800a972:	881a      	ldrh	r2, [r3, #0]
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	835a      	strh	r2, [r3, #26]
 800a978:	e015      	b.n	800a9a6 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a97a:	7bbb      	ldrb	r3, [r7, #14]
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	211a      	movs	r1, #26
 800a980:	fb01 f303 	mul.w	r3, r1, r3
 800a984:	4413      	add	r3, r2
 800a986:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800a98a:	781a      	ldrb	r2, [r3, #0]
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a990:	7bbb      	ldrb	r3, [r7, #14]
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	211a      	movs	r1, #26
 800a996:	fb01 f303 	mul.w	r3, r1, r3
 800a99a:	4413      	add	r3, r2
 800a99c:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800a9a0:	881a      	ldrh	r2, [r3, #0]
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800a9a6:	7bbb      	ldrb	r3, [r7, #14]
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	211a      	movs	r1, #26
 800a9ac:	fb01 f303 	mul.w	r3, r1, r3
 800a9b0:	4413      	add	r3, r2
 800a9b2:	f203 3352 	addw	r3, r3, #850	; 0x352
 800a9b6:	781b      	ldrb	r3, [r3, #0]
 800a9b8:	b25b      	sxtb	r3, r3
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	da16      	bge.n	800a9ec <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a9be:	7bbb      	ldrb	r3, [r7, #14]
 800a9c0:	687a      	ldr	r2, [r7, #4]
 800a9c2:	211a      	movs	r1, #26
 800a9c4:	fb01 f303 	mul.w	r3, r1, r3
 800a9c8:	4413      	add	r3, r2
 800a9ca:	f203 3352 	addw	r3, r3, #850	; 0x352
 800a9ce:	781a      	ldrb	r2, [r3, #0]
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a9d4:	7bbb      	ldrb	r3, [r7, #14]
 800a9d6:	687a      	ldr	r2, [r7, #4]
 800a9d8:	211a      	movs	r1, #26
 800a9da:	fb01 f303 	mul.w	r3, r1, r3
 800a9de:	4413      	add	r3, r2
 800a9e0:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800a9e4:	881a      	ldrh	r2, [r3, #0]
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	835a      	strh	r2, [r3, #26]
 800a9ea:	e015      	b.n	800aa18 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a9ec:	7bbb      	ldrb	r3, [r7, #14]
 800a9ee:	687a      	ldr	r2, [r7, #4]
 800a9f0:	211a      	movs	r1, #26
 800a9f2:	fb01 f303 	mul.w	r3, r1, r3
 800a9f6:	4413      	add	r3, r2
 800a9f8:	f203 3352 	addw	r3, r3, #850	; 0x352
 800a9fc:	781a      	ldrb	r2, [r3, #0]
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800aa02:	7bbb      	ldrb	r3, [r7, #14]
 800aa04:	687a      	ldr	r2, [r7, #4]
 800aa06:	211a      	movs	r1, #26
 800aa08:	fb01 f303 	mul.w	r3, r1, r3
 800aa0c:	4413      	add	r3, r2
 800aa0e:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800aa12:	881a      	ldrh	r2, [r3, #0]
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	7b9b      	ldrb	r3, [r3, #14]
 800aa1c:	4619      	mov	r1, r3
 800aa1e:	6878      	ldr	r0, [r7, #4]
 800aa20:	f001 fc7d 	bl	800c31e <USBH_AllocPipe>
 800aa24:	4603      	mov	r3, r0
 800aa26:	461a      	mov	r2, r3
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	7bdb      	ldrb	r3, [r3, #15]
 800aa30:	4619      	mov	r1, r3
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f001 fc73 	bl	800c31e <USBH_AllocPipe>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	461a      	mov	r2, r3
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	7b59      	ldrb	r1, [r3, #13]
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	7b98      	ldrb	r0, [r3, #14]
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aa54:	68ba      	ldr	r2, [r7, #8]
 800aa56:	8b12      	ldrh	r2, [r2, #24]
 800aa58:	9202      	str	r2, [sp, #8]
 800aa5a:	2202      	movs	r2, #2
 800aa5c:	9201      	str	r2, [sp, #4]
 800aa5e:	9300      	str	r3, [sp, #0]
 800aa60:	4623      	mov	r3, r4
 800aa62:	4602      	mov	r2, r0
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f001 fc2b 	bl	800c2c0 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	7b19      	ldrb	r1, [r3, #12]
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	7bd8      	ldrb	r0, [r3, #15]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aa7e:	68ba      	ldr	r2, [r7, #8]
 800aa80:	8b52      	ldrh	r2, [r2, #26]
 800aa82:	9202      	str	r2, [sp, #8]
 800aa84:	2202      	movs	r2, #2
 800aa86:	9201      	str	r2, [sp, #4]
 800aa88:	9300      	str	r3, [sp, #0]
 800aa8a:	4623      	mov	r3, r4
 800aa8c:	4602      	mov	r2, r0
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f001 fc16 	bl	800c2c0 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	2200      	movs	r2, #0
 800aa98:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	7b5b      	ldrb	r3, [r3, #13]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	4619      	mov	r1, r3
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f001 ff1d 	bl	800c8e4 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	7b1b      	ldrb	r3, [r3, #12]
 800aaae:	2200      	movs	r2, #0
 800aab0:	4619      	mov	r1, r3
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f001 ff16 	bl	800c8e4 <USBH_LL_SetToggle>
      status = USBH_OK;
 800aab8:	2300      	movs	r3, #0
 800aaba:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800aabc:	7bfb      	ldrb	r3, [r7, #15]
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3714      	adds	r7, #20
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd90      	pop	{r4, r7, pc}

0800aac6 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800aac6:	b580      	push	{r7, lr}
 800aac8:	b084      	sub	sp, #16
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800aad4:	69db      	ldr	r3, [r3, #28]
 800aad6:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	781b      	ldrb	r3, [r3, #0]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d00e      	beq.n	800aafe <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	781b      	ldrb	r3, [r3, #0]
 800aae4:	4619      	mov	r1, r3
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f001 fc09 	bl	800c2fe <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	781b      	ldrb	r3, [r3, #0]
 800aaf0:	4619      	mov	r1, r3
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f001 fc31 	bl	800c35a <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	2200      	movs	r2, #0
 800aafc:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	7b1b      	ldrb	r3, [r3, #12]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d00e      	beq.n	800ab24 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	7b1b      	ldrb	r3, [r3, #12]
 800ab0a:	4619      	mov	r1, r3
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f001 fbf6 	bl	800c2fe <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	7b1b      	ldrb	r3, [r3, #12]
 800ab16:	4619      	mov	r1, r3
 800ab18:	6878      	ldr	r0, [r7, #4]
 800ab1a:	f001 fc1e 	bl	800c35a <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	2200      	movs	r2, #0
 800ab22:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	7b5b      	ldrb	r3, [r3, #13]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d00e      	beq.n	800ab4a <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	7b5b      	ldrb	r3, [r3, #13]
 800ab30:	4619      	mov	r1, r3
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f001 fbe3 	bl	800c2fe <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	7b5b      	ldrb	r3, [r3, #13]
 800ab3c:	4619      	mov	r1, r3
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f001 fc0b 	bl	800c35a <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	2200      	movs	r2, #0
 800ab48:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ab50:	69db      	ldr	r3, [r3, #28]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d00b      	beq.n	800ab6e <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ab5c:	69db      	ldr	r3, [r3, #28]
 800ab5e:	4618      	mov	r0, r3
 800ab60:	f001 ff78 	bl	800ca54 <free>
    phost->pActiveClass->pData = 0U;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800ab6e:	2300      	movs	r3, #0
}
 800ab70:	4618      	mov	r0, r3
 800ab72:	3710      	adds	r7, #16
 800ab74:	46bd      	mov	sp, r7
 800ab76:	bd80      	pop	{r7, pc}

0800ab78 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b084      	sub	sp, #16
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 800ab80:	2302      	movs	r3, #2
 800ab82:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ab8a:	69db      	ldr	r3, [r3, #28]
 800ab8c:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	3340      	adds	r3, #64	; 0x40
 800ab92:	4619      	mov	r1, r3
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f000 f8b2 	bl	800acfe <GetLineCoding>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 800ab9e:	7bfb      	ldrb	r3, [r7, #15]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d105      	bne.n	800abb0 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800abaa:	2102      	movs	r1, #2
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	4798      	blx	r3
  }
  return status;
 800abb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800abb2:	4618      	mov	r0, r3
 800abb4:	3710      	adds	r7, #16
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}
	...

0800abbc <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b084      	sub	sp, #16
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800abc4:	2301      	movs	r3, #1
 800abc6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800abc8:	2300      	movs	r3, #0
 800abca:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800abd2:	69db      	ldr	r3, [r3, #28]
 800abd4:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 800abd6:	68bb      	ldr	r3, [r7, #8]
 800abd8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800abdc:	2b04      	cmp	r3, #4
 800abde:	d877      	bhi.n	800acd0 <USBH_CDC_Process+0x114>
 800abe0:	a201      	add	r2, pc, #4	; (adr r2, 800abe8 <USBH_CDC_Process+0x2c>)
 800abe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abe6:	bf00      	nop
 800abe8:	0800abfd 	.word	0x0800abfd
 800abec:	0800ac03 	.word	0x0800ac03
 800abf0:	0800ac33 	.word	0x0800ac33
 800abf4:	0800aca7 	.word	0x0800aca7
 800abf8:	0800acb5 	.word	0x0800acb5
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 800abfc:	2300      	movs	r3, #0
 800abfe:	73fb      	strb	r3, [r7, #15]
    break;
 800ac00:	e06d      	b.n	800acde <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac06:	4619      	mov	r1, r3
 800ac08:	6878      	ldr	r0, [r7, #4]
 800ac0a:	f000 f897 	bl	800ad3c <SetLineCoding>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800ac12:	7bbb      	ldrb	r3, [r7, #14]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d104      	bne.n	800ac22 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	2202      	movs	r2, #2
 800ac1c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800ac20:	e058      	b.n	800acd4 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 800ac22:	7bbb      	ldrb	r3, [r7, #14]
 800ac24:	2b01      	cmp	r3, #1
 800ac26:	d055      	beq.n	800acd4 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	2204      	movs	r2, #4
 800ac2c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800ac30:	e050      	b.n	800acd4 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	3340      	adds	r3, #64	; 0x40
 800ac36:	4619      	mov	r1, r3
 800ac38:	6878      	ldr	r0, [r7, #4]
 800ac3a:	f000 f860 	bl	800acfe <GetLineCoding>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800ac42:	7bbb      	ldrb	r3, [r7, #14]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d126      	bne.n	800ac96 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800ac56:	68bb      	ldr	r3, [r7, #8]
 800ac58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac5a:	791b      	ldrb	r3, [r3, #4]
 800ac5c:	429a      	cmp	r2, r3
 800ac5e:	d13b      	bne.n	800acd8 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac6a:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ac6c:	429a      	cmp	r2, r3
 800ac6e:	d133      	bne.n	800acd8 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac7a:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ac7c:	429a      	cmp	r2, r3
 800ac7e:	d12b      	bne.n	800acd8 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac88:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	d124      	bne.n	800acd8 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 800ac8e:	6878      	ldr	r0, [r7, #4]
 800ac90:	f000 f95a 	bl	800af48 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800ac94:	e020      	b.n	800acd8 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 800ac96:	7bbb      	ldrb	r3, [r7, #14]
 800ac98:	2b01      	cmp	r3, #1
 800ac9a:	d01d      	beq.n	800acd8 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	2204      	movs	r2, #4
 800aca0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800aca4:	e018      	b.n	800acd8 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f000 f867 	bl	800ad7a <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f000 f8dc 	bl	800ae6a <CDC_ProcessReception>
    break;
 800acb2:	e014      	b.n	800acde <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 800acb4:	2100      	movs	r1, #0
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f000 fece 	bl	800ba58 <USBH_ClrFeature>
 800acbc:	4603      	mov	r3, r0
 800acbe:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 800acc0:	7bbb      	ldrb	r3, [r7, #14]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d10a      	bne.n	800acdc <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	2200      	movs	r2, #0
 800acca:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 800acce:	e005      	b.n	800acdc <USBH_CDC_Process+0x120>

  default:
    break;
 800acd0:	bf00      	nop
 800acd2:	e004      	b.n	800acde <USBH_CDC_Process+0x122>
    break;
 800acd4:	bf00      	nop
 800acd6:	e002      	b.n	800acde <USBH_CDC_Process+0x122>
    break;
 800acd8:	bf00      	nop
 800acda:	e000      	b.n	800acde <USBH_CDC_Process+0x122>
    break;
 800acdc:	bf00      	nop

  }

  return status;
 800acde:	7bfb      	ldrb	r3, [r7, #15]
}
 800ace0:	4618      	mov	r0, r3
 800ace2:	3710      	adds	r7, #16
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bd80      	pop	{r7, pc}

0800ace8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 800ace8:	b480      	push	{r7}
 800acea:	b083      	sub	sp, #12
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 800acf0:	2300      	movs	r3, #0
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	370c      	adds	r7, #12
 800acf6:	46bd      	mov	sp, r7
 800acf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfc:	4770      	bx	lr

0800acfe <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800acfe:	b580      	push	{r7, lr}
 800ad00:	b082      	sub	sp, #8
 800ad02:	af00      	add	r7, sp, #0
 800ad04:	6078      	str	r0, [r7, #4]
 800ad06:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	22a1      	movs	r2, #161	; 0xa1
 800ad0c:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2221      	movs	r2, #33	; 0x21
 800ad12:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2200      	movs	r2, #0
 800ad18:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2207      	movs	r2, #7
 800ad24:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	2207      	movs	r2, #7
 800ad2a:	4619      	mov	r1, r3
 800ad2c:	6878      	ldr	r0, [r7, #4]
 800ad2e:	f001 f873 	bl	800be18 <USBH_CtlReq>
 800ad32:	4603      	mov	r3, r0
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3708      	adds	r7, #8
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}

0800ad3c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b082      	sub	sp, #8
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
 800ad44:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2221      	movs	r2, #33	; 0x21
 800ad4a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2220      	movs	r2, #32
 800ad50:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	2200      	movs	r2, #0
 800ad56:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	2207      	movs	r2, #7
 800ad62:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	2207      	movs	r2, #7
 800ad68:	4619      	mov	r1, r3
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	f001 f854 	bl	800be18 <USBH_CtlReq>
 800ad70:	4603      	mov	r3, r0
}
 800ad72:	4618      	mov	r0, r3
 800ad74:	3708      	adds	r7, #8
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}

0800ad7a <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800ad7a:	b580      	push	{r7, lr}
 800ad7c:	b086      	sub	sp, #24
 800ad7e:	af02      	add	r7, sp, #8
 800ad80:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ad88:	69db      	ldr	r3, [r3, #28]
 800ad8a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800ad96:	2b01      	cmp	r3, #1
 800ad98:	d002      	beq.n	800ada0 <CDC_ProcessTransmission+0x26>
 800ad9a:	2b02      	cmp	r3, #2
 800ad9c:	d025      	beq.n	800adea <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 800ad9e:	e060      	b.n	800ae62 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ada4:	68fa      	ldr	r2, [r7, #12]
 800ada6:	8b12      	ldrh	r2, [r2, #24]
 800ada8:	4293      	cmp	r3, r2
 800adaa:	d90c      	bls.n	800adc6 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	69d9      	ldr	r1, [r3, #28]
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	8b1a      	ldrh	r2, [r3, #24]
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	7b58      	ldrb	r0, [r3, #13]
 800adb8:	2301      	movs	r3, #1
 800adba:	9300      	str	r3, [sp, #0]
 800adbc:	4603      	mov	r3, r0
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f001 fa3b 	bl	800c23a <USBH_BulkSendData>
 800adc4:	e00c      	b.n	800ade0 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 800adce:	b29a      	uxth	r2, r3
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	7b58      	ldrb	r0, [r3, #13]
 800add4:	2301      	movs	r3, #1
 800add6:	9300      	str	r3, [sp, #0]
 800add8:	4603      	mov	r3, r0
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f001 fa2d 	bl	800c23a <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	2202      	movs	r2, #2
 800ade4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800ade8:	e03b      	b.n	800ae62 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	7b5b      	ldrb	r3, [r3, #13]
 800adee:	4619      	mov	r1, r3
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	f001 fd4d 	bl	800c890 <USBH_LL_GetURBState>
 800adf6:	4603      	mov	r3, r0
 800adf8:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 800adfa:	7afb      	ldrb	r3, [r7, #11]
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	d128      	bne.n	800ae52 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae04:	68fa      	ldr	r2, [r7, #12]
 800ae06:	8b12      	ldrh	r2, [r2, #24]
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	d90e      	bls.n	800ae2a <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae10:	68fa      	ldr	r2, [r7, #12]
 800ae12:	8b12      	ldrh	r2, [r2, #24]
 800ae14:	1a9a      	subs	r2, r3, r2
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	69db      	ldr	r3, [r3, #28]
 800ae1e:	68fa      	ldr	r2, [r7, #12]
 800ae20:	8b12      	ldrh	r2, [r2, #24]
 800ae22:	441a      	add	r2, r3
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	61da      	str	r2, [r3, #28]
 800ae28:	e002      	b.n	800ae30 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d004      	beq.n	800ae42 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2201      	movs	r2, #1
 800ae3c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800ae40:	e00e      	b.n	800ae60 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	2200      	movs	r2, #0
 800ae46:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f000 f868 	bl	800af20 <USBH_CDC_TransmitCallback>
    break;
 800ae50:	e006      	b.n	800ae60 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 800ae52:	7afb      	ldrb	r3, [r7, #11]
 800ae54:	2b02      	cmp	r3, #2
 800ae56:	d103      	bne.n	800ae60 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	2201      	movs	r2, #1
 800ae5c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800ae60:	bf00      	nop
  }
}
 800ae62:	bf00      	nop
 800ae64:	3710      	adds	r7, #16
 800ae66:	46bd      	mov	sp, r7
 800ae68:	bd80      	pop	{r7, pc}

0800ae6a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800ae6a:	b580      	push	{r7, lr}
 800ae6c:	b086      	sub	sp, #24
 800ae6e:	af00      	add	r7, sp, #0
 800ae70:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ae78:	69db      	ldr	r3, [r3, #28]
 800ae7a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 800ae80:	697b      	ldr	r3, [r7, #20]
 800ae82:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800ae86:	2b03      	cmp	r3, #3
 800ae88:	d002      	beq.n	800ae90 <CDC_ProcessReception+0x26>
 800ae8a:	2b04      	cmp	r3, #4
 800ae8c:	d00e      	beq.n	800aeac <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 800ae8e:	e043      	b.n	800af18 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	6a19      	ldr	r1, [r3, #32]
 800ae94:	697b      	ldr	r3, [r7, #20]
 800ae96:	8b5a      	ldrh	r2, [r3, #26]
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	7b1b      	ldrb	r3, [r3, #12]
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f001 f9f1 	bl	800c284 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800aea2:	697b      	ldr	r3, [r7, #20]
 800aea4:	2204      	movs	r2, #4
 800aea6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800aeaa:	e035      	b.n	800af18 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	7b1b      	ldrb	r3, [r3, #12]
 800aeb0:	4619      	mov	r1, r3
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	f001 fcec 	bl	800c890 <USBH_LL_GetURBState>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 800aebc:	7cfb      	ldrb	r3, [r7, #19]
 800aebe:	2b01      	cmp	r3, #1
 800aec0:	d129      	bne.n	800af16 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	7b1b      	ldrb	r3, [r3, #12]
 800aec6:	4619      	mov	r1, r3
 800aec8:	6878      	ldr	r0, [r7, #4]
 800aeca:	f001 fc4f 	bl	800c76c <USBH_LL_GetLastXferSize>
 800aece:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800aed0:	697b      	ldr	r3, [r7, #20]
 800aed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aed4:	68fa      	ldr	r2, [r7, #12]
 800aed6:	429a      	cmp	r2, r3
 800aed8:	d016      	beq.n	800af08 <CDC_ProcessReception+0x9e>
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	8b5b      	ldrh	r3, [r3, #26]
 800aede:	461a      	mov	r2, r3
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d910      	bls.n	800af08 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	1ad2      	subs	r2, r2, r3
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800aef2:	697b      	ldr	r3, [r7, #20]
 800aef4:	6a1a      	ldr	r2, [r3, #32]
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	441a      	add	r2, r3
 800aefa:	697b      	ldr	r3, [r7, #20]
 800aefc:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800aefe:	697b      	ldr	r3, [r7, #20]
 800af00:	2203      	movs	r2, #3
 800af02:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800af06:	e006      	b.n	800af16 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 800af08:	697b      	ldr	r3, [r7, #20]
 800af0a:	2200      	movs	r2, #0
 800af0c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f000 f80f 	bl	800af34 <USBH_CDC_ReceiveCallback>
    break;
 800af16:	bf00      	nop
  }
}
 800af18:	bf00      	nop
 800af1a:	3718      	adds	r7, #24
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}

0800af20 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800af20:	b480      	push	{r7}
 800af22:	b083      	sub	sp, #12
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]

}
 800af28:	bf00      	nop
 800af2a:	370c      	adds	r7, #12
 800af2c:	46bd      	mov	sp, r7
 800af2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af32:	4770      	bx	lr

0800af34 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800af34:	b480      	push	{r7}
 800af36:	b083      	sub	sp, #12
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]

}
 800af3c:	bf00      	nop
 800af3e:	370c      	adds	r7, #12
 800af40:	46bd      	mov	sp, r7
 800af42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af46:	4770      	bx	lr

0800af48 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800af48:	b480      	push	{r7}
 800af4a:	b083      	sub	sp, #12
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]

}
 800af50:	bf00      	nop
 800af52:	370c      	adds	r7, #12
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr

0800af5c <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b084      	sub	sp, #16
 800af60:	af00      	add	r7, sp, #0
 800af62:	60f8      	str	r0, [r7, #12]
 800af64:	60b9      	str	r1, [r7, #8]
 800af66:	4613      	mov	r3, r2
 800af68:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d101      	bne.n	800af74 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800af70:	2302      	movs	r3, #2
 800af72:	e019      	b.n	800afa8 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	79fa      	ldrb	r2, [r7, #7]
 800af78:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	2200      	movs	r2, #0
 800af80:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	2200      	movs	r2, #0
 800af88:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800af8c:	68f8      	ldr	r0, [r7, #12]
 800af8e:	f000 f80f 	bl	800afb0 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d003      	beq.n	800afa0 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	68ba      	ldr	r2, [r7, #8]
 800af9c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800afa0:	68f8      	ldr	r0, [r7, #12]
 800afa2:	f001 fb31 	bl	800c608 <USBH_LL_Init>

  return USBH_OK;
 800afa6:	2300      	movs	r3, #0
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	3710      	adds	r7, #16
 800afac:	46bd      	mov	sp, r7
 800afae:	bd80      	pop	{r7, pc}

0800afb0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b085      	sub	sp, #20
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800afb8:	2300      	movs	r3, #0
 800afba:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800afbc:	e008      	b.n	800afd0 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	68fa      	ldr	r2, [r7, #12]
 800afc2:	32e0      	adds	r2, #224	; 0xe0
 800afc4:	2100      	movs	r1, #0
 800afc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	3301      	adds	r3, #1
 800afce:	60fb      	str	r3, [r7, #12]
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	2b0e      	cmp	r3, #14
 800afd4:	d9f3      	bls.n	800afbe <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800afd6:	2300      	movs	r3, #0
 800afd8:	60fb      	str	r3, [r7, #12]
 800afda:	e009      	b.n	800aff0 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800afdc:	687a      	ldr	r2, [r7, #4]
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	4413      	add	r3, r2
 800afe2:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800afe6:	2200      	movs	r2, #0
 800afe8:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	3301      	adds	r3, #1
 800afee:	60fb      	str	r3, [r7, #12]
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aff6:	d3f1      	bcc.n	800afdc <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2200      	movs	r2, #0
 800affc:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2200      	movs	r2, #0
 800b002:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	2201      	movs	r2, #1
 800b008:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2200      	movs	r2, #0
 800b00e:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	2201      	movs	r2, #1
 800b016:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2240      	movs	r2, #64	; 0x40
 800b01c:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	2200      	movs	r2, #0
 800b022:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2200      	movs	r2, #0
 800b028:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2201      	movs	r2, #1
 800b030:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800b034:	2300      	movs	r3, #0
}
 800b036:	4618      	mov	r0, r3
 800b038:	3714      	adds	r7, #20
 800b03a:	46bd      	mov	sp, r7
 800b03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b040:	4770      	bx	lr

0800b042 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b042:	b480      	push	{r7}
 800b044:	b085      	sub	sp, #20
 800b046:	af00      	add	r7, sp, #0
 800b048:	6078      	str	r0, [r7, #4]
 800b04a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800b04c:	2300      	movs	r3, #0
 800b04e:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800b050:	683b      	ldr	r3, [r7, #0]
 800b052:	2b00      	cmp	r3, #0
 800b054:	d017      	beq.n	800b086 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d10f      	bne.n	800b080 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b066:	1c59      	adds	r1, r3, #1
 800b068:	687a      	ldr	r2, [r7, #4]
 800b06a:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800b06e:	687a      	ldr	r2, [r7, #4]
 800b070:	33dc      	adds	r3, #220	; 0xdc
 800b072:	009b      	lsls	r3, r3, #2
 800b074:	4413      	add	r3, r2
 800b076:	683a      	ldr	r2, [r7, #0]
 800b078:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800b07a:	2300      	movs	r3, #0
 800b07c:	73fb      	strb	r3, [r7, #15]
 800b07e:	e004      	b.n	800b08a <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b080:	2302      	movs	r3, #2
 800b082:	73fb      	strb	r3, [r7, #15]
 800b084:	e001      	b.n	800b08a <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b086:	2302      	movs	r3, #2
 800b088:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b08a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b08c:	4618      	mov	r0, r3
 800b08e:	3714      	adds	r7, #20
 800b090:	46bd      	mov	sp, r7
 800b092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b096:	4770      	bx	lr

0800b098 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b098:	b480      	push	{r7}
 800b09a:	b085      	sub	sp, #20
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
 800b0a0:	460b      	mov	r3, r1
 800b0a2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800b0ae:	78fa      	ldrb	r2, [r7, #3]
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	d204      	bcs.n	800b0be <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	78fa      	ldrb	r2, [r7, #3]
 800b0b8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800b0bc:	e001      	b.n	800b0c2 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b0be:	2302      	movs	r3, #2
 800b0c0:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800b0c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	3714      	adds	r7, #20
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ce:	4770      	bx	lr

0800b0d0 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b0d0:	b480      	push	{r7}
 800b0d2:	b087      	sub	sp, #28
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
 800b0d8:	4608      	mov	r0, r1
 800b0da:	4611      	mov	r1, r2
 800b0dc:	461a      	mov	r2, r3
 800b0de:	4603      	mov	r3, r0
 800b0e0:	70fb      	strb	r3, [r7, #3]
 800b0e2:	460b      	mov	r3, r1
 800b0e4:	70bb      	strb	r3, [r7, #2]
 800b0e6:	4613      	mov	r3, r2
 800b0e8:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800b0f8:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b0fa:	e025      	b.n	800b148 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b0fc:	7dfb      	ldrb	r3, [r7, #23]
 800b0fe:	221a      	movs	r2, #26
 800b100:	fb02 f303 	mul.w	r3, r2, r3
 800b104:	3308      	adds	r3, #8
 800b106:	68fa      	ldr	r2, [r7, #12]
 800b108:	4413      	add	r3, r2
 800b10a:	3302      	adds	r3, #2
 800b10c:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800b10e:	693b      	ldr	r3, [r7, #16]
 800b110:	795b      	ldrb	r3, [r3, #5]
 800b112:	78fa      	ldrb	r2, [r7, #3]
 800b114:	429a      	cmp	r2, r3
 800b116:	d002      	beq.n	800b11e <USBH_FindInterface+0x4e>
 800b118:	78fb      	ldrb	r3, [r7, #3]
 800b11a:	2bff      	cmp	r3, #255	; 0xff
 800b11c:	d111      	bne.n	800b142 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b11e:	693b      	ldr	r3, [r7, #16]
 800b120:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800b122:	78ba      	ldrb	r2, [r7, #2]
 800b124:	429a      	cmp	r2, r3
 800b126:	d002      	beq.n	800b12e <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b128:	78bb      	ldrb	r3, [r7, #2]
 800b12a:	2bff      	cmp	r3, #255	; 0xff
 800b12c:	d109      	bne.n	800b142 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b12e:	693b      	ldr	r3, [r7, #16]
 800b130:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b132:	787a      	ldrb	r2, [r7, #1]
 800b134:	429a      	cmp	r2, r3
 800b136:	d002      	beq.n	800b13e <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b138:	787b      	ldrb	r3, [r7, #1]
 800b13a:	2bff      	cmp	r3, #255	; 0xff
 800b13c:	d101      	bne.n	800b142 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b13e:	7dfb      	ldrb	r3, [r7, #23]
 800b140:	e006      	b.n	800b150 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b142:	7dfb      	ldrb	r3, [r7, #23]
 800b144:	3301      	adds	r3, #1
 800b146:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b148:	7dfb      	ldrb	r3, [r7, #23]
 800b14a:	2b01      	cmp	r3, #1
 800b14c:	d9d6      	bls.n	800b0fc <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b14e:	23ff      	movs	r3, #255	; 0xff
}
 800b150:	4618      	mov	r0, r3
 800b152:	371c      	adds	r7, #28
 800b154:	46bd      	mov	sp, r7
 800b156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15a:	4770      	bx	lr

0800b15c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b082      	sub	sp, #8
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f001 fa8b 	bl	800c680 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800b16a:	2101      	movs	r1, #1
 800b16c:	6878      	ldr	r0, [r7, #4]
 800b16e:	f001 fba2 	bl	800c8b6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b172:	2300      	movs	r3, #0
}
 800b174:	4618      	mov	r0, r3
 800b176:	3708      	adds	r7, #8
 800b178:	46bd      	mov	sp, r7
 800b17a:	bd80      	pop	{r7, pc}

0800b17c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b088      	sub	sp, #32
 800b180:	af04      	add	r7, sp, #16
 800b182:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b184:	2302      	movs	r3, #2
 800b186:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b188:	2300      	movs	r3, #0
 800b18a:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 800b18c:	6878      	ldr	r0, [r7, #4]
 800b18e:	f000 faec 	bl	800b76a <USBH_IsPortEnabled>
 800b192:	4603      	mov	r3, r0
 800b194:	2b00      	cmp	r3, #0
 800b196:	d10c      	bne.n	800b1b2 <USBH_Process+0x36>
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	781b      	ldrb	r3, [r3, #0]
 800b19c:	b2db      	uxtb	r3, r3
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d007      	beq.n	800b1b2 <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	781b      	ldrb	r3, [r3, #0]
 800b1a6:	b2db      	uxtb	r3, r3
 800b1a8:	2b03      	cmp	r3, #3
 800b1aa:	d002      	beq.n	800b1b2 <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2203      	movs	r2, #3
 800b1b0:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	781b      	ldrb	r3, [r3, #0]
 800b1b6:	b2db      	uxtb	r3, r3
 800b1b8:	2b0b      	cmp	r3, #11
 800b1ba:	f200 814c 	bhi.w	800b456 <USBH_Process+0x2da>
 800b1be:	a201      	add	r2, pc, #4	; (adr r2, 800b1c4 <USBH_Process+0x48>)
 800b1c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1c4:	0800b1f5 	.word	0x0800b1f5
 800b1c8:	0800b217 	.word	0x0800b217
 800b1cc:	0800b22b 	.word	0x0800b22b
 800b1d0:	0800b431 	.word	0x0800b431
 800b1d4:	0800b457 	.word	0x0800b457
 800b1d8:	0800b2b9 	.word	0x0800b2b9
 800b1dc:	0800b3e7 	.word	0x0800b3e7
 800b1e0:	0800b2e9 	.word	0x0800b2e9
 800b1e4:	0800b309 	.word	0x0800b309
 800b1e8:	0800b329 	.word	0x0800b329
 800b1ec:	0800b357 	.word	0x0800b357
 800b1f0:	0800b419 	.word	0x0800b419
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800b1fa:	b2db      	uxtb	r3, r3
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	f000 812c 	beq.w	800b45a <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2201      	movs	r2, #1
 800b206:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 800b208:	20c8      	movs	r0, #200	; 0xc8
 800b20a:	f001 fb9e 	bl	800c94a <USBH_Delay>
      USBH_LL_ResetPort(phost);
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f001 fa91 	bl	800c736 <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800b214:	e121      	b.n	800b45a <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b21c:	2b01      	cmp	r3, #1
 800b21e:	f040 811e 	bne.w	800b45e <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2202      	movs	r2, #2
 800b226:	701a      	strb	r2, [r3, #0]
    }
    break;
 800b228:	e119      	b.n	800b45e <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 800b22a:	2064      	movs	r0, #100	; 0x64
 800b22c:	f001 fb8d 	bl	800c94a <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f001 fa5b 	bl	800c6ec <USBH_LL_GetSpeed>
 800b236:	4603      	mov	r3, r0
 800b238:	461a      	mov	r2, r3
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	2205      	movs	r2, #5
 800b244:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 800b246:	2100      	movs	r1, #0
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f001 f868 	bl	800c31e <USBH_AllocPipe>
 800b24e:	4603      	mov	r3, r0
 800b250:	461a      	mov	r2, r3
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 800b256:	2180      	movs	r1, #128	; 0x80
 800b258:	6878      	ldr	r0, [r7, #4]
 800b25a:	f001 f860 	bl	800c31e <USBH_AllocPipe>
 800b25e:	4603      	mov	r3, r0
 800b260:	461a      	mov	r2, r3
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	7919      	ldrb	r1, [r3, #4]
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800b276:	687a      	ldr	r2, [r7, #4]
 800b278:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800b27a:	b292      	uxth	r2, r2
 800b27c:	9202      	str	r2, [sp, #8]
 800b27e:	2200      	movs	r2, #0
 800b280:	9201      	str	r2, [sp, #4]
 800b282:	9300      	str	r3, [sp, #0]
 800b284:	4603      	mov	r3, r0
 800b286:	2280      	movs	r2, #128	; 0x80
 800b288:	6878      	ldr	r0, [r7, #4]
 800b28a:	f001 f819 	bl	800c2c0 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	7959      	ldrb	r1, [r3, #5]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800b29e:	687a      	ldr	r2, [r7, #4]
 800b2a0:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800b2a2:	b292      	uxth	r2, r2
 800b2a4:	9202      	str	r2, [sp, #8]
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	9201      	str	r2, [sp, #4]
 800b2aa:	9300      	str	r3, [sp, #0]
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	2200      	movs	r2, #0
 800b2b0:	6878      	ldr	r0, [r7, #4]
 800b2b2:	f001 f805 	bl	800c2c0 <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800b2b6:	e0e3      	b.n	800b480 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 800b2b8:	6878      	ldr	r0, [r7, #4]
 800b2ba:	f000 f8e7 	bl	800b48c <USBH_HandleEnum>
 800b2be:	4603      	mov	r3, r0
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	f040 80ce 	bne.w	800b462 <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	d103      	bne.n	800b2e0 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2208      	movs	r2, #8
 800b2dc:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 800b2de:	e0c0      	b.n	800b462 <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2207      	movs	r2, #7
 800b2e4:	701a      	strb	r2, [r3, #0]
    break;
 800b2e6:	e0bc      	b.n	800b462 <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	f000 80b9 	beq.w	800b466 <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b2fa:	2101      	movs	r1, #1
 800b2fc:	6878      	ldr	r0, [r7, #4]
 800b2fe:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2208      	movs	r2, #8
 800b304:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800b306:	e0ae      	b.n	800b466 <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 800b30e:	b29b      	uxth	r3, r3
 800b310:	4619      	mov	r1, r3
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 fb59 	bl	800b9ca <USBH_SetCfg>
 800b318:	4603      	mov	r3, r0
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	f040 80a5 	bne.w	800b46a <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2209      	movs	r2, #9
 800b324:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800b326:	e0a0      	b.n	800b46a <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 800b32e:	f003 0320 	and.w	r3, r3, #32
 800b332:	2b00      	cmp	r3, #0
 800b334:	d00b      	beq.n	800b34e <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800b336:	2101      	movs	r1, #1
 800b338:	6878      	ldr	r0, [r7, #4]
 800b33a:	f000 fb69 	bl	800ba10 <USBH_SetFeature>
 800b33e:	4603      	mov	r3, r0
 800b340:	2b00      	cmp	r3, #0
 800b342:	f040 8094 	bne.w	800b46e <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	220a      	movs	r2, #10
 800b34a:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800b34c:	e08f      	b.n	800b46e <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	220a      	movs	r2, #10
 800b352:	701a      	strb	r2, [r3, #0]
    break;
 800b354:	e08b      	b.n	800b46e <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	f000 8088 	beq.w	800b472 <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	2200      	movs	r2, #0
 800b366:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b36a:	2300      	movs	r3, #0
 800b36c:	73fb      	strb	r3, [r7, #15]
 800b36e:	e017      	b.n	800b3a0 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b370:	7bfb      	ldrb	r3, [r7, #15]
 800b372:	687a      	ldr	r2, [r7, #4]
 800b374:	33dc      	adds	r3, #220	; 0xdc
 800b376:	009b      	lsls	r3, r3, #2
 800b378:	4413      	add	r3, r2
 800b37a:	685b      	ldr	r3, [r3, #4]
 800b37c:	791a      	ldrb	r2, [r3, #4]
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 800b384:	429a      	cmp	r2, r3
 800b386:	d108      	bne.n	800b39a <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 800b388:	7bfb      	ldrb	r3, [r7, #15]
 800b38a:	687a      	ldr	r2, [r7, #4]
 800b38c:	33dc      	adds	r3, #220	; 0xdc
 800b38e:	009b      	lsls	r3, r3, #2
 800b390:	4413      	add	r3, r2
 800b392:	685a      	ldr	r2, [r3, #4]
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b39a:	7bfb      	ldrb	r3, [r7, #15]
 800b39c:	3301      	adds	r3, #1
 800b39e:	73fb      	strb	r3, [r7, #15]
 800b3a0:	7bfb      	ldrb	r3, [r7, #15]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d0e4      	beq.n	800b370 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d016      	beq.n	800b3de <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b3b6:	689b      	ldr	r3, [r3, #8]
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	4798      	blx	r3
 800b3bc:	4603      	mov	r3, r0
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d109      	bne.n	800b3d6 <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2206      	movs	r2, #6
 800b3c6:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b3ce:	2103      	movs	r1, #3
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800b3d4:	e04d      	b.n	800b472 <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	220d      	movs	r2, #13
 800b3da:	701a      	strb	r2, [r3, #0]
    break;
 800b3dc:	e049      	b.n	800b472 <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	220d      	movs	r2, #13
 800b3e2:	701a      	strb	r2, [r3, #0]
    break;
 800b3e4:	e045      	b.n	800b472 <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d00f      	beq.n	800b410 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b3f6:	691b      	ldr	r3, [r3, #16]
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	4798      	blx	r3
 800b3fc:	4603      	mov	r3, r0
 800b3fe:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 800b400:	7bbb      	ldrb	r3, [r7, #14]
 800b402:	b2db      	uxtb	r3, r3
 800b404:	2b00      	cmp	r3, #0
 800b406:	d136      	bne.n	800b476 <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	220b      	movs	r2, #11
 800b40c:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 800b40e:	e032      	b.n	800b476 <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	220d      	movs	r2, #13
 800b414:	701a      	strb	r2, [r3, #0]
    break;
 800b416:	e02e      	b.n	800b476 <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d02b      	beq.n	800b47a <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b428:	695b      	ldr	r3, [r3, #20]
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	4798      	blx	r3
    }
    break;
 800b42e:	e024      	b.n	800b47a <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f7ff fdbd 	bl	800afb0 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d01e      	beq.n	800b47e <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b446:	68db      	ldr	r3, [r3, #12]
 800b448:	6878      	ldr	r0, [r7, #4]
 800b44a:	4798      	blx	r3
      phost->pActiveClass = NULL;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2200      	movs	r2, #0
 800b450:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 800b454:	e013      	b.n	800b47e <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 800b456:	bf00      	nop
 800b458:	e012      	b.n	800b480 <USBH_Process+0x304>
    break;
 800b45a:	bf00      	nop
 800b45c:	e010      	b.n	800b480 <USBH_Process+0x304>
    break;
 800b45e:	bf00      	nop
 800b460:	e00e      	b.n	800b480 <USBH_Process+0x304>
    break;
 800b462:	bf00      	nop
 800b464:	e00c      	b.n	800b480 <USBH_Process+0x304>
    break;
 800b466:	bf00      	nop
 800b468:	e00a      	b.n	800b480 <USBH_Process+0x304>
    break;
 800b46a:	bf00      	nop
 800b46c:	e008      	b.n	800b480 <USBH_Process+0x304>
    break;
 800b46e:	bf00      	nop
 800b470:	e006      	b.n	800b480 <USBH_Process+0x304>
    break;
 800b472:	bf00      	nop
 800b474:	e004      	b.n	800b480 <USBH_Process+0x304>
    break;
 800b476:	bf00      	nop
 800b478:	e002      	b.n	800b480 <USBH_Process+0x304>
    break;
 800b47a:	bf00      	nop
 800b47c:	e000      	b.n	800b480 <USBH_Process+0x304>
    break;
 800b47e:	bf00      	nop
  }
 return USBH_OK;
 800b480:	2300      	movs	r3, #0
}
 800b482:	4618      	mov	r0, r3
 800b484:	3710      	adds	r7, #16
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	bf00      	nop

0800b48c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b088      	sub	sp, #32
 800b490:	af04      	add	r7, sp, #16
 800b492:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b494:	2301      	movs	r3, #1
 800b496:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	785b      	ldrb	r3, [r3, #1]
 800b49c:	2b07      	cmp	r3, #7
 800b49e:	f200 80f8 	bhi.w	800b692 <USBH_HandleEnum+0x206>
 800b4a2:	a201      	add	r2, pc, #4	; (adr r2, 800b4a8 <USBH_HandleEnum+0x1c>)
 800b4a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4a8:	0800b4c9 	.word	0x0800b4c9
 800b4ac:	0800b53b 	.word	0x0800b53b
 800b4b0:	0800b553 	.word	0x0800b553
 800b4b4:	0800b5c9 	.word	0x0800b5c9
 800b4b8:	0800b5df 	.word	0x0800b5df
 800b4bc:	0800b5fb 	.word	0x0800b5fb
 800b4c0:	0800b62f 	.word	0x0800b62f
 800b4c4:	0800b663 	.word	0x0800b663
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 800b4c8:	2108      	movs	r1, #8
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f000 f9ad 	bl	800b82a <USBH_Get_DevDesc>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	f040 80df 	bne.w	800b696 <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	2201      	movs	r2, #1
 800b4e6:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	7919      	ldrb	r1, [r3, #4]
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800b4f8:	687a      	ldr	r2, [r7, #4]
 800b4fa:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800b4fc:	b292      	uxth	r2, r2
 800b4fe:	9202      	str	r2, [sp, #8]
 800b500:	2200      	movs	r2, #0
 800b502:	9201      	str	r2, [sp, #4]
 800b504:	9300      	str	r3, [sp, #0]
 800b506:	4603      	mov	r3, r0
 800b508:	2280      	movs	r2, #128	; 0x80
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f000 fed8 	bl	800c2c0 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	7959      	ldrb	r1, [r3, #5]
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800b520:	687a      	ldr	r2, [r7, #4]
 800b522:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800b524:	b292      	uxth	r2, r2
 800b526:	9202      	str	r2, [sp, #8]
 800b528:	2200      	movs	r2, #0
 800b52a:	9201      	str	r2, [sp, #4]
 800b52c:	9300      	str	r3, [sp, #0]
 800b52e:	4603      	mov	r3, r0
 800b530:	2200      	movs	r2, #0
 800b532:	6878      	ldr	r0, [r7, #4]
 800b534:	f000 fec4 	bl	800c2c0 <USBH_OpenPipe>

    }
    break;
 800b538:	e0ad      	b.n	800b696 <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800b53a:	2112      	movs	r1, #18
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f000 f974 	bl	800b82a <USBH_Get_DevDesc>
 800b542:	4603      	mov	r3, r0
 800b544:	2b00      	cmp	r3, #0
 800b546:	f040 80a8 	bne.w	800b69a <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2202      	movs	r2, #2
 800b54e:	705a      	strb	r2, [r3, #1]

    }
    break;
 800b550:	e0a3      	b.n	800b69a <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800b552:	2101      	movs	r1, #1
 800b554:	6878      	ldr	r0, [r7, #4]
 800b556:	f000 fa14 	bl	800b982 <USBH_SetAddress>
 800b55a:	4603      	mov	r3, r0
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	f040 809e 	bne.w	800b69e <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 800b562:	2002      	movs	r0, #2
 800b564:	f001 f9f1 	bl	800c94a <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2201      	movs	r2, #1
 800b56c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2203      	movs	r2, #3
 800b574:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	7919      	ldrb	r1, [r3, #4]
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800b586:	687a      	ldr	r2, [r7, #4]
 800b588:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800b58a:	b292      	uxth	r2, r2
 800b58c:	9202      	str	r2, [sp, #8]
 800b58e:	2200      	movs	r2, #0
 800b590:	9201      	str	r2, [sp, #4]
 800b592:	9300      	str	r3, [sp, #0]
 800b594:	4603      	mov	r3, r0
 800b596:	2280      	movs	r2, #128	; 0x80
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f000 fe91 	bl	800c2c0 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	7959      	ldrb	r1, [r3, #5]
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800b5ae:	687a      	ldr	r2, [r7, #4]
 800b5b0:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800b5b2:	b292      	uxth	r2, r2
 800b5b4:	9202      	str	r2, [sp, #8]
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	9201      	str	r2, [sp, #4]
 800b5ba:	9300      	str	r3, [sp, #0]
 800b5bc:	4603      	mov	r3, r0
 800b5be:	2200      	movs	r2, #0
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f000 fe7d 	bl	800c2c0 <USBH_OpenPipe>
    }
    break;
 800b5c6:	e06a      	b.n	800b69e <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 800b5c8:	2109      	movs	r1, #9
 800b5ca:	6878      	ldr	r0, [r7, #4]
 800b5cc:	f000 f955 	bl	800b87a <USBH_Get_CfgDesc>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d165      	bne.n	800b6a2 <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	2204      	movs	r2, #4
 800b5da:	705a      	strb	r2, [r3, #1]
    }
    break;
 800b5dc:	e061      	b.n	800b6a2 <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 800b5e4:	4619      	mov	r1, r3
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	f000 f947 	bl	800b87a <USBH_Get_CfgDesc>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d159      	bne.n	800b6a6 <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	2205      	movs	r2, #5
 800b5f6:	705a      	strb	r2, [r3, #1]
    }
    break;
 800b5f8:	e055      	b.n	800b6a6 <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800b600:	2b00      	cmp	r3, #0
 800b602:	d010      	beq.n	800b626 <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800b610:	23ff      	movs	r3, #255	; 0xff
 800b612:	6878      	ldr	r0, [r7, #4]
 800b614:	f000 f955 	bl	800b8c2 <USBH_Get_StringDesc>
 800b618:	4603      	mov	r3, r0
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d145      	bne.n	800b6aa <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2206      	movs	r2, #6
 800b622:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800b624:	e041      	b.n	800b6aa <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2206      	movs	r2, #6
 800b62a:	705a      	strb	r2, [r3, #1]
    break;
 800b62c:	e03d      	b.n	800b6aa <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 800b634:	2b00      	cmp	r3, #0
 800b636:	d010      	beq.n	800b65a <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800b644:	23ff      	movs	r3, #255	; 0xff
 800b646:	6878      	ldr	r0, [r7, #4]
 800b648:	f000 f93b 	bl	800b8c2 <USBH_Get_StringDesc>
 800b64c:	4603      	mov	r3, r0
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d12d      	bne.n	800b6ae <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2207      	movs	r2, #7
 800b656:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800b658:	e029      	b.n	800b6ae <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2207      	movs	r2, #7
 800b65e:	705a      	strb	r2, [r3, #1]
    break;
 800b660:	e025      	b.n	800b6ae <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d00f      	beq.n	800b68c <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800b678:	23ff      	movs	r3, #255	; 0xff
 800b67a:	6878      	ldr	r0, [r7, #4]
 800b67c:	f000 f921 	bl	800b8c2 <USBH_Get_StringDesc>
 800b680:	4603      	mov	r3, r0
 800b682:	2b00      	cmp	r3, #0
 800b684:	d115      	bne.n	800b6b2 <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 800b686:	2300      	movs	r3, #0
 800b688:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800b68a:	e012      	b.n	800b6b2 <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 800b68c:	2300      	movs	r3, #0
 800b68e:	73fb      	strb	r3, [r7, #15]
    break;
 800b690:	e00f      	b.n	800b6b2 <USBH_HandleEnum+0x226>

  default:
    break;
 800b692:	bf00      	nop
 800b694:	e00e      	b.n	800b6b4 <USBH_HandleEnum+0x228>
    break;
 800b696:	bf00      	nop
 800b698:	e00c      	b.n	800b6b4 <USBH_HandleEnum+0x228>
    break;
 800b69a:	bf00      	nop
 800b69c:	e00a      	b.n	800b6b4 <USBH_HandleEnum+0x228>
    break;
 800b69e:	bf00      	nop
 800b6a0:	e008      	b.n	800b6b4 <USBH_HandleEnum+0x228>
    break;
 800b6a2:	bf00      	nop
 800b6a4:	e006      	b.n	800b6b4 <USBH_HandleEnum+0x228>
    break;
 800b6a6:	bf00      	nop
 800b6a8:	e004      	b.n	800b6b4 <USBH_HandleEnum+0x228>
    break;
 800b6aa:	bf00      	nop
 800b6ac:	e002      	b.n	800b6b4 <USBH_HandleEnum+0x228>
    break;
 800b6ae:	bf00      	nop
 800b6b0:	e000      	b.n	800b6b4 <USBH_HandleEnum+0x228>
    break;
 800b6b2:	bf00      	nop
  }
  return Status;
 800b6b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	3710      	adds	r7, #16
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	bd80      	pop	{r7, pc}
 800b6be:	bf00      	nop

0800b6c0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800b6c0:	b480      	push	{r7}
 800b6c2:	b083      	sub	sp, #12
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
 800b6c8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	683a      	ldr	r2, [r7, #0]
 800b6ce:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800b6d2:	bf00      	nop
 800b6d4:	370c      	adds	r7, #12
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6dc:	4770      	bx	lr

0800b6de <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800b6de:	b580      	push	{r7, lr}
 800b6e0:	b082      	sub	sp, #8
 800b6e2:	af00      	add	r7, sp, #0
 800b6e4:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b6ec:	1c5a      	adds	r2, r3, #1
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800b6f4:	6878      	ldr	r0, [r7, #4]
 800b6f6:	f000 f804 	bl	800b702 <USBH_HandleSof>
}
 800b6fa:	bf00      	nop
 800b6fc:	3708      	adds	r7, #8
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}

0800b702 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800b702:	b580      	push	{r7, lr}
 800b704:	b082      	sub	sp, #8
 800b706:	af00      	add	r7, sp, #0
 800b708:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	781b      	ldrb	r3, [r3, #0]
 800b70e:	b2db      	uxtb	r3, r3
 800b710:	2b0b      	cmp	r3, #11
 800b712:	d10a      	bne.n	800b72a <USBH_HandleSof+0x28>
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d005      	beq.n	800b72a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b724:	699b      	ldr	r3, [r3, #24]
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	4798      	blx	r3
  }
}
 800b72a:	bf00      	nop
 800b72c:	3708      	adds	r7, #8
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}

0800b732 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800b732:	b480      	push	{r7}
 800b734:	b083      	sub	sp, #12
 800b736:	af00      	add	r7, sp, #0
 800b738:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2201      	movs	r2, #1
 800b73e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b742:	bf00      	nop
}
 800b744:	370c      	adds	r7, #12
 800b746:	46bd      	mov	sp, r7
 800b748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74c:	4770      	bx	lr

0800b74e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800b74e:	b480      	push	{r7}
 800b750:	b083      	sub	sp, #12
 800b752:	af00      	add	r7, sp, #0
 800b754:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2200      	movs	r2, #0
 800b75a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b75e:	bf00      	nop
}
 800b760:	370c      	adds	r7, #12
 800b762:	46bd      	mov	sp, r7
 800b764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b768:	4770      	bx	lr

0800b76a <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 800b76a:	b480      	push	{r7}
 800b76c:	b083      	sub	sp, #12
 800b76e:	af00      	add	r7, sp, #0
 800b770:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 800b778:	4618      	mov	r0, r3
 800b77a:	370c      	adds	r7, #12
 800b77c:	46bd      	mov	sp, r7
 800b77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b782:	4770      	bx	lr

0800b784 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b082      	sub	sp, #8
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	781b      	ldrb	r3, [r3, #0]
 800b790:	b2db      	uxtb	r3, r3
 800b792:	2b00      	cmp	r3, #0
 800b794:	d10f      	bne.n	800b7b6 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2201      	movs	r2, #1
 800b79a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d00e      	beq.n	800b7c6 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b7ae:	2104      	movs	r1, #4
 800b7b0:	6878      	ldr	r0, [r7, #4]
 800b7b2:	4798      	blx	r3
 800b7b4:	e007      	b.n	800b7c6 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b7bc:	2b01      	cmp	r3, #1
 800b7be:	d102      	bne.n	800b7c6 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2202      	movs	r2, #2
 800b7c4:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b7c6:	2300      	movs	r3, #0
}
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	3708      	adds	r7, #8
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	bd80      	pop	{r7, pc}

0800b7d0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b082      	sub	sp, #8
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800b7d8:	6878      	ldr	r0, [r7, #4]
 800b7da:	f000 ff6c 	bl	800c6b6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	791b      	ldrb	r3, [r3, #4]
 800b7e2:	4619      	mov	r1, r3
 800b7e4:	6878      	ldr	r0, [r7, #4]
 800b7e6:	f000 fdb8 	bl	800c35a <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	795b      	ldrb	r3, [r3, #5]
 800b7ee:	4619      	mov	r1, r3
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f000 fdb2 	bl	800c35a <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b804:	2b00      	cmp	r3, #0
 800b806:	d005      	beq.n	800b814 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b80e:	2105      	movs	r1, #5
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b814:	6878      	ldr	r0, [r7, #4]
 800b816:	f000 ff33 	bl	800c680 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	2203      	movs	r2, #3
 800b81e:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b820:	2300      	movs	r3, #0
}
 800b822:	4618      	mov	r0, r3
 800b824:	3708      	adds	r7, #8
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}

0800b82a <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800b82a:	b580      	push	{r7, lr}
 800b82c:	b086      	sub	sp, #24
 800b82e:	af02      	add	r7, sp, #8
 800b830:	6078      	str	r0, [r7, #4]
 800b832:	460b      	mov	r3, r1
 800b834:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800b83c:	78fb      	ldrb	r3, [r7, #3]
 800b83e:	b29b      	uxth	r3, r3
 800b840:	9300      	str	r3, [sp, #0]
 800b842:	4613      	mov	r3, r2
 800b844:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b848:	2100      	movs	r1, #0
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f000 f864 	bl	800b918 <USBH_GetDescriptor>
 800b850:	4603      	mov	r3, r0
 800b852:	73fb      	strb	r3, [r7, #15]
 800b854:	7bfb      	ldrb	r3, [r7, #15]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d10a      	bne.n	800b870 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	f203 3022 	addw	r0, r3, #802	; 0x322
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b866:	78fa      	ldrb	r2, [r7, #3]
 800b868:	b292      	uxth	r2, r2
 800b86a:	4619      	mov	r1, r3
 800b86c:	f000 f918 	bl	800baa0 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 800b870:	7bfb      	ldrb	r3, [r7, #15]
}
 800b872:	4618      	mov	r0, r3
 800b874:	3710      	adds	r7, #16
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}

0800b87a <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 800b87a:	b580      	push	{r7, lr}
 800b87c:	b086      	sub	sp, #24
 800b87e:	af02      	add	r7, sp, #8
 800b880:	6078      	str	r0, [r7, #4]
 800b882:	460b      	mov	r3, r1
 800b884:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	331c      	adds	r3, #28
 800b88a:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 800b88c:	887b      	ldrh	r3, [r7, #2]
 800b88e:	9300      	str	r3, [sp, #0]
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b896:	2100      	movs	r1, #0
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f000 f83d 	bl	800b918 <USBH_GetDescriptor>
 800b89e:	4603      	mov	r3, r0
 800b8a0:	72fb      	strb	r3, [r7, #11]
 800b8a2:	7afb      	ldrb	r3, [r7, #11]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d107      	bne.n	800b8b8 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800b8ae:	887a      	ldrh	r2, [r7, #2]
 800b8b0:	68f9      	ldr	r1, [r7, #12]
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	f000 f964 	bl	800bb80 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 800b8b8:	7afb      	ldrb	r3, [r7, #11]
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3710      	adds	r7, #16
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}

0800b8c2 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 800b8c2:	b580      	push	{r7, lr}
 800b8c4:	b088      	sub	sp, #32
 800b8c6:	af02      	add	r7, sp, #8
 800b8c8:	60f8      	str	r0, [r7, #12]
 800b8ca:	607a      	str	r2, [r7, #4]
 800b8cc:	461a      	mov	r2, r3
 800b8ce:	460b      	mov	r3, r1
 800b8d0:	72fb      	strb	r3, [r7, #11]
 800b8d2:	4613      	mov	r3, r2
 800b8d4:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 800b8d6:	7afb      	ldrb	r3, [r7, #11]
 800b8d8:	b29b      	uxth	r3, r3
 800b8da:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800b8de:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800b8e6:	893b      	ldrh	r3, [r7, #8]
 800b8e8:	9300      	str	r3, [sp, #0]
 800b8ea:	460b      	mov	r3, r1
 800b8ec:	2100      	movs	r1, #0
 800b8ee:	68f8      	ldr	r0, [r7, #12]
 800b8f0:	f000 f812 	bl	800b918 <USBH_GetDescriptor>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	75fb      	strb	r3, [r7, #23]
 800b8f8:	7dfb      	ldrb	r3, [r7, #23]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d107      	bne.n	800b90e <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b904:	893a      	ldrh	r2, [r7, #8]
 800b906:	6879      	ldr	r1, [r7, #4]
 800b908:	4618      	mov	r0, r3
 800b90a:	f000 fa37 	bl	800bd7c <USBH_ParseStringDesc>
  }
  return status;
 800b90e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b910:	4618      	mov	r0, r3
 800b912:	3718      	adds	r7, #24
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}

0800b918 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b084      	sub	sp, #16
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	60f8      	str	r0, [r7, #12]
 800b920:	607b      	str	r3, [r7, #4]
 800b922:	460b      	mov	r3, r1
 800b924:	72fb      	strb	r3, [r7, #11]
 800b926:	4613      	mov	r3, r2
 800b928:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	789b      	ldrb	r3, [r3, #2]
 800b92e:	2b01      	cmp	r3, #1
 800b930:	d11c      	bne.n	800b96c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800b932:	7afb      	ldrb	r3, [r7, #11]
 800b934:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b938:	b2da      	uxtb	r2, r3
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	2206      	movs	r2, #6
 800b942:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	893a      	ldrh	r2, [r7, #8]
 800b948:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800b94a:	893b      	ldrh	r3, [r7, #8]
 800b94c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b950:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b954:	d104      	bne.n	800b960 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	f240 4209 	movw	r2, #1033	; 0x409
 800b95c:	829a      	strh	r2, [r3, #20]
 800b95e:	e002      	b.n	800b966 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	2200      	movs	r2, #0
 800b964:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	8b3a      	ldrh	r2, [r7, #24]
 800b96a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 800b96c:	8b3b      	ldrh	r3, [r7, #24]
 800b96e:	461a      	mov	r2, r3
 800b970:	6879      	ldr	r1, [r7, #4]
 800b972:	68f8      	ldr	r0, [r7, #12]
 800b974:	f000 fa50 	bl	800be18 <USBH_CtlReq>
 800b978:	4603      	mov	r3, r0
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3710      	adds	r7, #16
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}

0800b982 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800b982:	b580      	push	{r7, lr}
 800b984:	b082      	sub	sp, #8
 800b986:	af00      	add	r7, sp, #0
 800b988:	6078      	str	r0, [r7, #4]
 800b98a:	460b      	mov	r3, r1
 800b98c:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	789b      	ldrb	r3, [r3, #2]
 800b992:	2b01      	cmp	r3, #1
 800b994:	d10f      	bne.n	800b9b6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2200      	movs	r2, #0
 800b99a:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2205      	movs	r2, #5
 800b9a0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800b9a2:	78fb      	ldrb	r3, [r7, #3]
 800b9a4:	b29a      	uxth	r2, r3
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	2100      	movs	r1, #0
 800b9ba:	6878      	ldr	r0, [r7, #4]
 800b9bc:	f000 fa2c 	bl	800be18 <USBH_CtlReq>
 800b9c0:	4603      	mov	r3, r0
}
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	3708      	adds	r7, #8
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	bd80      	pop	{r7, pc}

0800b9ca <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800b9ca:	b580      	push	{r7, lr}
 800b9cc:	b082      	sub	sp, #8
 800b9ce:	af00      	add	r7, sp, #0
 800b9d0:	6078      	str	r0, [r7, #4]
 800b9d2:	460b      	mov	r3, r1
 800b9d4:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	789b      	ldrb	r3, [r3, #2]
 800b9da:	2b01      	cmp	r3, #1
 800b9dc:	d10e      	bne.n	800b9fc <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2209      	movs	r2, #9
 800b9e8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	887a      	ldrh	r2, [r7, #2]
 800b9ee:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	2100      	movs	r1, #0
 800ba00:	6878      	ldr	r0, [r7, #4]
 800ba02:	f000 fa09 	bl	800be18 <USBH_CtlReq>
 800ba06:	4603      	mov	r3, r0
}
 800ba08:	4618      	mov	r0, r3
 800ba0a:	3708      	adds	r7, #8
 800ba0c:	46bd      	mov	sp, r7
 800ba0e:	bd80      	pop	{r7, pc}

0800ba10 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b082      	sub	sp, #8
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
 800ba18:	460b      	mov	r3, r1
 800ba1a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	789b      	ldrb	r3, [r3, #2]
 800ba20:	2b01      	cmp	r3, #1
 800ba22:	d10f      	bne.n	800ba44 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2200      	movs	r2, #0
 800ba28:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2203      	movs	r2, #3
 800ba2e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800ba30:	78fb      	ldrb	r3, [r7, #3]
 800ba32:	b29a      	uxth	r2, r3
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2200      	movs	r2, #0
 800ba42:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800ba44:	2200      	movs	r2, #0
 800ba46:	2100      	movs	r1, #0
 800ba48:	6878      	ldr	r0, [r7, #4]
 800ba4a:	f000 f9e5 	bl	800be18 <USBH_CtlReq>
 800ba4e:	4603      	mov	r3, r0
}
 800ba50:	4618      	mov	r0, r3
 800ba52:	3708      	adds	r7, #8
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd80      	pop	{r7, pc}

0800ba58 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b082      	sub	sp, #8
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	6078      	str	r0, [r7, #4]
 800ba60:	460b      	mov	r3, r1
 800ba62:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	789b      	ldrb	r3, [r3, #2]
 800ba68:	2b01      	cmp	r3, #1
 800ba6a:	d10f      	bne.n	800ba8c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	2202      	movs	r2, #2
 800ba70:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	2201      	movs	r2, #1
 800ba76:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ba7e:	78fb      	ldrb	r3, [r7, #3]
 800ba80:	b29a      	uxth	r2, r3
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	2200      	movs	r2, #0
 800ba8a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	2100      	movs	r1, #0
 800ba90:	6878      	ldr	r0, [r7, #4]
 800ba92:	f000 f9c1 	bl	800be18 <USBH_CtlReq>
 800ba96:	4603      	mov	r3, r0
}
 800ba98:	4618      	mov	r0, r3
 800ba9a:	3708      	adds	r7, #8
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	bd80      	pop	{r7, pc}

0800baa0 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 800baa0:	b480      	push	{r7}
 800baa2:	b085      	sub	sp, #20
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	60f8      	str	r0, [r7, #12]
 800baa8:	60b9      	str	r1, [r7, #8]
 800baaa:	4613      	mov	r3, r2
 800baac:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	781a      	ldrb	r2, [r3, #0]
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800bab6:	68bb      	ldr	r3, [r7, #8]
 800bab8:	785a      	ldrb	r2, [r3, #1]
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800babe:	68bb      	ldr	r3, [r7, #8]
 800bac0:	3302      	adds	r3, #2
 800bac2:	781b      	ldrb	r3, [r3, #0]
 800bac4:	b29a      	uxth	r2, r3
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	3303      	adds	r3, #3
 800baca:	781b      	ldrb	r3, [r3, #0]
 800bacc:	b29b      	uxth	r3, r3
 800bace:	021b      	lsls	r3, r3, #8
 800bad0:	b29b      	uxth	r3, r3
 800bad2:	4313      	orrs	r3, r2
 800bad4:	b29a      	uxth	r2, r3
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800bada:	68bb      	ldr	r3, [r7, #8]
 800badc:	791a      	ldrb	r2, [r3, #4]
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	795a      	ldrb	r2, [r3, #5]
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	799a      	ldrb	r2, [r3, #6]
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	79da      	ldrb	r2, [r3, #7]
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800bafa:	88fb      	ldrh	r3, [r7, #6]
 800bafc:	2b08      	cmp	r3, #8
 800bafe:	d939      	bls.n	800bb74 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 800bb00:	68bb      	ldr	r3, [r7, #8]
 800bb02:	3308      	adds	r3, #8
 800bb04:	781b      	ldrb	r3, [r3, #0]
 800bb06:	b29a      	uxth	r2, r3
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	3309      	adds	r3, #9
 800bb0c:	781b      	ldrb	r3, [r3, #0]
 800bb0e:	b29b      	uxth	r3, r3
 800bb10:	021b      	lsls	r3, r3, #8
 800bb12:	b29b      	uxth	r3, r3
 800bb14:	4313      	orrs	r3, r2
 800bb16:	b29a      	uxth	r2, r3
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800bb1c:	68bb      	ldr	r3, [r7, #8]
 800bb1e:	330a      	adds	r3, #10
 800bb20:	781b      	ldrb	r3, [r3, #0]
 800bb22:	b29a      	uxth	r2, r3
 800bb24:	68bb      	ldr	r3, [r7, #8]
 800bb26:	330b      	adds	r3, #11
 800bb28:	781b      	ldrb	r3, [r3, #0]
 800bb2a:	b29b      	uxth	r3, r3
 800bb2c:	021b      	lsls	r3, r3, #8
 800bb2e:	b29b      	uxth	r3, r3
 800bb30:	4313      	orrs	r3, r2
 800bb32:	b29a      	uxth	r2, r3
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 800bb38:	68bb      	ldr	r3, [r7, #8]
 800bb3a:	330c      	adds	r3, #12
 800bb3c:	781b      	ldrb	r3, [r3, #0]
 800bb3e:	b29a      	uxth	r2, r3
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	330d      	adds	r3, #13
 800bb44:	781b      	ldrb	r3, [r3, #0]
 800bb46:	b29b      	uxth	r3, r3
 800bb48:	021b      	lsls	r3, r3, #8
 800bb4a:	b29b      	uxth	r3, r3
 800bb4c:	4313      	orrs	r3, r2
 800bb4e:	b29a      	uxth	r2, r3
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 800bb54:	68bb      	ldr	r3, [r7, #8]
 800bb56:	7b9a      	ldrb	r2, [r3, #14]
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	7bda      	ldrb	r2, [r3, #15]
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 800bb64:	68bb      	ldr	r3, [r7, #8]
 800bb66:	7c1a      	ldrb	r2, [r3, #16]
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800bb6c:	68bb      	ldr	r3, [r7, #8]
 800bb6e:	7c5a      	ldrb	r2, [r3, #17]
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	745a      	strb	r2, [r3, #17]
  }
}
 800bb74:	bf00      	nop
 800bb76:	3714      	adds	r7, #20
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr

0800bb80 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b08a      	sub	sp, #40	; 0x28
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	60f8      	str	r0, [r7, #12]
 800bb88:	60b9      	str	r1, [r7, #8]
 800bb8a:	4613      	mov	r3, r2
 800bb8c:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800bb8e:	68bb      	ldr	r3, [r7, #8]
 800bb90:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800bb92:	2300      	movs	r3, #0
 800bb94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800bb9e:	68bb      	ldr	r3, [r7, #8]
 800bba0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800bba2:	68bb      	ldr	r3, [r7, #8]
 800bba4:	781a      	ldrb	r2, [r3, #0]
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 800bbaa:	68bb      	ldr	r3, [r7, #8]
 800bbac:	785a      	ldrb	r2, [r3, #1]
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	3302      	adds	r3, #2
 800bbb6:	781b      	ldrb	r3, [r3, #0]
 800bbb8:	b29a      	uxth	r2, r3
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	3303      	adds	r3, #3
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	b29b      	uxth	r3, r3
 800bbc2:	021b      	lsls	r3, r3, #8
 800bbc4:	b29b      	uxth	r3, r3
 800bbc6:	4313      	orrs	r3, r2
 800bbc8:	b29a      	uxth	r2, r3
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	791a      	ldrb	r2, [r3, #4]
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 800bbd6:	68bb      	ldr	r3, [r7, #8]
 800bbd8:	795a      	ldrb	r2, [r3, #5]
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	799a      	ldrb	r2, [r3, #6]
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800bbe6:	68bb      	ldr	r3, [r7, #8]
 800bbe8:	79da      	ldrb	r2, [r3, #7]
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	7a1a      	ldrb	r2, [r3, #8]
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 800bbf6:	88fb      	ldrh	r3, [r7, #6]
 800bbf8:	2b09      	cmp	r3, #9
 800bbfa:	d95f      	bls.n	800bcbc <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800bbfc:	2309      	movs	r3, #9
 800bbfe:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800bc00:	2300      	movs	r3, #0
 800bc02:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bc04:	e051      	b.n	800bcaa <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800bc06:	f107 0316 	add.w	r3, r7, #22
 800bc0a:	4619      	mov	r1, r3
 800bc0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bc0e:	f000 f8e8 	bl	800bde2 <USBH_GetNextDesc>
 800bc12:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800bc14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc16:	785b      	ldrb	r3, [r3, #1]
 800bc18:	2b04      	cmp	r3, #4
 800bc1a:	d146      	bne.n	800bcaa <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800bc1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bc20:	221a      	movs	r2, #26
 800bc22:	fb02 f303 	mul.w	r3, r2, r3
 800bc26:	3308      	adds	r3, #8
 800bc28:	68fa      	ldr	r2, [r7, #12]
 800bc2a:	4413      	add	r3, r2
 800bc2c:	3302      	adds	r3, #2
 800bc2e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 800bc30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bc32:	69f8      	ldr	r0, [r7, #28]
 800bc34:	f000 f846 	bl	800bcc4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800bc38:	2300      	movs	r3, #0
 800bc3a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800bc42:	e022      	b.n	800bc8a <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 800bc44:	f107 0316 	add.w	r3, r7, #22
 800bc48:	4619      	mov	r1, r3
 800bc4a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bc4c:	f000 f8c9 	bl	800bde2 <USBH_GetNextDesc>
 800bc50:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800bc52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc54:	785b      	ldrb	r3, [r3, #1]
 800bc56:	2b05      	cmp	r3, #5
 800bc58:	d117      	bne.n	800bc8a <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800bc5a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bc5e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800bc62:	3201      	adds	r2, #1
 800bc64:	00d2      	lsls	r2, r2, #3
 800bc66:	211a      	movs	r1, #26
 800bc68:	fb01 f303 	mul.w	r3, r1, r3
 800bc6c:	4413      	add	r3, r2
 800bc6e:	3308      	adds	r3, #8
 800bc70:	68fa      	ldr	r2, [r7, #12]
 800bc72:	4413      	add	r3, r2
 800bc74:	3304      	adds	r3, #4
 800bc76:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 800bc78:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bc7a:	69b8      	ldr	r0, [r7, #24]
 800bc7c:	f000 f851 	bl	800bd22 <USBH_ParseEPDesc>
            ep_ix++;
 800bc80:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800bc84:	3301      	adds	r3, #1
 800bc86:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800bc8a:	69fb      	ldr	r3, [r7, #28]
 800bc8c:	791b      	ldrb	r3, [r3, #4]
 800bc8e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800bc92:	429a      	cmp	r2, r3
 800bc94:	d204      	bcs.n	800bca0 <USBH_ParseCfgDesc+0x120>
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	885a      	ldrh	r2, [r3, #2]
 800bc9a:	8afb      	ldrh	r3, [r7, #22]
 800bc9c:	429a      	cmp	r2, r3
 800bc9e:	d8d1      	bhi.n	800bc44 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800bca0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bca4:	3301      	adds	r3, #1
 800bca6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bcaa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bcae:	2b01      	cmp	r3, #1
 800bcb0:	d804      	bhi.n	800bcbc <USBH_ParseCfgDesc+0x13c>
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	885a      	ldrh	r2, [r3, #2]
 800bcb6:	8afb      	ldrh	r3, [r7, #22]
 800bcb8:	429a      	cmp	r2, r3
 800bcba:	d8a4      	bhi.n	800bc06 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800bcbc:	bf00      	nop
 800bcbe:	3728      	adds	r7, #40	; 0x28
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	bd80      	pop	{r7, pc}

0800bcc4 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 800bcc4:	b480      	push	{r7}
 800bcc6:	b083      	sub	sp, #12
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
 800bccc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	781a      	ldrb	r2, [r3, #0]
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	785a      	ldrb	r2, [r3, #1]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800bcde:	683b      	ldr	r3, [r7, #0]
 800bce0:	789a      	ldrb	r2, [r3, #2]
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	78da      	ldrb	r2, [r3, #3]
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	791a      	ldrb	r2, [r3, #4]
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	795a      	ldrb	r2, [r3, #5]
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	799a      	ldrb	r2, [r3, #6]
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	79da      	ldrb	r2, [r3, #7]
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	7a1a      	ldrb	r2, [r3, #8]
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	721a      	strb	r2, [r3, #8]
}
 800bd16:	bf00      	nop
 800bd18:	370c      	adds	r7, #12
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd20:	4770      	bx	lr

0800bd22 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 800bd22:	b480      	push	{r7}
 800bd24:	b083      	sub	sp, #12
 800bd26:	af00      	add	r7, sp, #0
 800bd28:	6078      	str	r0, [r7, #4]
 800bd2a:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	781a      	ldrb	r2, [r3, #0]
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	785a      	ldrb	r2, [r3, #1]
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	789a      	ldrb	r2, [r3, #2]
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	78da      	ldrb	r2, [r3, #3]
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	3304      	adds	r3, #4
 800bd50:	781b      	ldrb	r3, [r3, #0]
 800bd52:	b29a      	uxth	r2, r3
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	3305      	adds	r3, #5
 800bd58:	781b      	ldrb	r3, [r3, #0]
 800bd5a:	b29b      	uxth	r3, r3
 800bd5c:	021b      	lsls	r3, r3, #8
 800bd5e:	b29b      	uxth	r3, r3
 800bd60:	4313      	orrs	r3, r2
 800bd62:	b29a      	uxth	r2, r3
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	799a      	ldrb	r2, [r3, #6]
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	719a      	strb	r2, [r3, #6]
}
 800bd70:	bf00      	nop
 800bd72:	370c      	adds	r7, #12
 800bd74:	46bd      	mov	sp, r7
 800bd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7a:	4770      	bx	lr

0800bd7c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 800bd7c:	b480      	push	{r7}
 800bd7e:	b087      	sub	sp, #28
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	60f8      	str	r0, [r7, #12]
 800bd84:	60b9      	str	r1, [r7, #8]
 800bd86:	4613      	mov	r3, r2
 800bd88:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	3301      	adds	r3, #1
 800bd8e:	781b      	ldrb	r3, [r3, #0]
 800bd90:	2b03      	cmp	r3, #3
 800bd92:	d120      	bne.n	800bdd6 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	781b      	ldrb	r3, [r3, #0]
 800bd98:	1e9a      	subs	r2, r3, #2
 800bd9a:	88fb      	ldrh	r3, [r7, #6]
 800bd9c:	4293      	cmp	r3, r2
 800bd9e:	bf28      	it	cs
 800bda0:	4613      	movcs	r3, r2
 800bda2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	3302      	adds	r3, #2
 800bda8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800bdaa:	2300      	movs	r3, #0
 800bdac:	82fb      	strh	r3, [r7, #22]
 800bdae:	e00b      	b.n	800bdc8 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800bdb0:	8afb      	ldrh	r3, [r7, #22]
 800bdb2:	68fa      	ldr	r2, [r7, #12]
 800bdb4:	4413      	add	r3, r2
 800bdb6:	781a      	ldrb	r2, [r3, #0]
 800bdb8:	68bb      	ldr	r3, [r7, #8]
 800bdba:	701a      	strb	r2, [r3, #0]
      pdest++;
 800bdbc:	68bb      	ldr	r3, [r7, #8]
 800bdbe:	3301      	adds	r3, #1
 800bdc0:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800bdc2:	8afb      	ldrh	r3, [r7, #22]
 800bdc4:	3302      	adds	r3, #2
 800bdc6:	82fb      	strh	r3, [r7, #22]
 800bdc8:	8afa      	ldrh	r2, [r7, #22]
 800bdca:	8abb      	ldrh	r3, [r7, #20]
 800bdcc:	429a      	cmp	r2, r3
 800bdce:	d3ef      	bcc.n	800bdb0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800bdd0:	68bb      	ldr	r3, [r7, #8]
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	701a      	strb	r2, [r3, #0]
  }
}
 800bdd6:	bf00      	nop
 800bdd8:	371c      	adds	r7, #28
 800bdda:	46bd      	mov	sp, r7
 800bddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde0:	4770      	bx	lr

0800bde2 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 800bde2:	b480      	push	{r7}
 800bde4:	b085      	sub	sp, #20
 800bde6:	af00      	add	r7, sp, #0
 800bde8:	6078      	str	r0, [r7, #4]
 800bdea:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	881a      	ldrh	r2, [r3, #0]
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	781b      	ldrb	r3, [r3, #0]
 800bdf4:	b29b      	uxth	r3, r3
 800bdf6:	4413      	add	r3, r2
 800bdf8:	b29a      	uxth	r2, r3
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	781b      	ldrb	r3, [r3, #0]
 800be02:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	4413      	add	r3, r2
 800be08:	60fb      	str	r3, [r7, #12]

  return(pnext);
 800be0a:	68fb      	ldr	r3, [r7, #12]
}
 800be0c:	4618      	mov	r0, r3
 800be0e:	3714      	adds	r7, #20
 800be10:	46bd      	mov	sp, r7
 800be12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be16:	4770      	bx	lr

0800be18 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b086      	sub	sp, #24
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	60f8      	str	r0, [r7, #12]
 800be20:	60b9      	str	r1, [r7, #8]
 800be22:	4613      	mov	r3, r2
 800be24:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800be26:	2301      	movs	r3, #1
 800be28:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	789b      	ldrb	r3, [r3, #2]
 800be2e:	2b01      	cmp	r3, #1
 800be30:	d002      	beq.n	800be38 <USBH_CtlReq+0x20>
 800be32:	2b02      	cmp	r3, #2
 800be34:	d00f      	beq.n	800be56 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800be36:	e034      	b.n	800bea2 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	68ba      	ldr	r2, [r7, #8]
 800be3c:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	88fa      	ldrh	r2, [r7, #6]
 800be42:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	2201      	movs	r2, #1
 800be48:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	2202      	movs	r2, #2
 800be4e:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800be50:	2301      	movs	r3, #1
 800be52:	75fb      	strb	r3, [r7, #23]
    break;
 800be54:	e025      	b.n	800bea2 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800be56:	68f8      	ldr	r0, [r7, #12]
 800be58:	f000 f828 	bl	800beac <USBH_HandleControl>
 800be5c:	4603      	mov	r3, r0
 800be5e:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800be60:	7dfb      	ldrb	r3, [r7, #23]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d108      	bne.n	800be78 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	2201      	movs	r2, #1
 800be6a:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	2200      	movs	r2, #0
 800be70:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800be72:	2300      	movs	r3, #0
 800be74:	75fb      	strb	r3, [r7, #23]
    break;
 800be76:	e013      	b.n	800bea0 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800be78:	7dfb      	ldrb	r3, [r7, #23]
 800be7a:	2b03      	cmp	r3, #3
 800be7c:	d108      	bne.n	800be90 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	2201      	movs	r2, #1
 800be82:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	2200      	movs	r2, #0
 800be88:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800be8a:	2303      	movs	r3, #3
 800be8c:	75fb      	strb	r3, [r7, #23]
    break;
 800be8e:	e007      	b.n	800bea0 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800be90:	7dfb      	ldrb	r3, [r7, #23]
 800be92:	2b02      	cmp	r3, #2
 800be94:	d104      	bne.n	800bea0 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	2201      	movs	r2, #1
 800be9a:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800be9c:	2302      	movs	r3, #2
 800be9e:	75fb      	strb	r3, [r7, #23]
    break;
 800bea0:	bf00      	nop
  }
  return status;
 800bea2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bea4:	4618      	mov	r0, r3
 800bea6:	3718      	adds	r7, #24
 800bea8:	46bd      	mov	sp, r7
 800beaa:	bd80      	pop	{r7, pc}

0800beac <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800beac:	b580      	push	{r7, lr}
 800beae:	b086      	sub	sp, #24
 800beb0:	af02      	add	r7, sp, #8
 800beb2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800beb4:	2301      	movs	r3, #1
 800beb6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800beb8:	2300      	movs	r3, #0
 800beba:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	7e1b      	ldrb	r3, [r3, #24]
 800bec0:	3b01      	subs	r3, #1
 800bec2:	2b0a      	cmp	r3, #10
 800bec4:	f200 814c 	bhi.w	800c160 <USBH_HandleControl+0x2b4>
 800bec8:	a201      	add	r2, pc, #4	; (adr r2, 800bed0 <USBH_HandleControl+0x24>)
 800beca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bece:	bf00      	nop
 800bed0:	0800befd 	.word	0x0800befd
 800bed4:	0800bf17 	.word	0x0800bf17
 800bed8:	0800bf81 	.word	0x0800bf81
 800bedc:	0800bfa7 	.word	0x0800bfa7
 800bee0:	0800bfdf 	.word	0x0800bfdf
 800bee4:	0800c00b 	.word	0x0800c00b
 800bee8:	0800c05d 	.word	0x0800c05d
 800beec:	0800c07f 	.word	0x0800c07f
 800bef0:	0800c0bb 	.word	0x0800c0bb
 800bef4:	0800c0e3 	.word	0x0800c0e3
 800bef8:	0800c121 	.word	0x0800c121
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f103 0110 	add.w	r1, r3, #16
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	795b      	ldrb	r3, [r3, #5]
 800bf06:	461a      	mov	r2, r3
 800bf08:	6878      	ldr	r0, [r7, #4]
 800bf0a:	f000 f939 	bl	800c180 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2202      	movs	r2, #2
 800bf12:	761a      	strb	r2, [r3, #24]
    break;
 800bf14:	e12f      	b.n	800c176 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	795b      	ldrb	r3, [r3, #5]
 800bf1a:	4619      	mov	r1, r3
 800bf1c:	6878      	ldr	r0, [r7, #4]
 800bf1e:	f000 fcb7 	bl	800c890 <USBH_LL_GetURBState>
 800bf22:	4603      	mov	r3, r0
 800bf24:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800bf26:	7bbb      	ldrb	r3, [r7, #14]
 800bf28:	2b01      	cmp	r3, #1
 800bf2a:	d11e      	bne.n	800bf6a <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	7c1b      	ldrb	r3, [r3, #16]
 800bf30:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bf34:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	8adb      	ldrh	r3, [r3, #22]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d00a      	beq.n	800bf54 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800bf3e:	7b7b      	ldrb	r3, [r7, #13]
 800bf40:	2b80      	cmp	r3, #128	; 0x80
 800bf42:	d103      	bne.n	800bf4c <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2203      	movs	r2, #3
 800bf48:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bf4a:	e10b      	b.n	800c164 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2205      	movs	r2, #5
 800bf50:	761a      	strb	r2, [r3, #24]
    break;
 800bf52:	e107      	b.n	800c164 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800bf54:	7b7b      	ldrb	r3, [r7, #13]
 800bf56:	2b80      	cmp	r3, #128	; 0x80
 800bf58:	d103      	bne.n	800bf62 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	2209      	movs	r2, #9
 800bf5e:	761a      	strb	r2, [r3, #24]
    break;
 800bf60:	e100      	b.n	800c164 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	2207      	movs	r2, #7
 800bf66:	761a      	strb	r2, [r3, #24]
    break;
 800bf68:	e0fc      	b.n	800c164 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800bf6a:	7bbb      	ldrb	r3, [r7, #14]
 800bf6c:	2b04      	cmp	r3, #4
 800bf6e:	d003      	beq.n	800bf78 <USBH_HandleControl+0xcc>
 800bf70:	7bbb      	ldrb	r3, [r7, #14]
 800bf72:	2b02      	cmp	r3, #2
 800bf74:	f040 80f6 	bne.w	800c164 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	220b      	movs	r2, #11
 800bf7c:	761a      	strb	r2, [r3, #24]
    break;
 800bf7e:	e0f1      	b.n	800c164 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bf86:	b29a      	uxth	r2, r3
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	6899      	ldr	r1, [r3, #8]
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	899a      	ldrh	r2, [r3, #12]
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	791b      	ldrb	r3, [r3, #4]
 800bf98:	6878      	ldr	r0, [r7, #4]
 800bf9a:	f000 f930 	bl	800c1fe <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2204      	movs	r2, #4
 800bfa2:	761a      	strb	r2, [r3, #24]
    break;
 800bfa4:	e0e7      	b.n	800c176 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	791b      	ldrb	r3, [r3, #4]
 800bfaa:	4619      	mov	r1, r3
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f000 fc6f 	bl	800c890 <USBH_LL_GetURBState>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800bfb6:	7bbb      	ldrb	r3, [r7, #14]
 800bfb8:	2b01      	cmp	r3, #1
 800bfba:	d102      	bne.n	800bfc2 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2209      	movs	r2, #9
 800bfc0:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800bfc2:	7bbb      	ldrb	r3, [r7, #14]
 800bfc4:	2b05      	cmp	r3, #5
 800bfc6:	d102      	bne.n	800bfce <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800bfc8:	2303      	movs	r3, #3
 800bfca:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bfcc:	e0cc      	b.n	800c168 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800bfce:	7bbb      	ldrb	r3, [r7, #14]
 800bfd0:	2b04      	cmp	r3, #4
 800bfd2:	f040 80c9 	bne.w	800c168 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	220b      	movs	r2, #11
 800bfda:	761a      	strb	r2, [r3, #24]
    break;
 800bfdc:	e0c4      	b.n	800c168 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	6899      	ldr	r1, [r3, #8]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	899a      	ldrh	r2, [r3, #12]
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	7958      	ldrb	r0, [r3, #5]
 800bfea:	2301      	movs	r3, #1
 800bfec:	9300      	str	r3, [sp, #0]
 800bfee:	4603      	mov	r3, r0
 800bff0:	6878      	ldr	r0, [r7, #4]
 800bff2:	f000 f8df 	bl	800c1b4 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bffc:	b29a      	uxth	r2, r3
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2206      	movs	r2, #6
 800c006:	761a      	strb	r2, [r3, #24]
    break;
 800c008:	e0b5      	b.n	800c176 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	795b      	ldrb	r3, [r3, #5]
 800c00e:	4619      	mov	r1, r3
 800c010:	6878      	ldr	r0, [r7, #4]
 800c012:	f000 fc3d 	bl	800c890 <USBH_LL_GetURBState>
 800c016:	4603      	mov	r3, r0
 800c018:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800c01a:	7bbb      	ldrb	r3, [r7, #14]
 800c01c:	2b01      	cmp	r3, #1
 800c01e:	d103      	bne.n	800c028 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	2207      	movs	r2, #7
 800c024:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800c026:	e0a1      	b.n	800c16c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800c028:	7bbb      	ldrb	r3, [r7, #14]
 800c02a:	2b05      	cmp	r3, #5
 800c02c:	d105      	bne.n	800c03a <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	220c      	movs	r2, #12
 800c032:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800c034:	2303      	movs	r3, #3
 800c036:	73fb      	strb	r3, [r7, #15]
    break;
 800c038:	e098      	b.n	800c16c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800c03a:	7bbb      	ldrb	r3, [r7, #14]
 800c03c:	2b02      	cmp	r3, #2
 800c03e:	d103      	bne.n	800c048 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2205      	movs	r2, #5
 800c044:	761a      	strb	r2, [r3, #24]
    break;
 800c046:	e091      	b.n	800c16c <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800c048:	7bbb      	ldrb	r3, [r7, #14]
 800c04a:	2b04      	cmp	r3, #4
 800c04c:	f040 808e 	bne.w	800c16c <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	220b      	movs	r2, #11
 800c054:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800c056:	2302      	movs	r3, #2
 800c058:	73fb      	strb	r3, [r7, #15]
    break;
 800c05a:	e087      	b.n	800c16c <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	791b      	ldrb	r3, [r3, #4]
 800c060:	2200      	movs	r2, #0
 800c062:	2100      	movs	r1, #0
 800c064:	6878      	ldr	r0, [r7, #4]
 800c066:	f000 f8ca 	bl	800c1fe <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c070:	b29a      	uxth	r2, r3
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	2208      	movs	r2, #8
 800c07a:	761a      	strb	r2, [r3, #24]

    break;
 800c07c:	e07b      	b.n	800c176 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	791b      	ldrb	r3, [r3, #4]
 800c082:	4619      	mov	r1, r3
 800c084:	6878      	ldr	r0, [r7, #4]
 800c086:	f000 fc03 	bl	800c890 <USBH_LL_GetURBState>
 800c08a:	4603      	mov	r3, r0
 800c08c:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800c08e:	7bbb      	ldrb	r3, [r7, #14]
 800c090:	2b01      	cmp	r3, #1
 800c092:	d105      	bne.n	800c0a0 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	220d      	movs	r2, #13
 800c098:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800c09a:	2300      	movs	r3, #0
 800c09c:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800c09e:	e067      	b.n	800c170 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800c0a0:	7bbb      	ldrb	r3, [r7, #14]
 800c0a2:	2b04      	cmp	r3, #4
 800c0a4:	d103      	bne.n	800c0ae <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	220b      	movs	r2, #11
 800c0aa:	761a      	strb	r2, [r3, #24]
    break;
 800c0ac:	e060      	b.n	800c170 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800c0ae:	7bbb      	ldrb	r3, [r7, #14]
 800c0b0:	2b05      	cmp	r3, #5
 800c0b2:	d15d      	bne.n	800c170 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800c0b4:	2303      	movs	r3, #3
 800c0b6:	73fb      	strb	r3, [r7, #15]
    break;
 800c0b8:	e05a      	b.n	800c170 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	795a      	ldrb	r2, [r3, #5]
 800c0be:	2301      	movs	r3, #1
 800c0c0:	9300      	str	r3, [sp, #0]
 800c0c2:	4613      	mov	r3, r2
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	2100      	movs	r1, #0
 800c0c8:	6878      	ldr	r0, [r7, #4]
 800c0ca:	f000 f873 	bl	800c1b4 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c0d4:	b29a      	uxth	r2, r3
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	220a      	movs	r2, #10
 800c0de:	761a      	strb	r2, [r3, #24]
    break;
 800c0e0:	e049      	b.n	800c176 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	795b      	ldrb	r3, [r3, #5]
 800c0e6:	4619      	mov	r1, r3
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	f000 fbd1 	bl	800c890 <USBH_LL_GetURBState>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800c0f2:	7bbb      	ldrb	r3, [r7, #14]
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	d105      	bne.n	800c104 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	220d      	movs	r2, #13
 800c100:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 800c102:	e037      	b.n	800c174 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800c104:	7bbb      	ldrb	r3, [r7, #14]
 800c106:	2b02      	cmp	r3, #2
 800c108:	d103      	bne.n	800c112 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2209      	movs	r2, #9
 800c10e:	761a      	strb	r2, [r3, #24]
    break;
 800c110:	e030      	b.n	800c174 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800c112:	7bbb      	ldrb	r3, [r7, #14]
 800c114:	2b04      	cmp	r3, #4
 800c116:	d12d      	bne.n	800c174 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	220b      	movs	r2, #11
 800c11c:	761a      	strb	r2, [r3, #24]
    break;
 800c11e:	e029      	b.n	800c174 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	7e5b      	ldrb	r3, [r3, #25]
 800c124:	3301      	adds	r3, #1
 800c126:	b2da      	uxtb	r2, r3
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	765a      	strb	r2, [r3, #25]
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	7e5b      	ldrb	r3, [r3, #25]
 800c130:	2b02      	cmp	r3, #2
 800c132:	d809      	bhi.n	800c148 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800c134:	6878      	ldr	r0, [r7, #4]
 800c136:	f000 fabe 	bl	800c6b6 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	2201      	movs	r2, #1
 800c13e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2201      	movs	r2, #1
 800c144:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800c146:	e016      	b.n	800c176 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c14e:	2106      	movs	r1, #6
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2200      	movs	r2, #0
 800c158:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800c15a:	2302      	movs	r3, #2
 800c15c:	73fb      	strb	r3, [r7, #15]
    break;
 800c15e:	e00a      	b.n	800c176 <USBH_HandleControl+0x2ca>

  default:
    break;
 800c160:	bf00      	nop
 800c162:	e008      	b.n	800c176 <USBH_HandleControl+0x2ca>
    break;
 800c164:	bf00      	nop
 800c166:	e006      	b.n	800c176 <USBH_HandleControl+0x2ca>
    break;
 800c168:	bf00      	nop
 800c16a:	e004      	b.n	800c176 <USBH_HandleControl+0x2ca>
    break;
 800c16c:	bf00      	nop
 800c16e:	e002      	b.n	800c176 <USBH_HandleControl+0x2ca>
    break;
 800c170:	bf00      	nop
 800c172:	e000      	b.n	800c176 <USBH_HandleControl+0x2ca>
    break;
 800c174:	bf00      	nop
  }
  return status;
 800c176:	7bfb      	ldrb	r3, [r7, #15]
}
 800c178:	4618      	mov	r0, r3
 800c17a:	3710      	adds	r7, #16
 800c17c:	46bd      	mov	sp, r7
 800c17e:	bd80      	pop	{r7, pc}

0800c180 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b088      	sub	sp, #32
 800c184:	af04      	add	r7, sp, #16
 800c186:	60f8      	str	r0, [r7, #12]
 800c188:	60b9      	str	r1, [r7, #8]
 800c18a:	4613      	mov	r3, r2
 800c18c:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c18e:	79f9      	ldrb	r1, [r7, #7]
 800c190:	2300      	movs	r3, #0
 800c192:	9303      	str	r3, [sp, #12]
 800c194:	2308      	movs	r3, #8
 800c196:	9302      	str	r3, [sp, #8]
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	9301      	str	r3, [sp, #4]
 800c19c:	2300      	movs	r3, #0
 800c19e:	9300      	str	r3, [sp, #0]
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	68f8      	ldr	r0, [r7, #12]
 800c1a6:	f000 fb42 	bl	800c82e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800c1aa:	2300      	movs	r3, #0
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	3710      	adds	r7, #16
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	bd80      	pop	{r7, pc}

0800c1b4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b088      	sub	sp, #32
 800c1b8:	af04      	add	r7, sp, #16
 800c1ba:	60f8      	str	r0, [r7, #12]
 800c1bc:	60b9      	str	r1, [r7, #8]
 800c1be:	4611      	mov	r1, r2
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	460b      	mov	r3, r1
 800c1c4:	80fb      	strh	r3, [r7, #6]
 800c1c6:	4613      	mov	r3, r2
 800c1c8:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d001      	beq.n	800c1d8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c1d8:	7979      	ldrb	r1, [r7, #5]
 800c1da:	7e3b      	ldrb	r3, [r7, #24]
 800c1dc:	9303      	str	r3, [sp, #12]
 800c1de:	88fb      	ldrh	r3, [r7, #6]
 800c1e0:	9302      	str	r3, [sp, #8]
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	9301      	str	r3, [sp, #4]
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	9300      	str	r3, [sp, #0]
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	68f8      	ldr	r0, [r7, #12]
 800c1f0:	f000 fb1d 	bl	800c82e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800c1f4:	2300      	movs	r3, #0
}
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	3710      	adds	r7, #16
 800c1fa:	46bd      	mov	sp, r7
 800c1fc:	bd80      	pop	{r7, pc}

0800c1fe <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800c1fe:	b580      	push	{r7, lr}
 800c200:	b088      	sub	sp, #32
 800c202:	af04      	add	r7, sp, #16
 800c204:	60f8      	str	r0, [r7, #12]
 800c206:	60b9      	str	r1, [r7, #8]
 800c208:	4611      	mov	r1, r2
 800c20a:	461a      	mov	r2, r3
 800c20c:	460b      	mov	r3, r1
 800c20e:	80fb      	strh	r3, [r7, #6]
 800c210:	4613      	mov	r3, r2
 800c212:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c214:	7979      	ldrb	r1, [r7, #5]
 800c216:	2300      	movs	r3, #0
 800c218:	9303      	str	r3, [sp, #12]
 800c21a:	88fb      	ldrh	r3, [r7, #6]
 800c21c:	9302      	str	r3, [sp, #8]
 800c21e:	68bb      	ldr	r3, [r7, #8]
 800c220:	9301      	str	r3, [sp, #4]
 800c222:	2301      	movs	r3, #1
 800c224:	9300      	str	r3, [sp, #0]
 800c226:	2300      	movs	r3, #0
 800c228:	2201      	movs	r2, #1
 800c22a:	68f8      	ldr	r0, [r7, #12]
 800c22c:	f000 faff 	bl	800c82e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c230:	2300      	movs	r3, #0

}
 800c232:	4618      	mov	r0, r3
 800c234:	3710      	adds	r7, #16
 800c236:	46bd      	mov	sp, r7
 800c238:	bd80      	pop	{r7, pc}

0800c23a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800c23a:	b580      	push	{r7, lr}
 800c23c:	b088      	sub	sp, #32
 800c23e:	af04      	add	r7, sp, #16
 800c240:	60f8      	str	r0, [r7, #12]
 800c242:	60b9      	str	r1, [r7, #8]
 800c244:	4611      	mov	r1, r2
 800c246:	461a      	mov	r2, r3
 800c248:	460b      	mov	r3, r1
 800c24a:	80fb      	strh	r3, [r7, #6]
 800c24c:	4613      	mov	r3, r2
 800c24e:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c256:	2b00      	cmp	r3, #0
 800c258:	d001      	beq.n	800c25e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c25a:	2300      	movs	r3, #0
 800c25c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c25e:	7979      	ldrb	r1, [r7, #5]
 800c260:	7e3b      	ldrb	r3, [r7, #24]
 800c262:	9303      	str	r3, [sp, #12]
 800c264:	88fb      	ldrh	r3, [r7, #6]
 800c266:	9302      	str	r3, [sp, #8]
 800c268:	68bb      	ldr	r3, [r7, #8]
 800c26a:	9301      	str	r3, [sp, #4]
 800c26c:	2301      	movs	r3, #1
 800c26e:	9300      	str	r3, [sp, #0]
 800c270:	2302      	movs	r3, #2
 800c272:	2200      	movs	r2, #0
 800c274:	68f8      	ldr	r0, [r7, #12]
 800c276:	f000 fada 	bl	800c82e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c27a:	2300      	movs	r3, #0
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3710      	adds	r7, #16
 800c280:	46bd      	mov	sp, r7
 800c282:	bd80      	pop	{r7, pc}

0800c284 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b088      	sub	sp, #32
 800c288:	af04      	add	r7, sp, #16
 800c28a:	60f8      	str	r0, [r7, #12]
 800c28c:	60b9      	str	r1, [r7, #8]
 800c28e:	4611      	mov	r1, r2
 800c290:	461a      	mov	r2, r3
 800c292:	460b      	mov	r3, r1
 800c294:	80fb      	strh	r3, [r7, #6]
 800c296:	4613      	mov	r3, r2
 800c298:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c29a:	7979      	ldrb	r1, [r7, #5]
 800c29c:	2300      	movs	r3, #0
 800c29e:	9303      	str	r3, [sp, #12]
 800c2a0:	88fb      	ldrh	r3, [r7, #6]
 800c2a2:	9302      	str	r3, [sp, #8]
 800c2a4:	68bb      	ldr	r3, [r7, #8]
 800c2a6:	9301      	str	r3, [sp, #4]
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	9300      	str	r3, [sp, #0]
 800c2ac:	2302      	movs	r3, #2
 800c2ae:	2201      	movs	r2, #1
 800c2b0:	68f8      	ldr	r0, [r7, #12]
 800c2b2:	f000 fabc 	bl	800c82e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c2b6:	2300      	movs	r3, #0
}
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	3710      	adds	r7, #16
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	bd80      	pop	{r7, pc}

0800c2c0 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b086      	sub	sp, #24
 800c2c4:	af04      	add	r7, sp, #16
 800c2c6:	6078      	str	r0, [r7, #4]
 800c2c8:	4608      	mov	r0, r1
 800c2ca:	4611      	mov	r1, r2
 800c2cc:	461a      	mov	r2, r3
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	70fb      	strb	r3, [r7, #3]
 800c2d2:	460b      	mov	r3, r1
 800c2d4:	70bb      	strb	r3, [r7, #2]
 800c2d6:	4613      	mov	r3, r2
 800c2d8:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800c2da:	7878      	ldrb	r0, [r7, #1]
 800c2dc:	78ba      	ldrb	r2, [r7, #2]
 800c2de:	78f9      	ldrb	r1, [r7, #3]
 800c2e0:	8b3b      	ldrh	r3, [r7, #24]
 800c2e2:	9302      	str	r3, [sp, #8]
 800c2e4:	7d3b      	ldrb	r3, [r7, #20]
 800c2e6:	9301      	str	r3, [sp, #4]
 800c2e8:	7c3b      	ldrb	r3, [r7, #16]
 800c2ea:	9300      	str	r3, [sp, #0]
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	6878      	ldr	r0, [r7, #4]
 800c2f0:	f000 fa4f 	bl	800c792 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800c2f4:	2300      	movs	r3, #0

}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	3708      	adds	r7, #8
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}

0800c2fe <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800c2fe:	b580      	push	{r7, lr}
 800c300:	b082      	sub	sp, #8
 800c302:	af00      	add	r7, sp, #0
 800c304:	6078      	str	r0, [r7, #4]
 800c306:	460b      	mov	r3, r1
 800c308:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800c30a:	78fb      	ldrb	r3, [r7, #3]
 800c30c:	4619      	mov	r1, r3
 800c30e:	6878      	ldr	r0, [r7, #4]
 800c310:	f000 fa6e 	bl	800c7f0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800c314:	2300      	movs	r3, #0

}
 800c316:	4618      	mov	r0, r3
 800c318:	3708      	adds	r7, #8
 800c31a:	46bd      	mov	sp, r7
 800c31c:	bd80      	pop	{r7, pc}

0800c31e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800c31e:	b580      	push	{r7, lr}
 800c320:	b084      	sub	sp, #16
 800c322:	af00      	add	r7, sp, #0
 800c324:	6078      	str	r0, [r7, #4]
 800c326:	460b      	mov	r3, r1
 800c328:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800c32a:	6878      	ldr	r0, [r7, #4]
 800c32c:	f000 f831 	bl	800c392 <USBH_GetFreePipe>
 800c330:	4603      	mov	r3, r0
 800c332:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800c334:	89fb      	ldrh	r3, [r7, #14]
 800c336:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c33a:	4293      	cmp	r3, r2
 800c33c:	d007      	beq.n	800c34e <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800c33e:	78fb      	ldrb	r3, [r7, #3]
 800c340:	89fa      	ldrh	r2, [r7, #14]
 800c342:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	32e0      	adds	r2, #224	; 0xe0
 800c34a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800c34e:	89fb      	ldrh	r3, [r7, #14]
 800c350:	b2db      	uxtb	r3, r3
}
 800c352:	4618      	mov	r0, r3
 800c354:	3710      	adds	r7, #16
 800c356:	46bd      	mov	sp, r7
 800c358:	bd80      	pop	{r7, pc}

0800c35a <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800c35a:	b480      	push	{r7}
 800c35c:	b083      	sub	sp, #12
 800c35e:	af00      	add	r7, sp, #0
 800c360:	6078      	str	r0, [r7, #4]
 800c362:	460b      	mov	r3, r1
 800c364:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800c366:	78fb      	ldrb	r3, [r7, #3]
 800c368:	2b0a      	cmp	r3, #10
 800c36a:	d80b      	bhi.n	800c384 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800c36c:	78fa      	ldrb	r2, [r7, #3]
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	32e0      	adds	r2, #224	; 0xe0
 800c372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c376:	78fa      	ldrb	r2, [r7, #3]
 800c378:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	32e0      	adds	r2, #224	; 0xe0
 800c380:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800c384:	2300      	movs	r3, #0
}
 800c386:	4618      	mov	r0, r3
 800c388:	370c      	adds	r7, #12
 800c38a:	46bd      	mov	sp, r7
 800c38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c390:	4770      	bx	lr

0800c392 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800c392:	b480      	push	{r7}
 800c394:	b085      	sub	sp, #20
 800c396:	af00      	add	r7, sp, #0
 800c398:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800c39a:	2300      	movs	r3, #0
 800c39c:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800c39e:	2300      	movs	r3, #0
 800c3a0:	73fb      	strb	r3, [r7, #15]
 800c3a2:	e00e      	b.n	800c3c2 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c3a4:	7bfa      	ldrb	r2, [r7, #15]
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	32e0      	adds	r2, #224	; 0xe0
 800c3aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d102      	bne.n	800c3bc <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800c3b6:	7bfb      	ldrb	r3, [r7, #15]
 800c3b8:	b29b      	uxth	r3, r3
 800c3ba:	e007      	b.n	800c3cc <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800c3bc:	7bfb      	ldrb	r3, [r7, #15]
 800c3be:	3301      	adds	r3, #1
 800c3c0:	73fb      	strb	r3, [r7, #15]
 800c3c2:	7bfb      	ldrb	r3, [r7, #15]
 800c3c4:	2b0a      	cmp	r3, #10
 800c3c6:	d9ed      	bls.n	800c3a4 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800c3c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	3714      	adds	r7, #20
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d6:	4770      	bx	lr

0800c3d8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c3dc:	2201      	movs	r2, #1
 800c3de:	490e      	ldr	r1, [pc, #56]	; (800c418 <MX_USB_HOST_Init+0x40>)
 800c3e0:	480e      	ldr	r0, [pc, #56]	; (800c41c <MX_USB_HOST_Init+0x44>)
 800c3e2:	f7fe fdbb 	bl	800af5c <USBH_Init>
 800c3e6:	4603      	mov	r3, r0
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d001      	beq.n	800c3f0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c3ec:	f7f5 fd58 	bl	8001ea0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c3f0:	490b      	ldr	r1, [pc, #44]	; (800c420 <MX_USB_HOST_Init+0x48>)
 800c3f2:	480a      	ldr	r0, [pc, #40]	; (800c41c <MX_USB_HOST_Init+0x44>)
 800c3f4:	f7fe fe25 	bl	800b042 <USBH_RegisterClass>
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d001      	beq.n	800c402 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c3fe:	f7f5 fd4f 	bl	8001ea0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c402:	4806      	ldr	r0, [pc, #24]	; (800c41c <MX_USB_HOST_Init+0x44>)
 800c404:	f7fe feaa 	bl	800b15c <USBH_Start>
 800c408:	4603      	mov	r3, r0
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d001      	beq.n	800c412 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c40e:	f7f5 fd47 	bl	8001ea0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c412:	bf00      	nop
 800c414:	bd80      	pop	{r7, pc}
 800c416:	bf00      	nop
 800c418:	0800c439 	.word	0x0800c439
 800c41c:	200004e8 	.word	0x200004e8
 800c420:	20000030 	.word	0x20000030

0800c424 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800c428:	4802      	ldr	r0, [pc, #8]	; (800c434 <MX_USB_HOST_Process+0x10>)
 800c42a:	f7fe fea7 	bl	800b17c <USBH_Process>
}
 800c42e:	bf00      	nop
 800c430:	bd80      	pop	{r7, pc}
 800c432:	bf00      	nop
 800c434:	200004e8 	.word	0x200004e8

0800c438 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c438:	b480      	push	{r7}
 800c43a:	b083      	sub	sp, #12
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
 800c440:	460b      	mov	r3, r1
 800c442:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c444:	78fb      	ldrb	r3, [r7, #3]
 800c446:	3b01      	subs	r3, #1
 800c448:	2b04      	cmp	r3, #4
 800c44a:	d819      	bhi.n	800c480 <USBH_UserProcess+0x48>
 800c44c:	a201      	add	r2, pc, #4	; (adr r2, 800c454 <USBH_UserProcess+0x1c>)
 800c44e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c452:	bf00      	nop
 800c454:	0800c481 	.word	0x0800c481
 800c458:	0800c471 	.word	0x0800c471
 800c45c:	0800c481 	.word	0x0800c481
 800c460:	0800c479 	.word	0x0800c479
 800c464:	0800c469 	.word	0x0800c469
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c468:	4b09      	ldr	r3, [pc, #36]	; (800c490 <USBH_UserProcess+0x58>)
 800c46a:	2203      	movs	r2, #3
 800c46c:	701a      	strb	r2, [r3, #0]
  break;
 800c46e:	e008      	b.n	800c482 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c470:	4b07      	ldr	r3, [pc, #28]	; (800c490 <USBH_UserProcess+0x58>)
 800c472:	2202      	movs	r2, #2
 800c474:	701a      	strb	r2, [r3, #0]
  break;
 800c476:	e004      	b.n	800c482 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c478:	4b05      	ldr	r3, [pc, #20]	; (800c490 <USBH_UserProcess+0x58>)
 800c47a:	2201      	movs	r2, #1
 800c47c:	701a      	strb	r2, [r3, #0]
  break;
 800c47e:	e000      	b.n	800c482 <USBH_UserProcess+0x4a>

  default:
  break;
 800c480:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c482:	bf00      	nop
 800c484:	370c      	adds	r7, #12
 800c486:	46bd      	mov	sp, r7
 800c488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48c:	4770      	bx	lr
 800c48e:	bf00      	nop
 800c490:	200000e4 	.word	0x200000e4

0800c494 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b08a      	sub	sp, #40	; 0x28
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c49c:	f107 0314 	add.w	r3, r7, #20
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	601a      	str	r2, [r3, #0]
 800c4a4:	605a      	str	r2, [r3, #4]
 800c4a6:	609a      	str	r2, [r3, #8]
 800c4a8:	60da      	str	r2, [r3, #12]
 800c4aa:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c4b4:	d14e      	bne.n	800c554 <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c4b6:	4b29      	ldr	r3, [pc, #164]	; (800c55c <HAL_HCD_MspInit+0xc8>)
 800c4b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4ba:	4a28      	ldr	r2, [pc, #160]	; (800c55c <HAL_HCD_MspInit+0xc8>)
 800c4bc:	f043 0301 	orr.w	r3, r3, #1
 800c4c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c4c2:	4b26      	ldr	r3, [pc, #152]	; (800c55c <HAL_HCD_MspInit+0xc8>)
 800c4c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4c6:	f003 0301 	and.w	r3, r3, #1
 800c4ca:	613b      	str	r3, [r7, #16]
 800c4cc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c4ce:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c4d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c4d4:	2302      	movs	r3, #2
 800c4d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c4dc:	2303      	movs	r3, #3
 800c4de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c4e0:	230a      	movs	r3, #10
 800c4e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c4e4:	f107 0314 	add.w	r3, r7, #20
 800c4e8:	4619      	mov	r1, r3
 800c4ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c4ee:	f7f7 ff91 	bl	8004414 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c4f2:	4b1a      	ldr	r3, [pc, #104]	; (800c55c <HAL_HCD_MspInit+0xc8>)
 800c4f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4f6:	4a19      	ldr	r2, [pc, #100]	; (800c55c <HAL_HCD_MspInit+0xc8>)
 800c4f8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c4fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c4fe:	4b17      	ldr	r3, [pc, #92]	; (800c55c <HAL_HCD_MspInit+0xc8>)
 800c500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c502:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c506:	60fb      	str	r3, [r7, #12]
 800c508:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c50a:	4b14      	ldr	r3, [pc, #80]	; (800c55c <HAL_HCD_MspInit+0xc8>)
 800c50c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c50e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c512:	2b00      	cmp	r3, #0
 800c514:	d114      	bne.n	800c540 <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c516:	4b11      	ldr	r3, [pc, #68]	; (800c55c <HAL_HCD_MspInit+0xc8>)
 800c518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c51a:	4a10      	ldr	r2, [pc, #64]	; (800c55c <HAL_HCD_MspInit+0xc8>)
 800c51c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c520:	6593      	str	r3, [r2, #88]	; 0x58
 800c522:	4b0e      	ldr	r3, [pc, #56]	; (800c55c <HAL_HCD_MspInit+0xc8>)
 800c524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c52a:	60bb      	str	r3, [r7, #8]
 800c52c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800c52e:	f7fa f901 	bl	8006734 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800c532:	4b0a      	ldr	r3, [pc, #40]	; (800c55c <HAL_HCD_MspInit+0xc8>)
 800c534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c536:	4a09      	ldr	r2, [pc, #36]	; (800c55c <HAL_HCD_MspInit+0xc8>)
 800c538:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c53c:	6593      	str	r3, [r2, #88]	; 0x58
 800c53e:	e001      	b.n	800c544 <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800c540:	f7fa f8f8 	bl	8006734 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c544:	2200      	movs	r2, #0
 800c546:	2100      	movs	r1, #0
 800c548:	2043      	movs	r0, #67	; 0x43
 800c54a:	f7f7 ff2c 	bl	80043a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c54e:	2043      	movs	r0, #67	; 0x43
 800c550:	f7f7 ff45 	bl	80043de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c554:	bf00      	nop
 800c556:	3728      	adds	r7, #40	; 0x28
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd80      	pop	{r7, pc}
 800c55c:	40021000 	.word	0x40021000

0800c560 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c560:	b580      	push	{r7, lr}
 800c562:	b082      	sub	sp, #8
 800c564:	af00      	add	r7, sp, #0
 800c566:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c56e:	4618      	mov	r0, r3
 800c570:	f7ff f8b5 	bl	800b6de <USBH_LL_IncTimer>
}
 800c574:	bf00      	nop
 800c576:	3708      	adds	r7, #8
 800c578:	46bd      	mov	sp, r7
 800c57a:	bd80      	pop	{r7, pc}

0800c57c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b082      	sub	sp, #8
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c58a:	4618      	mov	r0, r3
 800c58c:	f7ff f8fa 	bl	800b784 <USBH_LL_Connect>
}
 800c590:	bf00      	nop
 800c592:	3708      	adds	r7, #8
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}

0800c598 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b082      	sub	sp, #8
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	f7ff f912 	bl	800b7d0 <USBH_LL_Disconnect>
}
 800c5ac:	bf00      	nop
 800c5ae:	3708      	adds	r7, #8
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	bd80      	pop	{r7, pc}

0800c5b4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b083      	sub	sp, #12
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
 800c5bc:	460b      	mov	r3, r1
 800c5be:	70fb      	strb	r3, [r7, #3]
 800c5c0:	4613      	mov	r3, r2
 800c5c2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800c5c4:	bf00      	nop
 800c5c6:	370c      	adds	r7, #12
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ce:	4770      	bx	lr

0800c5d0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c5d0:	b580      	push	{r7, lr}
 800c5d2:	b082      	sub	sp, #8
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c5de:	4618      	mov	r0, r3
 800c5e0:	f7ff f8a7 	bl	800b732 <USBH_LL_PortEnabled>
} 
 800c5e4:	bf00      	nop
 800c5e6:	3708      	adds	r7, #8
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	bd80      	pop	{r7, pc}

0800c5ec <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	b082      	sub	sp, #8
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	f7ff f8a7 	bl	800b74e <USBH_LL_PortDisabled>
} 
 800c600:	bf00      	nop
 800c602:	3708      	adds	r7, #8
 800c604:	46bd      	mov	sp, r7
 800c606:	bd80      	pop	{r7, pc}

0800c608 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b082      	sub	sp, #8
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c616:	2b01      	cmp	r3, #1
 800c618:	d12a      	bne.n	800c670 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c61a:	4a18      	ldr	r2, [pc, #96]	; (800c67c <USBH_LL_Init+0x74>)
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	4a15      	ldr	r2, [pc, #84]	; (800c67c <USBH_LL_Init+0x74>)
 800c626:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c62a:	4b14      	ldr	r3, [pc, #80]	; (800c67c <USBH_LL_Init+0x74>)
 800c62c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c630:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c632:	4b12      	ldr	r3, [pc, #72]	; (800c67c <USBH_LL_Init+0x74>)
 800c634:	2208      	movs	r2, #8
 800c636:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c638:	4b10      	ldr	r3, [pc, #64]	; (800c67c <USBH_LL_Init+0x74>)
 800c63a:	2201      	movs	r2, #1
 800c63c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c63e:	4b0f      	ldr	r3, [pc, #60]	; (800c67c <USBH_LL_Init+0x74>)
 800c640:	2200      	movs	r2, #0
 800c642:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c644:	4b0d      	ldr	r3, [pc, #52]	; (800c67c <USBH_LL_Init+0x74>)
 800c646:	2202      	movs	r2, #2
 800c648:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c64a:	4b0c      	ldr	r3, [pc, #48]	; (800c67c <USBH_LL_Init+0x74>)
 800c64c:	2200      	movs	r2, #0
 800c64e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c650:	480a      	ldr	r0, [pc, #40]	; (800c67c <USBH_LL_Init+0x74>)
 800c652:	f7f8 f8e9 	bl	8004828 <HAL_HCD_Init>
 800c656:	4603      	mov	r3, r0
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d001      	beq.n	800c660 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c65c:	f7f5 fc20 	bl	8001ea0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c660:	4806      	ldr	r0, [pc, #24]	; (800c67c <USBH_LL_Init+0x74>)
 800c662:	f7f8 fce1 	bl	8005028 <HAL_HCD_GetCurrentFrame>
 800c666:	4603      	mov	r3, r0
 800c668:	4619      	mov	r1, r3
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	f7ff f828 	bl	800b6c0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c670:	2300      	movs	r3, #0
}
 800c672:	4618      	mov	r0, r3
 800c674:	3708      	adds	r7, #8
 800c676:	46bd      	mov	sp, r7
 800c678:	bd80      	pop	{r7, pc}
 800c67a:	bf00      	nop
 800c67c:	200008b4 	.word	0x200008b4

0800c680 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b084      	sub	sp, #16
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c688:	2300      	movs	r3, #0
 800c68a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c68c:	2300      	movs	r3, #0
 800c68e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c696:	4618      	mov	r0, r3
 800c698:	f7f8 fc4e 	bl	8004f38 <HAL_HCD_Start>
 800c69c:	4603      	mov	r3, r0
 800c69e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c6a0:	7bfb      	ldrb	r3, [r7, #15]
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	f000 f95c 	bl	800c960 <USBH_Get_USB_Status>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c6ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	3710      	adds	r7, #16
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bd80      	pop	{r7, pc}

0800c6b6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c6b6:	b580      	push	{r7, lr}
 800c6b8:	b084      	sub	sp, #16
 800c6ba:	af00      	add	r7, sp, #0
 800c6bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6be:	2300      	movs	r3, #0
 800c6c0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	f7f8 fc56 	bl	8004f7e <HAL_HCD_Stop>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c6d6:	7bfb      	ldrb	r3, [r7, #15]
 800c6d8:	4618      	mov	r0, r3
 800c6da:	f000 f941 	bl	800c960 <USBH_Get_USB_Status>
 800c6de:	4603      	mov	r3, r0
 800c6e0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c6e2:	7bbb      	ldrb	r3, [r7, #14]
}
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	3710      	adds	r7, #16
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}

0800c6ec <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c6ec:	b580      	push	{r7, lr}
 800c6ee:	b084      	sub	sp, #16
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c6f4:	2301      	movs	r3, #1
 800c6f6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c6fe:	4618      	mov	r0, r3
 800c700:	f7f8 fca0 	bl	8005044 <HAL_HCD_GetCurrentSpeed>
 800c704:	4603      	mov	r3, r0
 800c706:	2b01      	cmp	r3, #1
 800c708:	d007      	beq.n	800c71a <USBH_LL_GetSpeed+0x2e>
 800c70a:	2b01      	cmp	r3, #1
 800c70c:	d302      	bcc.n	800c714 <USBH_LL_GetSpeed+0x28>
 800c70e:	2b02      	cmp	r3, #2
 800c710:	d006      	beq.n	800c720 <USBH_LL_GetSpeed+0x34>
 800c712:	e008      	b.n	800c726 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800c714:	2300      	movs	r3, #0
 800c716:	73fb      	strb	r3, [r7, #15]
    break;
 800c718:	e008      	b.n	800c72c <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800c71a:	2301      	movs	r3, #1
 800c71c:	73fb      	strb	r3, [r7, #15]
    break;
 800c71e:	e005      	b.n	800c72c <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800c720:	2302      	movs	r3, #2
 800c722:	73fb      	strb	r3, [r7, #15]
    break;
 800c724:	e002      	b.n	800c72c <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800c726:	2301      	movs	r3, #1
 800c728:	73fb      	strb	r3, [r7, #15]
    break;
 800c72a:	bf00      	nop
  }
  return  speed;
 800c72c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c72e:	4618      	mov	r0, r3
 800c730:	3710      	adds	r7, #16
 800c732:	46bd      	mov	sp, r7
 800c734:	bd80      	pop	{r7, pc}

0800c736 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800c736:	b580      	push	{r7, lr}
 800c738:	b084      	sub	sp, #16
 800c73a:	af00      	add	r7, sp, #0
 800c73c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c73e:	2300      	movs	r3, #0
 800c740:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c742:	2300      	movs	r3, #0
 800c744:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c74c:	4618      	mov	r0, r3
 800c74e:	f7f8 fc33 	bl	8004fb8 <HAL_HCD_ResetPort>
 800c752:	4603      	mov	r3, r0
 800c754:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 800c756:	7bfb      	ldrb	r3, [r7, #15]
 800c758:	4618      	mov	r0, r3
 800c75a:	f000 f901 	bl	800c960 <USBH_Get_USB_Status>
 800c75e:	4603      	mov	r3, r0
 800c760:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c762:	7bbb      	ldrb	r3, [r7, #14]
}
 800c764:	4618      	mov	r0, r3
 800c766:	3710      	adds	r7, #16
 800c768:	46bd      	mov	sp, r7
 800c76a:	bd80      	pop	{r7, pc}

0800c76c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b082      	sub	sp, #8
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
 800c774:	460b      	mov	r3, r1
 800c776:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c77e:	78fa      	ldrb	r2, [r7, #3]
 800c780:	4611      	mov	r1, r2
 800c782:	4618      	mov	r0, r3
 800c784:	f7f8 fc3b 	bl	8004ffe <HAL_HCD_HC_GetXferCount>
 800c788:	4603      	mov	r3, r0
}
 800c78a:	4618      	mov	r0, r3
 800c78c:	3708      	adds	r7, #8
 800c78e:	46bd      	mov	sp, r7
 800c790:	bd80      	pop	{r7, pc}

0800c792 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c792:	b590      	push	{r4, r7, lr}
 800c794:	b089      	sub	sp, #36	; 0x24
 800c796:	af04      	add	r7, sp, #16
 800c798:	6078      	str	r0, [r7, #4]
 800c79a:	4608      	mov	r0, r1
 800c79c:	4611      	mov	r1, r2
 800c79e:	461a      	mov	r2, r3
 800c7a0:	4603      	mov	r3, r0
 800c7a2:	70fb      	strb	r3, [r7, #3]
 800c7a4:	460b      	mov	r3, r1
 800c7a6:	70bb      	strb	r3, [r7, #2]
 800c7a8:	4613      	mov	r3, r2
 800c7aa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c7ba:	787c      	ldrb	r4, [r7, #1]
 800c7bc:	78ba      	ldrb	r2, [r7, #2]
 800c7be:	78f9      	ldrb	r1, [r7, #3]
 800c7c0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c7c2:	9302      	str	r3, [sp, #8]
 800c7c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c7c8:	9301      	str	r3, [sp, #4]
 800c7ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c7ce:	9300      	str	r3, [sp, #0]
 800c7d0:	4623      	mov	r3, r4
 800c7d2:	f7f8 f88b 	bl	80048ec <HAL_HCD_HC_Init>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c7da:	7bfb      	ldrb	r3, [r7, #15]
 800c7dc:	4618      	mov	r0, r3
 800c7de:	f000 f8bf 	bl	800c960 <USBH_Get_USB_Status>
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c7e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	3714      	adds	r7, #20
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	bd90      	pop	{r4, r7, pc}

0800c7f0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b084      	sub	sp, #16
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
 800c7f8:	460b      	mov	r3, r1
 800c7fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c800:	2300      	movs	r3, #0
 800c802:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c80a:	78fa      	ldrb	r2, [r7, #3]
 800c80c:	4611      	mov	r1, r2
 800c80e:	4618      	mov	r0, r3
 800c810:	f7f8 f904 	bl	8004a1c <HAL_HCD_HC_Halt>
 800c814:	4603      	mov	r3, r0
 800c816:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c818:	7bfb      	ldrb	r3, [r7, #15]
 800c81a:	4618      	mov	r0, r3
 800c81c:	f000 f8a0 	bl	800c960 <USBH_Get_USB_Status>
 800c820:	4603      	mov	r3, r0
 800c822:	73bb      	strb	r3, [r7, #14]
   
  return usb_status;
 800c824:	7bbb      	ldrb	r3, [r7, #14]
}
 800c826:	4618      	mov	r0, r3
 800c828:	3710      	adds	r7, #16
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd80      	pop	{r7, pc}

0800c82e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c82e:	b590      	push	{r4, r7, lr}
 800c830:	b089      	sub	sp, #36	; 0x24
 800c832:	af04      	add	r7, sp, #16
 800c834:	6078      	str	r0, [r7, #4]
 800c836:	4608      	mov	r0, r1
 800c838:	4611      	mov	r1, r2
 800c83a:	461a      	mov	r2, r3
 800c83c:	4603      	mov	r3, r0
 800c83e:	70fb      	strb	r3, [r7, #3]
 800c840:	460b      	mov	r3, r1
 800c842:	70bb      	strb	r3, [r7, #2]
 800c844:	4613      	mov	r3, r2
 800c846:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c848:	2300      	movs	r3, #0
 800c84a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c84c:	2300      	movs	r3, #0
 800c84e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c856:	787c      	ldrb	r4, [r7, #1]
 800c858:	78ba      	ldrb	r2, [r7, #2]
 800c85a:	78f9      	ldrb	r1, [r7, #3]
 800c85c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c860:	9303      	str	r3, [sp, #12]
 800c862:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c864:	9302      	str	r3, [sp, #8]
 800c866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c868:	9301      	str	r3, [sp, #4]
 800c86a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c86e:	9300      	str	r3, [sp, #0]
 800c870:	4623      	mov	r3, r4
 800c872:	f7f8 f8f7 	bl	8004a64 <HAL_HCD_HC_SubmitRequest>
 800c876:	4603      	mov	r3, r0
 800c878:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c87a:	7bfb      	ldrb	r3, [r7, #15]
 800c87c:	4618      	mov	r0, r3
 800c87e:	f000 f86f 	bl	800c960 <USBH_Get_USB_Status>
 800c882:	4603      	mov	r3, r0
 800c884:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c886:	7bbb      	ldrb	r3, [r7, #14]
}
 800c888:	4618      	mov	r0, r3
 800c88a:	3714      	adds	r7, #20
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bd90      	pop	{r4, r7, pc}

0800c890 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b082      	sub	sp, #8
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
 800c898:	460b      	mov	r3, r1
 800c89a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c8a2:	78fa      	ldrb	r2, [r7, #3]
 800c8a4:	4611      	mov	r1, r2
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	f7f8 fb94 	bl	8004fd4 <HAL_HCD_HC_GetURBState>
 800c8ac:	4603      	mov	r3, r0
}
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	3708      	adds	r7, #8
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}

0800c8b6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c8b6:	b580      	push	{r7, lr}
 800c8b8:	b082      	sub	sp, #8
 800c8ba:	af00      	add	r7, sp, #0
 800c8bc:	6078      	str	r0, [r7, #4]
 800c8be:	460b      	mov	r3, r1
 800c8c0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c8c8:	2b01      	cmp	r3, #1
 800c8ca:	d103      	bne.n	800c8d4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c8cc:	78fb      	ldrb	r3, [r7, #3]
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	f000 f872 	bl	800c9b8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c8d4:	20c8      	movs	r0, #200	; 0xc8
 800c8d6:	f7f6 fd5f 	bl	8003398 <HAL_Delay>
  return USBH_OK;
 800c8da:	2300      	movs	r3, #0
}
 800c8dc:	4618      	mov	r0, r3
 800c8de:	3708      	adds	r7, #8
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	bd80      	pop	{r7, pc}

0800c8e4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c8e4:	b480      	push	{r7}
 800c8e6:	b085      	sub	sp, #20
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	6078      	str	r0, [r7, #4]
 800c8ec:	460b      	mov	r3, r1
 800c8ee:	70fb      	strb	r3, [r7, #3]
 800c8f0:	4613      	mov	r3, r2
 800c8f2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c8fa:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c8fc:	78fa      	ldrb	r2, [r7, #3]
 800c8fe:	68f9      	ldr	r1, [r7, #12]
 800c900:	4613      	mov	r3, r2
 800c902:	009b      	lsls	r3, r3, #2
 800c904:	4413      	add	r3, r2
 800c906:	00db      	lsls	r3, r3, #3
 800c908:	440b      	add	r3, r1
 800c90a:	333b      	adds	r3, #59	; 0x3b
 800c90c:	781b      	ldrb	r3, [r3, #0]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d00a      	beq.n	800c928 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c912:	78fa      	ldrb	r2, [r7, #3]
 800c914:	68f9      	ldr	r1, [r7, #12]
 800c916:	4613      	mov	r3, r2
 800c918:	009b      	lsls	r3, r3, #2
 800c91a:	4413      	add	r3, r2
 800c91c:	00db      	lsls	r3, r3, #3
 800c91e:	440b      	add	r3, r1
 800c920:	3350      	adds	r3, #80	; 0x50
 800c922:	78ba      	ldrb	r2, [r7, #2]
 800c924:	701a      	strb	r2, [r3, #0]
 800c926:	e009      	b.n	800c93c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c928:	78fa      	ldrb	r2, [r7, #3]
 800c92a:	68f9      	ldr	r1, [r7, #12]
 800c92c:	4613      	mov	r3, r2
 800c92e:	009b      	lsls	r3, r3, #2
 800c930:	4413      	add	r3, r2
 800c932:	00db      	lsls	r3, r3, #3
 800c934:	440b      	add	r3, r1
 800c936:	3351      	adds	r3, #81	; 0x51
 800c938:	78ba      	ldrb	r2, [r7, #2]
 800c93a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c93c:	2300      	movs	r3, #0
}
 800c93e:	4618      	mov	r0, r3
 800c940:	3714      	adds	r7, #20
 800c942:	46bd      	mov	sp, r7
 800c944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c948:	4770      	bx	lr

0800c94a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c94a:	b580      	push	{r7, lr}
 800c94c:	b082      	sub	sp, #8
 800c94e:	af00      	add	r7, sp, #0
 800c950:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c952:	6878      	ldr	r0, [r7, #4]
 800c954:	f7f6 fd20 	bl	8003398 <HAL_Delay>
}
 800c958:	bf00      	nop
 800c95a:	3708      	adds	r7, #8
 800c95c:	46bd      	mov	sp, r7
 800c95e:	bd80      	pop	{r7, pc}

0800c960 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c960:	b480      	push	{r7}
 800c962:	b085      	sub	sp, #20
 800c964:	af00      	add	r7, sp, #0
 800c966:	4603      	mov	r3, r0
 800c968:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c96a:	2300      	movs	r3, #0
 800c96c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c96e:	79fb      	ldrb	r3, [r7, #7]
 800c970:	2b03      	cmp	r3, #3
 800c972:	d817      	bhi.n	800c9a4 <USBH_Get_USB_Status+0x44>
 800c974:	a201      	add	r2, pc, #4	; (adr r2, 800c97c <USBH_Get_USB_Status+0x1c>)
 800c976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c97a:	bf00      	nop
 800c97c:	0800c98d 	.word	0x0800c98d
 800c980:	0800c993 	.word	0x0800c993
 800c984:	0800c999 	.word	0x0800c999
 800c988:	0800c99f 	.word	0x0800c99f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c98c:	2300      	movs	r3, #0
 800c98e:	73fb      	strb	r3, [r7, #15]
    break;
 800c990:	e00b      	b.n	800c9aa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c992:	2302      	movs	r3, #2
 800c994:	73fb      	strb	r3, [r7, #15]
    break;
 800c996:	e008      	b.n	800c9aa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c998:	2301      	movs	r3, #1
 800c99a:	73fb      	strb	r3, [r7, #15]
    break;
 800c99c:	e005      	b.n	800c9aa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c99e:	2302      	movs	r3, #2
 800c9a0:	73fb      	strb	r3, [r7, #15]
    break;
 800c9a2:	e002      	b.n	800c9aa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c9a4:	2302      	movs	r3, #2
 800c9a6:	73fb      	strb	r3, [r7, #15]
    break;
 800c9a8:	bf00      	nop
  }
  return usb_status;
 800c9aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3714      	adds	r7, #20
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b6:	4770      	bx	lr

0800c9b8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b084      	sub	sp, #16
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	4603      	mov	r3, r0
 800c9c0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800c9c2:	79fb      	ldrb	r3, [r7, #7]
 800c9c4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c9c6:	79fb      	ldrb	r3, [r7, #7]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d102      	bne.n	800c9d2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800c9cc:	2301      	movs	r3, #1
 800c9ce:	73fb      	strb	r3, [r7, #15]
 800c9d0:	e001      	b.n	800c9d6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800c9d6:	7bfb      	ldrb	r3, [r7, #15]
 800c9d8:	461a      	mov	r2, r3
 800c9da:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c9de:	4803      	ldr	r0, [pc, #12]	; (800c9ec <MX_DriverVbusFS+0x34>)
 800c9e0:	f7f7 fed8 	bl	8004794 <HAL_GPIO_WritePin>
}
 800c9e4:	bf00      	nop
 800c9e6:	3710      	adds	r7, #16
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	bd80      	pop	{r7, pc}
 800c9ec:	48000800 	.word	0x48000800

0800c9f0 <__errno>:
 800c9f0:	4b01      	ldr	r3, [pc, #4]	; (800c9f8 <__errno+0x8>)
 800c9f2:	6818      	ldr	r0, [r3, #0]
 800c9f4:	4770      	bx	lr
 800c9f6:	bf00      	nop
 800c9f8:	20000050 	.word	0x20000050

0800c9fc <__libc_init_array>:
 800c9fc:	b570      	push	{r4, r5, r6, lr}
 800c9fe:	4e0d      	ldr	r6, [pc, #52]	; (800ca34 <__libc_init_array+0x38>)
 800ca00:	4c0d      	ldr	r4, [pc, #52]	; (800ca38 <__libc_init_array+0x3c>)
 800ca02:	1ba4      	subs	r4, r4, r6
 800ca04:	10a4      	asrs	r4, r4, #2
 800ca06:	2500      	movs	r5, #0
 800ca08:	42a5      	cmp	r5, r4
 800ca0a:	d109      	bne.n	800ca20 <__libc_init_array+0x24>
 800ca0c:	4e0b      	ldr	r6, [pc, #44]	; (800ca3c <__libc_init_array+0x40>)
 800ca0e:	4c0c      	ldr	r4, [pc, #48]	; (800ca40 <__libc_init_array+0x44>)
 800ca10:	f000 f8ea 	bl	800cbe8 <_init>
 800ca14:	1ba4      	subs	r4, r4, r6
 800ca16:	10a4      	asrs	r4, r4, #2
 800ca18:	2500      	movs	r5, #0
 800ca1a:	42a5      	cmp	r5, r4
 800ca1c:	d105      	bne.n	800ca2a <__libc_init_array+0x2e>
 800ca1e:	bd70      	pop	{r4, r5, r6, pc}
 800ca20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ca24:	4798      	blx	r3
 800ca26:	3501      	adds	r5, #1
 800ca28:	e7ee      	b.n	800ca08 <__libc_init_array+0xc>
 800ca2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ca2e:	4798      	blx	r3
 800ca30:	3501      	adds	r5, #1
 800ca32:	e7f2      	b.n	800ca1a <__libc_init_array+0x1e>
 800ca34:	0800ccb0 	.word	0x0800ccb0
 800ca38:	0800ccb0 	.word	0x0800ccb0
 800ca3c:	0800ccb0 	.word	0x0800ccb0
 800ca40:	0800ccb4 	.word	0x0800ccb4

0800ca44 <malloc>:
 800ca44:	4b02      	ldr	r3, [pc, #8]	; (800ca50 <malloc+0xc>)
 800ca46:	4601      	mov	r1, r0
 800ca48:	6818      	ldr	r0, [r3, #0]
 800ca4a:	f000 b861 	b.w	800cb10 <_malloc_r>
 800ca4e:	bf00      	nop
 800ca50:	20000050 	.word	0x20000050

0800ca54 <free>:
 800ca54:	4b02      	ldr	r3, [pc, #8]	; (800ca60 <free+0xc>)
 800ca56:	4601      	mov	r1, r0
 800ca58:	6818      	ldr	r0, [r3, #0]
 800ca5a:	f000 b80b 	b.w	800ca74 <_free_r>
 800ca5e:	bf00      	nop
 800ca60:	20000050 	.word	0x20000050

0800ca64 <memset>:
 800ca64:	4402      	add	r2, r0
 800ca66:	4603      	mov	r3, r0
 800ca68:	4293      	cmp	r3, r2
 800ca6a:	d100      	bne.n	800ca6e <memset+0xa>
 800ca6c:	4770      	bx	lr
 800ca6e:	f803 1b01 	strb.w	r1, [r3], #1
 800ca72:	e7f9      	b.n	800ca68 <memset+0x4>

0800ca74 <_free_r>:
 800ca74:	b538      	push	{r3, r4, r5, lr}
 800ca76:	4605      	mov	r5, r0
 800ca78:	2900      	cmp	r1, #0
 800ca7a:	d045      	beq.n	800cb08 <_free_r+0x94>
 800ca7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca80:	1f0c      	subs	r4, r1, #4
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	bfb8      	it	lt
 800ca86:	18e4      	addlt	r4, r4, r3
 800ca88:	f000 f8ac 	bl	800cbe4 <__malloc_lock>
 800ca8c:	4a1f      	ldr	r2, [pc, #124]	; (800cb0c <_free_r+0x98>)
 800ca8e:	6813      	ldr	r3, [r2, #0]
 800ca90:	4610      	mov	r0, r2
 800ca92:	b933      	cbnz	r3, 800caa2 <_free_r+0x2e>
 800ca94:	6063      	str	r3, [r4, #4]
 800ca96:	6014      	str	r4, [r2, #0]
 800ca98:	4628      	mov	r0, r5
 800ca9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca9e:	f000 b8a2 	b.w	800cbe6 <__malloc_unlock>
 800caa2:	42a3      	cmp	r3, r4
 800caa4:	d90c      	bls.n	800cac0 <_free_r+0x4c>
 800caa6:	6821      	ldr	r1, [r4, #0]
 800caa8:	1862      	adds	r2, r4, r1
 800caaa:	4293      	cmp	r3, r2
 800caac:	bf04      	itt	eq
 800caae:	681a      	ldreq	r2, [r3, #0]
 800cab0:	685b      	ldreq	r3, [r3, #4]
 800cab2:	6063      	str	r3, [r4, #4]
 800cab4:	bf04      	itt	eq
 800cab6:	1852      	addeq	r2, r2, r1
 800cab8:	6022      	streq	r2, [r4, #0]
 800caba:	6004      	str	r4, [r0, #0]
 800cabc:	e7ec      	b.n	800ca98 <_free_r+0x24>
 800cabe:	4613      	mov	r3, r2
 800cac0:	685a      	ldr	r2, [r3, #4]
 800cac2:	b10a      	cbz	r2, 800cac8 <_free_r+0x54>
 800cac4:	42a2      	cmp	r2, r4
 800cac6:	d9fa      	bls.n	800cabe <_free_r+0x4a>
 800cac8:	6819      	ldr	r1, [r3, #0]
 800caca:	1858      	adds	r0, r3, r1
 800cacc:	42a0      	cmp	r0, r4
 800cace:	d10b      	bne.n	800cae8 <_free_r+0x74>
 800cad0:	6820      	ldr	r0, [r4, #0]
 800cad2:	4401      	add	r1, r0
 800cad4:	1858      	adds	r0, r3, r1
 800cad6:	4282      	cmp	r2, r0
 800cad8:	6019      	str	r1, [r3, #0]
 800cada:	d1dd      	bne.n	800ca98 <_free_r+0x24>
 800cadc:	6810      	ldr	r0, [r2, #0]
 800cade:	6852      	ldr	r2, [r2, #4]
 800cae0:	605a      	str	r2, [r3, #4]
 800cae2:	4401      	add	r1, r0
 800cae4:	6019      	str	r1, [r3, #0]
 800cae6:	e7d7      	b.n	800ca98 <_free_r+0x24>
 800cae8:	d902      	bls.n	800caf0 <_free_r+0x7c>
 800caea:	230c      	movs	r3, #12
 800caec:	602b      	str	r3, [r5, #0]
 800caee:	e7d3      	b.n	800ca98 <_free_r+0x24>
 800caf0:	6820      	ldr	r0, [r4, #0]
 800caf2:	1821      	adds	r1, r4, r0
 800caf4:	428a      	cmp	r2, r1
 800caf6:	bf04      	itt	eq
 800caf8:	6811      	ldreq	r1, [r2, #0]
 800cafa:	6852      	ldreq	r2, [r2, #4]
 800cafc:	6062      	str	r2, [r4, #4]
 800cafe:	bf04      	itt	eq
 800cb00:	1809      	addeq	r1, r1, r0
 800cb02:	6021      	streq	r1, [r4, #0]
 800cb04:	605c      	str	r4, [r3, #4]
 800cb06:	e7c7      	b.n	800ca98 <_free_r+0x24>
 800cb08:	bd38      	pop	{r3, r4, r5, pc}
 800cb0a:	bf00      	nop
 800cb0c:	200000e8 	.word	0x200000e8

0800cb10 <_malloc_r>:
 800cb10:	b570      	push	{r4, r5, r6, lr}
 800cb12:	1ccd      	adds	r5, r1, #3
 800cb14:	f025 0503 	bic.w	r5, r5, #3
 800cb18:	3508      	adds	r5, #8
 800cb1a:	2d0c      	cmp	r5, #12
 800cb1c:	bf38      	it	cc
 800cb1e:	250c      	movcc	r5, #12
 800cb20:	2d00      	cmp	r5, #0
 800cb22:	4606      	mov	r6, r0
 800cb24:	db01      	blt.n	800cb2a <_malloc_r+0x1a>
 800cb26:	42a9      	cmp	r1, r5
 800cb28:	d903      	bls.n	800cb32 <_malloc_r+0x22>
 800cb2a:	230c      	movs	r3, #12
 800cb2c:	6033      	str	r3, [r6, #0]
 800cb2e:	2000      	movs	r0, #0
 800cb30:	bd70      	pop	{r4, r5, r6, pc}
 800cb32:	f000 f857 	bl	800cbe4 <__malloc_lock>
 800cb36:	4a21      	ldr	r2, [pc, #132]	; (800cbbc <_malloc_r+0xac>)
 800cb38:	6814      	ldr	r4, [r2, #0]
 800cb3a:	4621      	mov	r1, r4
 800cb3c:	b991      	cbnz	r1, 800cb64 <_malloc_r+0x54>
 800cb3e:	4c20      	ldr	r4, [pc, #128]	; (800cbc0 <_malloc_r+0xb0>)
 800cb40:	6823      	ldr	r3, [r4, #0]
 800cb42:	b91b      	cbnz	r3, 800cb4c <_malloc_r+0x3c>
 800cb44:	4630      	mov	r0, r6
 800cb46:	f000 f83d 	bl	800cbc4 <_sbrk_r>
 800cb4a:	6020      	str	r0, [r4, #0]
 800cb4c:	4629      	mov	r1, r5
 800cb4e:	4630      	mov	r0, r6
 800cb50:	f000 f838 	bl	800cbc4 <_sbrk_r>
 800cb54:	1c43      	adds	r3, r0, #1
 800cb56:	d124      	bne.n	800cba2 <_malloc_r+0x92>
 800cb58:	230c      	movs	r3, #12
 800cb5a:	6033      	str	r3, [r6, #0]
 800cb5c:	4630      	mov	r0, r6
 800cb5e:	f000 f842 	bl	800cbe6 <__malloc_unlock>
 800cb62:	e7e4      	b.n	800cb2e <_malloc_r+0x1e>
 800cb64:	680b      	ldr	r3, [r1, #0]
 800cb66:	1b5b      	subs	r3, r3, r5
 800cb68:	d418      	bmi.n	800cb9c <_malloc_r+0x8c>
 800cb6a:	2b0b      	cmp	r3, #11
 800cb6c:	d90f      	bls.n	800cb8e <_malloc_r+0x7e>
 800cb6e:	600b      	str	r3, [r1, #0]
 800cb70:	50cd      	str	r5, [r1, r3]
 800cb72:	18cc      	adds	r4, r1, r3
 800cb74:	4630      	mov	r0, r6
 800cb76:	f000 f836 	bl	800cbe6 <__malloc_unlock>
 800cb7a:	f104 000b 	add.w	r0, r4, #11
 800cb7e:	1d23      	adds	r3, r4, #4
 800cb80:	f020 0007 	bic.w	r0, r0, #7
 800cb84:	1ac3      	subs	r3, r0, r3
 800cb86:	d0d3      	beq.n	800cb30 <_malloc_r+0x20>
 800cb88:	425a      	negs	r2, r3
 800cb8a:	50e2      	str	r2, [r4, r3]
 800cb8c:	e7d0      	b.n	800cb30 <_malloc_r+0x20>
 800cb8e:	428c      	cmp	r4, r1
 800cb90:	684b      	ldr	r3, [r1, #4]
 800cb92:	bf16      	itet	ne
 800cb94:	6063      	strne	r3, [r4, #4]
 800cb96:	6013      	streq	r3, [r2, #0]
 800cb98:	460c      	movne	r4, r1
 800cb9a:	e7eb      	b.n	800cb74 <_malloc_r+0x64>
 800cb9c:	460c      	mov	r4, r1
 800cb9e:	6849      	ldr	r1, [r1, #4]
 800cba0:	e7cc      	b.n	800cb3c <_malloc_r+0x2c>
 800cba2:	1cc4      	adds	r4, r0, #3
 800cba4:	f024 0403 	bic.w	r4, r4, #3
 800cba8:	42a0      	cmp	r0, r4
 800cbaa:	d005      	beq.n	800cbb8 <_malloc_r+0xa8>
 800cbac:	1a21      	subs	r1, r4, r0
 800cbae:	4630      	mov	r0, r6
 800cbb0:	f000 f808 	bl	800cbc4 <_sbrk_r>
 800cbb4:	3001      	adds	r0, #1
 800cbb6:	d0cf      	beq.n	800cb58 <_malloc_r+0x48>
 800cbb8:	6025      	str	r5, [r4, #0]
 800cbba:	e7db      	b.n	800cb74 <_malloc_r+0x64>
 800cbbc:	200000e8 	.word	0x200000e8
 800cbc0:	200000ec 	.word	0x200000ec

0800cbc4 <_sbrk_r>:
 800cbc4:	b538      	push	{r3, r4, r5, lr}
 800cbc6:	4c06      	ldr	r4, [pc, #24]	; (800cbe0 <_sbrk_r+0x1c>)
 800cbc8:	2300      	movs	r3, #0
 800cbca:	4605      	mov	r5, r0
 800cbcc:	4608      	mov	r0, r1
 800cbce:	6023      	str	r3, [r4, #0]
 800cbd0:	f7f5 fc8c 	bl	80024ec <_sbrk>
 800cbd4:	1c43      	adds	r3, r0, #1
 800cbd6:	d102      	bne.n	800cbde <_sbrk_r+0x1a>
 800cbd8:	6823      	ldr	r3, [r4, #0]
 800cbda:	b103      	cbz	r3, 800cbde <_sbrk_r+0x1a>
 800cbdc:	602b      	str	r3, [r5, #0]
 800cbde:	bd38      	pop	{r3, r4, r5, pc}
 800cbe0:	20000b78 	.word	0x20000b78

0800cbe4 <__malloc_lock>:
 800cbe4:	4770      	bx	lr

0800cbe6 <__malloc_unlock>:
 800cbe6:	4770      	bx	lr

0800cbe8 <_init>:
 800cbe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbea:	bf00      	nop
 800cbec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cbee:	bc08      	pop	{r3}
 800cbf0:	469e      	mov	lr, r3
 800cbf2:	4770      	bx	lr

0800cbf4 <_fini>:
 800cbf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbf6:	bf00      	nop
 800cbf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cbfa:	bc08      	pop	{r3}
 800cbfc:	469e      	mov	lr, r3
 800cbfe:	4770      	bx	lr
