// Seed: 2995144155
module module_0 (
    output tri id_0,
    input uwire id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    output wand id_5
);
  assign id_5 = id_1;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input wor id_2,
    output logic id_3,
    output supply0 id_4,
    input wand id_5,
    input wand id_6,
    output supply0 id_7
);
  always @(posedge 1'b0 or posedge id_2) begin
    id_3 <= 1;
    $display(id_6, id_0, 1 + id_2);
  end
  module_0(
      id_7, id_5, id_4, id_0, id_6, id_4
  );
endmodule
