# ARM64处理器中有两个页表基地址寄存器TTBR0和TTBR1
> 处理器如何使用它们？TTBR0和TTBR1分表表示的是 TTBR0_EL1和TTBR1_EL1
>> 在Linux内核中，也叫页表基地址寄存器(分别表示用户空间和内核空间)-PGD——L0级也表-

AArch64位运行模式下(或者称为架构)，地址总线位宽最多支持48位，所以VA被划分为两个空间，每个空间最多支持256TB。 --[Run Linux Kernel (2nd Edition) Volume 1: Infrastructure](2.1.2　页表映射)

### 什么是TTBR
Translation Table Base Register

Holds the base address of translation table 0, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses at EL1 if the highest Exception level is in AArch64 state.(保存转换表 0 的基地址及其所占内存的信息。若最高异常等级处于 AArch64 状态，此转换表用于 EL1 阶段 1 内存访问的地址转换) - [007.BOOKs/DDI0488H_cortex_a57_mpcore_trm.pdf](../../../007.BOOKs/DDI0488H_cortex_a57_mpcore_trm.pdf)#4-152

Holds the base address of the translation table for the initial lookup for stage 1 of the translation of an address from the higher VA range in the EL1&0 stage 1 translation regime, and other information for this translation regime. - [D24.2.198 TTBR1_EL1, Translation Table Base Register 1 (EL1)](../../../007.BOOKs/Arm®%20Architecture%20Reference%20Manual%20for%20A-profile%20architecture/ARMV8-ADDI0487L_b_a-profile_architecture_reference_manual-5001-10000.pdf)PD24-8560
- 保存用于EL1&0阶段1转换机制中较高虚拟地址范围地址转换的初始查找转换表基地址，以及该转换机制的其他信息


## 参考资料
- [007.BOOKs/DDI0488H_cortex_a57_mpcore_trm.pdf]#4-152
- [D24.2.198 TTBR1_EL1, Translation Table Base Register 1 (EL1)](../../../007.BOOKs/Arm®%20Architecture%20Reference%20Manual%20for%20A-profile%20architecture/ARMV8-ADDI0487L_b_a-profile_architecture_reference_manual-5001-10000.pdf)