# RISC-V Single Cycle
 A single cycle datapath block diagram and Verilog description supporting all of the RV32I instructions
 
 ## Operating Commands Supported
 LUI 
 
 AUIPC 
 
 JAL
 
 JALR 
 
 BEQ 
 
 BNE 
 
 BLT 
 
 BGE 
 
 BLTU 
 
 BGEU 
 
 LB
 
 LH
 
 LW
 
 LBU 
 
 LHU
 
 SB
 
 SH
 
 SW 
 
 ADDI 
 
 SLTI 
 
 SLTIU 
 
 XORI 
 
 ORI 
 
 ANDI 
 
 SLLI 
 
 SRLI 
 
 SRAI 
 
 ADD 
 
 SUB
 
 SLL
 
 SLT 
 
 SLTU 
 
 XOR 
 
 SRL
 
 SRA
 
 OR
 
 AND 
 
 FENCE 
 
 ECALL 
 
 EBREAK
