Name,Type,Page,Page Number,Schematic,PartPin,LocationX,LocationY,Zone,IREF
"RBAR<2>","OffPage","06. Rx_Link","6","SCHEMATIC1","CON98.2","1030","605","1B","[8]"
"RBAR<2>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON113.2,CON121.2","1055","585","1B","[6,8]"
"RBAR<2>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON113.2,CON121.2","985","175","1D","[6,8]"
"CI_TEN","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.13,CON96.4","730","625","2A","[8]"
"CI_TEN","OffPage","08. Rx_Function","8","SCHEMATIC1","CON119.4","770","605","2B","[6]"
"CI_MODE<1>","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.12,CON96.5","730","635","2A","[8]"
"CI_MODE<1>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON119.5","770","615","2A","[6]"
"CI_POREN_N","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.15,CON96.2","730","605","2B","[8]"
"CI_POREN_N","OffPage","08. Rx_Function","8","SCHEMATIC1","CON119.2","770","585","2B","[6]"
"CI_CKIN","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.14,CON96.3","730","615","2A","[8]"
"CI_CKIN","OffPage","08. Rx_Function","8","SCHEMATIC1","CON119.3","770","595","2B","[6]"
"CI_RESET","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.16,CON96.1","730","595","2B","[8]"
"CI_RESET","OffPage","08. Rx_Function","8","SCHEMATIC1","CON119.1","770","575","2B","[6]"
"CI_MODE<0>","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.11,CON96.6","730","645","2A","[8]"
"CI_MODE<0>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON119.6","770","625","2A","[6]"
"V_CON2","OffPage","05. Tx_Link","5","SCHEMATIC1","Q7.G","505","385","3C","[4]"
"V_CON2","OffPage","04. Tx_FPGA","4","SCHEMATIC1","CON62.3,U10.32","255","80","5D","[5]"
"Tx_Current","OffPage","05. Tx_Link","5","SCHEMATIC1","R61.1","1040","430","1B","[4]"
"Tx_Current","OffPage","04. Tx_FPGA","4","SCHEMATIC1","U10.52","650","255","3D","[5]"
"RBAR<1>","OffPage","06. Rx_Link","6","SCHEMATIC1","CON98.3","1030","615","1A","[8]"
"RBAR<1>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON114.2,CON121.3","1055","595","1B","[6,8]"
"RBAR<1>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON114.2,CON121.3","985","245","1C","[6,8]"
"RBAR<3>","OffPage","06. Rx_Link","6","SCHEMATIC1","CON98.1","1030","595","1B","[8]"
"RBAR<3>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON112.2,CON121.1","1055","575","1B","[6,8]"
"RBAR<3>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON112.2,CON121.1","985","115","1D","[6,8]"
"RBAR<0>","OffPage","06. Rx_Link","6","SCHEMATIC1","CON98.4","1030","625","1A","[8]"
"RBAR<0>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON115.2,CON121.4","1055","605","1B","[6,8]"
"RBAR<0>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON115.2,CON121.4","985","315","1C","[6,8]"
"PPSKC<1>","OffPage","06. Rx_Link","6","SCHEMATIC1","CON97.6","895","645","2A","[8]"
"PPSKC<1>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON120.6,R93.1","920","625","2A","[6]"
"PPSKC<0>","OffPage","06. Rx_Link","6","SCHEMATIC1","CON97.7","895","655","2A","[8]"
"PPSKC<0>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON120.7,R94.1","920","635","2A","[6]"
"LSK_ON_Chip","OffPage","06. Rx_Link","6","SCHEMATIC1","CON97.4","895","625","2A","[8]"
"LSK_ON_Chip","OffPage","08. Rx_Function","8","SCHEMATIC1","CON120.4,U24.3","920","605","2B","[6]"
"CDR_O_BD","OffPage","06. Rx_Link","6","SCHEMATIC1","CON94.7","890","540","2B","[8]"
"CDR_O_BD","OffPage","08. Rx_Function","8","SCHEMATIC1","CON118.7","935","520","1B","[6]"
"CDR_O_DCK","OffPage","06. Rx_Link","6","SCHEMATIC1","CON94.6","890","530","2B","[8]"
"CDR_O_DCK","OffPage","08. Rx_Function","8","SCHEMATIC1","CON118.6","935","510","1B","[6]"
"CDR_O_RFCK","OffPage","06. Rx_Link","6","SCHEMATIC1","CON94.5","890","520","2B","[8]"
"CDR_O_RFCK","OffPage","08. Rx_Function","8","SCHEMATIC1","CON118.5","935","500","1B","[6]"
"CDR_I_VCK","OffPage","06. Rx_Link","6","SCHEMATIC1","CON94.2","890","490","2B","[8]"
"CDR_I_VCK","OffPage","08. Rx_Function","8","SCHEMATIC1","CON118.2,R102.2","935","470","1B","[6,8]"
"CDR_I_VCK","OffPage","08. Rx_Function","8","SCHEMATIC1","CON118.2,R102.2","385","710","4A","[6,8]"
"CDR_I_VDATA","OffPage","06. Rx_Link","6","SCHEMATIC1","CON94.3","890","500","2B","[8]"
"CDR_I_VDATA","OffPage","08. Rx_Function","8","SCHEMATIC1","CON118.3,R103.2","550","710","3A","[6,8]"
"CDR_I_VDATA","OffPage","08. Rx_Function","8","SCHEMATIC1","CON118.3,R103.2","935","480","1B","[6,8]"
"CDR_I_V1P2","OffPage","06. Rx_Link","6","SCHEMATIC1","CON94.4","890","510","2B","[8]"
"CDR_I_V1P2","OffPage","08. Rx_Function","8","SCHEMATIC1","CON118.4,R101.2","935","490","1B","[6,8]"
"CDR_I_V1P2","OffPage","08. Rx_Function","8","SCHEMATIC1","CON118.4,R101.2","230","710","4A","[6,8]"
"BGRO","OffPage","06. Rx_Link","6","SCHEMATIC1","CON97.1","895","595","2B","[8]"
"BGRO","OffPage","08. Rx_Function","8","SCHEMATIC1","CON120.1,RP4.1","615","60","3D","[6,8]"
"BGRO","OffPage","08. Rx_Function","8","SCHEMATIC1","CON120.1,RP4.1","920","575","2B","[6,8]"
"BGRO_0P9","OffPage","06. Rx_Link","6","SCHEMATIC1","CON97.2","895","605","2B","[8]"
"BGRO_0P9","OffPage","08. Rx_Function","8","SCHEMATIC1","CON120.2","920","585","2B","[6]"
"BGRO_1P2","OffPage","06. Rx_Link","6","SCHEMATIC1","CON97.3","895","615","2A","[8]"
"BGRO_1P2","OffPage","08. Rx_Function","8","SCHEMATIC1","CON120.3","920","595","2B","[6]"
"Back_Tel","OffPage","05. Tx_Link","5","SCHEMATIC1","C30.1,R45.2,R53.1","1070","120","1D","[4]"
"Back_Tel","OffPage","04. Tx_FPGA","4","SCHEMATIC1","CON62.2,U10.34","255","70","5D","[5]"
"B5_PL5B_LS","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.8","145","750","5A","[4]"
"B5_PL5B_LS","OffPage","04. Tx_FPGA","4","SCHEMATIC1","U13.14","1515","975","1A","[6]"
"VB0P9","OffPage","06. Rx_Link","6","SCHEMATIC1","CON97.5","895","635","2A","[8]"
"VB0P9","OffPage","08. Rx_Function","8","SCHEMATIC1","CON120.5,R100.2","70","710","5A","[6,8]"
"VB0P9","OffPage","08. Rx_Function","8","SCHEMATIC1","CON120.5,R100.2","920","615","2A","[6,8]"
"RECT_I_1M","OffPage","06. Rx_Link","6","SCHEMATIC1","CON93.5","730","520","2B","[8]"
"RECT_I_1M","OffPage","08. Rx_Function","8","SCHEMATIC1","CON117.5","775","500","2B","[6]"
"LSK_ON","OffPage","06. Rx_Link","6","SCHEMATIC1","CON82.1,CON83.1","515","130","3D","[8]"
"LSK_ON","OffPage","08. Rx_Function","8","SCHEMATIC1","U24.4","285","545","4B","[6]"
"NRTVB","OffPage","06. Rx_Link","6","SCHEMATIC1","CON97.8","895","665","2A","[8]"
"NRTVB","OffPage","08. Rx_Function","8","SCHEMATIC1","CON120.8,R91.1,R92.1,RP3.2","920","645","2A","[6,8]"
"NRTVB","OffPage","08. Rx_Function","8","SCHEMATIC1","CON120.8,R91.1,R92.1,RP3.2","95","185","5D","[6,8]"
"ENIN","OffPage","06. Rx_Link","6","SCHEMATIC1","CON98.8","1030","665","1A","[8]"
"ENIN","OffPage","08. Rx_Function","8","SCHEMATIC1","CON121.8","1055","645","1A","[6]"
"STIMSC","OffPage","06. Rx_Link","6","SCHEMATIC1","CON98.5","1030","635","1A","[8]"
"STIMSC","OffPage","08. Rx_Function","8","SCHEMATIC1","CON121.5","1055","615","1A","[6]"
"VBCONT<0>","OffPage","06. Rx_Link","6","SCHEMATIC1","CON98.7","1030","655","1A","[8]"
"VBCONT<0>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON121.7,QP1.1","1055","635","1A","[6,8]"
"VBCONT<0>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON121.7,QP1.1","95","310","5C","[6,8]"
"VBCONT<1>","OffPage","06. Rx_Link","6","SCHEMATIC1","CON98.6","1030","645","1A","[8]"
"VBCONT<1>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON121.6,QP2.1","310","310","4C","[6,8]"
"VBCONT<1>","OffPage","08. Rx_Function","8","SCHEMATIC1","CON121.6,QP2.1","1055","625","1A","[6,8]"
"RECT_I_1P","OffPage","06. Rx_Link","6","SCHEMATIC1","CON93.6","730","530","2B","[8]"
"RECT_I_1P","OffPage","08. Rx_Function","8","SCHEMATIC1","CON117.6","775","510","2B","[6]"
"Tx_CI_RESET","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.1","145","680","5A","[4]"
"Tx_CI_RESET","OffPage","04. Tx_FPGA","4","SCHEMATIC1","U13.21","1515","835","1B","[6]"
"Tx_CI_POREN_N","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.2","145","690","5A","[4]"
"Tx_CI_POREN_N","OffPage","04. Tx_FPGA","4","SCHEMATIC1","U13.20","1515","855","1B","[6]"
"Tx_CI_CKIN","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.3","145","700","5A","[4]"
"Tx_CI_CKIN","OffPage","04. Tx_FPGA","4","SCHEMATIC1","U13.19","1515","875","1A","[6]"
"Tx_CI_TEN","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.4","145","710","5A","[4]"
"Tx_CI_TEN","OffPage","04. Tx_FPGA","4","SCHEMATIC1","U13.18","1515","895","1A","[6]"
"Tx_CI_MODE<1>","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.5","145","720","5A","[4]"
"Tx_CI_MODE<1>","OffPage","04. Tx_FPGA","4","SCHEMATIC1","U13.17","1515","915","1A","[6]"
"Tx_CI_MODE<2>","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.6","145","730","5A","[4]"
"Tx_CI_MODE<2>","OffPage","04. Tx_FPGA","4","SCHEMATIC1","U13.16","1515","935","1A","[6]"
"CDR_I_IN","OffPage","06. Rx_Link","6","SCHEMATIC1","CON87.2,CON94.1,D10.1","890","480","2B","[6,8]"
"CDR_I_IN","OffPage","06. Rx_Link","6","SCHEMATIC1","CON87.2,CON94.1,D10.1","1055","280","1C","[6,8]"
"CDR_I_IN","OffPage","08. Rx_Function","8","SCHEMATIC1","CON118.1","935","460","1B","[6]"
"RECT_O_V2","OffPage","06. Rx_Link","6","SCHEMATIC1","CON93.1","730","480","2B","[8]"
"RECT_O_V2","OffPage","08. Rx_Function","8","SCHEMATIC1","CON117.1","775","460","2B","[6]"
"RECT_I_2P","OffPage","06. Rx_Link","6","SCHEMATIC1","CON93.4","730","510","2B","[8]"
"RECT_I_2P","OffPage","08. Rx_Function","8","SCHEMATIC1","CON117.4","775","490","2B","[6]"
"Tx_CI_SDIN","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.7","145","740","5A","[4]"
"Tx_CI_SDIN","OffPage","04. Tx_FPGA","4","SCHEMATIC1","U13.15","1515","955","1A","[6]"
"RECT_I_2M","OffPage","06. Rx_Link","6","SCHEMATIC1","CON93.3","730","500","2B","[8]"
"RECT_I_2M","OffPage","08. Rx_Function","8","SCHEMATIC1","CON117.3","775","480","2B","[6]"
"RECT_O_V1","OffPage","06. Rx_Link","6","SCHEMATIC1","CON93.2","730","490","2B","[8]"
"RECT_O_V1","OffPage","08. Rx_Function","8","SCHEMATIC1","CON117.2","775","470","2B","[6]"
"ISD_DET","OffPage","05. Tx_Link","5","SCHEMATIC1","C30.2,C34.2,R48.1,R52.1","965","55","1D","[4]"
"ISD_DET","OffPage","04. Tx_FPGA","4","SCHEMATIC1","CON62.1,U10.36","540","30","4D","[5]"
"V_CON1","OffPage","05. Tx_Link","5","SCHEMATIC1","Q6.G","265","380","4C","[4]"
"V_CON1","OffPage","04. Tx_FPGA","4","SCHEMATIC1","CON62.4,U10.31","255","90","5D","[5]"
"Carrier_IN","OffPage","05. Tx_Link","5","SCHEMATIC1","U16.3","135","640","5A","[4]"
"Carrier_IN","OffPage","04. Tx_FPGA","4","SCHEMATIC1","CON62.8,U10.27","255","130","5D","[5]"
"CI_SDIN","OffPage","06. Rx_Link","6","SCHEMATIC1","CON88.10,CON96.7","730","655","2A","[8]"
"CI_SDIN","OffPage","08. Rx_Function","8","SCHEMATIC1","CON119.7","770","635","2A","[6]"
"CI_SDOUT","OffPage","06. Rx_Link","6","SCHEMATIC1","CON96.8","730","665","2A","[8]"
"CI_SDOUT","OffPage","08. Rx_Function","8","SCHEMATIC1","CON119.8","770","645","2A","[6]"
"Tx_Data_B","OffPage","05. Tx_Link","5","SCHEMATIC1","U17.5","650","605","3B","[4]"
"Tx_Data_B","OffPage","04. Tx_FPGA","4","SCHEMATIC1","CON62.5,U10.30","255","100","5D","[5]"
"Carrier_IN_B","OffPage","05. Tx_Link","5","SCHEMATIC1","U17.3","800","645","2A","[4]"
"Carrier_IN_B","OffPage","04. Tx_FPGA","4","SCHEMATIC1","CON62.7,U10.28","255","120","5D","[5]"
"Tx_Data","OffPage","05. Tx_Link","5","SCHEMATIC1","U16.5","265","605","4B","[4]"
"Tx_Data","OffPage","04. Tx_FPGA","4","SCHEMATIC1","CON62.6,U10.29","255","110","5D","[5]"
