Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 00:40:02 -0000
Received: from icoremail.net (unknown [209.85.214.169])
	by mail-app4 (Coremail) with SMTP id cS_KCgDXv2avJPRbyn7gAQ--.34243S3;
	Tue, 20 Nov 2018 23:13:52 +0800 (CST)
Received: from mail-pl1-f169.google.com (unknown [209.85.214.169])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwB3XUmqJPRbPcpeAA--.6085S3;
	Tue, 20 Nov 2018 23:13:46 +0800 (CST)
Received: by mail-pl1-f169.google.com with SMTP id gn14so1133596plb.10
        for <xuliker@zju.edu.cn>; Tue, 20 Nov 2018 07:13:46 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:from:to:subject:date
         :message-id:in-reply-to:references:mime-version
         :content-transfer-encoding:sender:precedence:list-id;
        bh=UnUiGYEW/uorxQqYZvnlVGMF6D60RaYNRJLOaXoi1RI=;
        b=XHZAH8eUcKQo7Fx3P3EG3fed0PKbygbPqclXN4CrpYjM1MPPulAoCEwLcLHkZRU1yu
         X0hEWwHeXIBkzUOc8CydN5iy5EfYk8DQA58aEKHdVLYQIJyfKBFIcDxgBsSAcM/cdRib
         Sgm1+L1x10k8bPgWIUmBJN0eyOCr0PSPdw9/iOb5GpLu4cQp3NASqKER7OCqlmrn/hoh
         gecQd0UqdLITzJoW+tWyQlPjqFL/YrRuH69Q/IVMjksez1TzsBlPuo0O0P8MXcN1D+hv
         WxIX27H0GabgYzaiO73TYe16mtrNV59+nA2nSJne0SRlkHPXqyx+bxxKgBRhRGF0WzHy
         +JpA==
X-Gm-Message-State: AA+aEWZ9xUh1uhtiwL0Yb2yKK82yda/fK118i6K9slTN409mSeVluGGY
	13MU0mWqVrE1Q6VTAADhUubT1Lq/vFbMrbQ0ajK1ZH3NZ0SoPzo=
X-Received: by 2002:a17:902:784d:: with SMTP id e13mr2676022pln.188.1542726826247;
        Tue, 20 Nov 2018 07:13:46 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp723406pju;
        Tue, 20 Nov 2018 07:13:45 -0800 (PST)
X-Google-Smtp-Source: AFSGD/W8BMZNQmSFHwDRLT4PfpPti/RBBBfO8+31o0YNAcMRHzRCYwq9mqvVagIx93CPuGl7Na38
X-Received: by 2002:a65:40c5:: with SMTP id u5mr2207121pgp.46.1542726825343;
        Tue, 20 Nov 2018 07:13:45 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542726825; cv=none;
        d=google.com; s=arc-20160816;
        b=G3thikGIfjM2l01zOkQBGot6bXtddp1Yf2vOzbtmeSV6u6nfE4y0lWsSFcVfCQje0y
         ThttQRO+y01lQmZz2L5Jz9dLUMxVvHrz4HRw5+8aeDx7/6PATiQ6gmzLzRPqDwfkh+q6
         lCZdtO7ovJmNwdQG/Hp+JBEYtkIUWnfIp5lYxhHzjXsLQ5d2Zh8br1byUR4DpI48Nuv+
         QEsbAaywCA+YvM69eFSqZKIOtWm7YsBelOn8zOUHBFBv/KGFi5Za0n2YQwlWnPym7cof
         k5q4+46zQyYp6MU9z6WSjw0l9svDfrpAimzOjhboIFcym8ivikJsuVc1RtOVay21cLWn
         /uHA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :references:in-reply-to:message-id:date:subject:to:from
         :dkim-signature;
        bh=UnUiGYEW/uorxQqYZvnlVGMF6D60RaYNRJLOaXoi1RI=;
        b=LcPw8tqBYZW1puSCnmtrTuvJsdT9UIU0C/nvTuuJ5XvARxE+Tiz5CfRHVxR4hqWeyh
         /yTo6WQ22b8Az5cXf0XwqtF0Qnm7UnONMPb6bJs/plt539O1Pcmixuc1k1T6BquQhUH6
         pV5YHju6s9Bt5SGGrfMxezpmuTES76DxPf0gBDew1vwA/KUSmdFktHvpNsYb3wpSwaI6
         DKptNqj5f09fjtBR19HJcWIJLr/P4+HYKGc55espFbeeWl30f7ps8+ygdMwpnRRkHPGY
         EBByssae1+ZL45BsVjzcnh38tlQGuPkbEpWBJ+rffyMIcWdtKkWWDptKeon3sgl4wjbi
         Q0BA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@soleen.com header.s=google header.b=Q0Csj2yc;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id f11-v6si41379034pgi.378.2018.11.20.07.13.30;
        Tue, 20 Nov 2018 07:13:45 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729779AbeKUBNQ (ORCPT <rfc822;yv9200@gmail.com> + 99 others);
        Tue, 20 Nov 2018 20:13:16 -0500
Received: from mail-qt1-f194.google.com ([209.85.160.194]:45676 "EHLO
        mail-qt1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727346AbeKUBNP (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 20:13:15 -0500
Received: by mail-qt1-f194.google.com with SMTP id e5so215939qtr.12
        for <linux-kernel@vger.kernel.org>; Tue, 20 Nov 2018 06:43:46 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=soleen.com; s=google;
        h=from:to:subject:date:message-id:in-reply-to:references:mime-version
         :content-transfer-encoding;
        bh=UnUiGYEW/uorxQqYZvnlVGMF6D60RaYNRJLOaXoi1RI=;
        b=Q0Csj2ycF8fRsLX8Pv9j2xgiid/1Ru+mS26mzYWc9Rqd+LhMBknNqNSwldrlwISN42
         dme5Fn8G5HF6/tWQAgCDnSQMVt8M/zvBATnyS8xSgGAtHwFhQPKkdwXIOxvwvAxBrubC
         RzLJKvfZUlgzs4IOtsJHOPsJU7M0wkvTEI8ZKM/sBrrMbOyr/gyAo2Apf4XAuZczEZIf
         AtDfyAnBpvVpUdCUOcY/VY082n7N1h+/HNjXj/c57Gw2c6HnQdG1fFtD3O3r//CqBwtB
         bIYLsPCitkbBfYmT7UYxP6npoPo1qrVuAL6AF/G0HVHX2fT+0nONHOPaHimEyDAAgiAV
         afeA==
X-Received: by 2002:ac8:75cc:: with SMTP id z12mr2032847qtq.249.1542725025345;
        Tue, 20 Nov 2018 06:43:45 -0800 (PST)
Received: from localhost.localdomain (c-73-69-118-222.hsd1.nh.comcast.net. [73.69.118.222])
        by smtp.gmail.com with ESMTPSA id r16sm30046529qkh.71.2018.11.20.06.43.43
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Tue, 20 Nov 2018 06:43:44 -0800 (PST)
From: Pavel Tatashin <pasha.tatashin@soleen.com>
To: catalin.marinas@arm.com, will.deacon@arm.com,
        akpm@linux-foundation.org, rppt@linux.vnet.ibm.com,
        mhocko@suse.com, ard.biesheuvel@linaro.org, andrew.murray@arm.com,
        james.morse@arm.com, marc.zyngier@arm.com, sboyd@kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        pasha.tatashin@soleen.com
Subject: [PATCH v2 1/1] arm64: Early boot time stamps
Date: Tue, 20 Nov 2018 09:43:40 -0500
Message-Id: <20181120144340.30201-2-pasha.tatashin@soleen.com>
X-Mailer: git-send-email 2.19.1
In-Reply-To: <20181120144340.30201-1-pasha.tatashin@soleen.com>
References: <20181120144340.30201-1-pasha.tatashin@soleen.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwB3XUmqJPRbPcpeAA--.6085S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxZw1UCFW8WF47AFWfJF4rAFb_yoW5KrWkpr
	Wvk398Jr4093ZFv34Syw1DXr9xAwn7uFyagF4ft3sFyFnrJryfXa1vgF9rAFW8tr4ku34a
	vryF9w47uFZ0yrJanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUP2b7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVWxJVW8Jr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcxkI7V
	AKI48JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkFs20EY4vE44CYbxCE4x80FwCY
	02Avz4vEIxC_XrWlc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r4j6ryUMx
	vI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2jsIE14v26rxl6s0DMxvI
	42IY6I8E87Iv6xkF7I0E14v26rxl6s0DMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4
	vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_
	Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUtVW8ZwCIc40Y0x
	0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_Gr0_ZrUvcSsGvfC2KfnxnUUI43ZEXa7IU52Q
	6PUUUUU==

Allow printk time stamps/sched_clock() to be available from the early
boot.

Signed-off-by: Pavel Tatashin <pasha.tatashin@soleen.com>
---
 arch/arm64/kernel/setup.c            | 25 +++++++++++++++++++++++++
 drivers/clocksource/arm_arch_timer.c |  8 ++++----
 include/clocksource/arm_arch_timer.h |  3 +++
 3 files changed, 32 insertions(+), 4 deletions(-)

diff --git a/arch/arm64/kernel/setup.c b/arch/arm64/kernel/setup.c
index f4fc1e0544b7..7a43e63b737b 100644
--- a/arch/arm64/kernel/setup.c
+++ b/arch/arm64/kernel/setup.c
@@ -40,6 +40,7 @@
 #include <linux/efi.h>
 #include <linux/psci.h>
 #include <linux/sched/task.h>
+#include <linux/sched_clock.h>
 #include <linux/mm.h>
 
 #include <asm/acpi.h>
@@ -279,8 +280,32 @@ arch_initcall(reserve_memblock_reserved_regions);
 
 u64 __cpu_logical_map[NR_CPUS] = { [0 ... NR_CPUS-1] = INVALID_HWID };
 
+/*
+ * Get time stamps available early in boot, useful to identify boot time issues
+ * from the early boot.
+ */
+static __init void sched_clock_early_init(void)
+{
+	u64 freq = arch_timer_get_cntfrq();
+
+	/*
+	 * The arm64 boot protocol mandates that CNTFRQ_EL0 reflects
+	 * the timer frequency. To avoid breakage on misconfigured
+	 * systems, do not register the early sched_clock if the
+	 * programmed value if zero. Other random values will just
+	 * result in random output.
+	 */
+	if (!freq)
+		return;
+
+	arch_timer_read_counter = arch_counter_get_cntvct;
+	sched_clock_register(arch_timer_read_counter, ARCH_TIMER_NBITS, freq);
+}
+
 void __init setup_arch(char **cmdline_p)
 {
+	sched_clock_early_init();
+
 	init_mm.start_code = (unsigned long) _text;
 	init_mm.end_code   = (unsigned long) _etext;
 	init_mm.end_data   = (unsigned long) _edata;
diff --git a/drivers/clocksource/arm_arch_timer.c b/drivers/clocksource/arm_arch_timer.c
index 9a7d4dc00b6e..e4843ad48bd3 100644
--- a/drivers/clocksource/arm_arch_timer.c
+++ b/drivers/clocksource/arm_arch_timer.c
@@ -175,13 +175,13 @@ static struct clocksource clocksource_counter = {
 	.name	= "arch_sys_counter",
 	.rating	= 400,
 	.read	= arch_counter_read,
-	.mask	= CLOCKSOURCE_MASK(56),
+	.mask	= CLOCKSOURCE_MASK(ARCH_TIMER_NBITS),
 	.flags	= CLOCK_SOURCE_IS_CONTINUOUS,
 };
 
 static struct cyclecounter cyclecounter __ro_after_init = {
 	.read	= arch_counter_read_cc,
-	.mask	= CLOCKSOURCE_MASK(56),
+	.mask	= CLOCKSOURCE_MASK(ARCH_TIMER_NBITS),
 };
 
 struct ate_acpi_oem_info {
@@ -963,8 +963,8 @@ static void __init arch_counter_register(unsigned type)
 	timecounter_init(&arch_timer_kvm_info.timecounter,
 			 &cyclecounter, start_count);
 
-	/* 56 bits minimum, so we assume worst case rollover */
-	sched_clock_register(arch_timer_read_counter, 56, arch_timer_rate);
+	sched_clock_register(arch_timer_read_counter, ARCH_TIMER_NBITS,
+			     arch_timer_rate);
 }
 
 static void arch_timer_stop(struct clock_event_device *clk)
diff --git a/include/clocksource/arm_arch_timer.h b/include/clocksource/arm_arch_timer.h
index 349e5957c949..c485512e1d01 100644
--- a/include/clocksource/arm_arch_timer.h
+++ b/include/clocksource/arm_arch_timer.h
@@ -71,6 +71,9 @@ enum arch_timer_spi_nr {
 #define ARCH_TIMER_EVT_STREAM_FREQ				\
 	(USEC_PER_SEC / ARCH_TIMER_EVT_STREAM_PERIOD_US)
 
+/* 56 bits minimum, so we assume worst case rollover */
+#define	ARCH_TIMER_NBITS		56
+
 struct arch_timer_kvm_info {
 	struct timecounter timecounter;
 	int virtual_irq;
-- 
2.19.1
