<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_4_5_3_0_16u_config5_s'" level="0">
<item name = "Date">Thu Jun 26 23:04:21 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 5.748 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 1158, 11.496 ns, 6.656 us, 2, 1158, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377">dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, 1155, 1156, 6.639 us, 6.645 us, 1152, 1152, loop rewind(delay=0 initiation interval(s))</column>
<column name="call_ret1_shift_line_buffer_array_ap_fixed_8_4_5_3_0_8u_config5_s_fu_529">shift_line_buffer_array_ap_fixed_8_4_5_3_0_8u_config5_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 344, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 0, 1670, 3371, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 210, -</column>
<column name="Register">-, -, 937, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, 2, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377">dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, 2, 0, 645, 2603, 0</column>
<column name="call_ret1_shift_line_buffer_array_ap_fixed_8_4_5_3_0_8u_config5_s_fu_529">shift_line_buffer_array_ap_fixed_8_4_5_3_0_8u_config5_s, 0, 0, 1025, 768, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln311_fu_1792_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_1803_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln316_fu_1752_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln318_fu_1763_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln284_1_fu_1655_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_2_fu_1661_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_1649_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_227">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_236">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op253">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_10_fu_1623_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_11_fu_1643_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_1_fu_1603_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln284_fu_1593_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln303_fu_1747_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="icmp_ln307_fu_1787_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="select_ln313_fu_1808_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln318_fu_1768_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_phi_mux_storemerge_phi_fu_370_p4">9, 2, 32, 64</column>
<column name="pX_1">9, 2, 32, 64</column>
<column name="pY_1">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="sX_1">9, 2, 32, 64</column>
<column name="storemerge_reg_366">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_2_reg_1864">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_1_reg_1847">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_1837">1, 0, 1, 0</column>
<column name="icmp_ln303_reg_1868">1, 0, 1, 0</column>
<column name="icmp_ln307_reg_1877">1, 0, 1, 0</column>
<column name="kernel_data_V_3_0">8, 0, 8, 0</column>
<column name="kernel_data_V_3_1">8, 0, 8, 0</column>
<column name="kernel_data_V_3_10">8, 0, 8, 0</column>
<column name="kernel_data_V_3_11">8, 0, 8, 0</column>
<column name="kernel_data_V_3_12">8, 0, 8, 0</column>
<column name="kernel_data_V_3_13">8, 0, 8, 0</column>
<column name="kernel_data_V_3_14">8, 0, 8, 0</column>
<column name="kernel_data_V_3_15">8, 0, 8, 0</column>
<column name="kernel_data_V_3_16">8, 0, 8, 0</column>
<column name="kernel_data_V_3_17">8, 0, 8, 0</column>
<column name="kernel_data_V_3_18">8, 0, 8, 0</column>
<column name="kernel_data_V_3_19">8, 0, 8, 0</column>
<column name="kernel_data_V_3_2">8, 0, 8, 0</column>
<column name="kernel_data_V_3_20">8, 0, 8, 0</column>
<column name="kernel_data_V_3_21">8, 0, 8, 0</column>
<column name="kernel_data_V_3_22">8, 0, 8, 0</column>
<column name="kernel_data_V_3_23">8, 0, 8, 0</column>
<column name="kernel_data_V_3_24">8, 0, 8, 0</column>
<column name="kernel_data_V_3_25">8, 0, 8, 0</column>
<column name="kernel_data_V_3_26">8, 0, 8, 0</column>
<column name="kernel_data_V_3_27">8, 0, 8, 0</column>
<column name="kernel_data_V_3_28">8, 0, 8, 0</column>
<column name="kernel_data_V_3_29">8, 0, 8, 0</column>
<column name="kernel_data_V_3_3">8, 0, 8, 0</column>
<column name="kernel_data_V_3_30">8, 0, 8, 0</column>
<column name="kernel_data_V_3_31">8, 0, 8, 0</column>
<column name="kernel_data_V_3_32">8, 0, 8, 0</column>
<column name="kernel_data_V_3_33">8, 0, 8, 0</column>
<column name="kernel_data_V_3_34">8, 0, 8, 0</column>
<column name="kernel_data_V_3_35">8, 0, 8, 0</column>
<column name="kernel_data_V_3_36">8, 0, 8, 0</column>
<column name="kernel_data_V_3_37">8, 0, 8, 0</column>
<column name="kernel_data_V_3_38">8, 0, 8, 0</column>
<column name="kernel_data_V_3_39">8, 0, 8, 0</column>
<column name="kernel_data_V_3_4">8, 0, 8, 0</column>
<column name="kernel_data_V_3_40">8, 0, 8, 0</column>
<column name="kernel_data_V_3_41">8, 0, 8, 0</column>
<column name="kernel_data_V_3_42">8, 0, 8, 0</column>
<column name="kernel_data_V_3_43">8, 0, 8, 0</column>
<column name="kernel_data_V_3_44">8, 0, 8, 0</column>
<column name="kernel_data_V_3_45">8, 0, 8, 0</column>
<column name="kernel_data_V_3_46">8, 0, 8, 0</column>
<column name="kernel_data_V_3_47">8, 0, 8, 0</column>
<column name="kernel_data_V_3_48">8, 0, 8, 0</column>
<column name="kernel_data_V_3_49">8, 0, 8, 0</column>
<column name="kernel_data_V_3_5">8, 0, 8, 0</column>
<column name="kernel_data_V_3_50">8, 0, 8, 0</column>
<column name="kernel_data_V_3_51">8, 0, 8, 0</column>
<column name="kernel_data_V_3_52">8, 0, 8, 0</column>
<column name="kernel_data_V_3_53">8, 0, 8, 0</column>
<column name="kernel_data_V_3_54">8, 0, 8, 0</column>
<column name="kernel_data_V_3_55">8, 0, 8, 0</column>
<column name="kernel_data_V_3_56">8, 0, 8, 0</column>
<column name="kernel_data_V_3_57">8, 0, 8, 0</column>
<column name="kernel_data_V_3_58">8, 0, 8, 0</column>
<column name="kernel_data_V_3_59">8, 0, 8, 0</column>
<column name="kernel_data_V_3_6">8, 0, 8, 0</column>
<column name="kernel_data_V_3_60">8, 0, 8, 0</column>
<column name="kernel_data_V_3_61">8, 0, 8, 0</column>
<column name="kernel_data_V_3_62">8, 0, 8, 0</column>
<column name="kernel_data_V_3_63">8, 0, 8, 0</column>
<column name="kernel_data_V_3_64">8, 0, 8, 0</column>
<column name="kernel_data_V_3_65">8, 0, 8, 0</column>
<column name="kernel_data_V_3_66">8, 0, 8, 0</column>
<column name="kernel_data_V_3_67">8, 0, 8, 0</column>
<column name="kernel_data_V_3_68">8, 0, 8, 0</column>
<column name="kernel_data_V_3_69">8, 0, 8, 0</column>
<column name="kernel_data_V_3_7">8, 0, 8, 0</column>
<column name="kernel_data_V_3_70">8, 0, 8, 0</column>
<column name="kernel_data_V_3_71">8, 0, 8, 0</column>
<column name="kernel_data_V_3_8">8, 0, 8, 0</column>
<column name="kernel_data_V_3_9">8, 0, 8, 0</column>
<column name="pX_1">32, 0, 32, 0</column>
<column name="pX_1_load_reg_1858">32, 0, 32, 0</column>
<column name="pY_1">32, 0, 32, 0</column>
<column name="pY_1_load_reg_1852">32, 0, 32, 0</column>
<column name="sX_1">32, 0, 32, 0</column>
<column name="sX_1_load_reg_1832">32, 0, 32, 0</column>
<column name="sY_1">32, 0, 32, 0</column>
<column name="sY_1_load_reg_1842">32, 0, 32, 0</column>
<column name="select_ln313_reg_1881">32, 0, 32, 0</column>
<column name="select_ln318_reg_1872">32, 0, 32, 0</column>
<column name="storemerge_reg_366">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,16u&gt;,config5&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,16u&gt;,config5&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,16u&gt;,config5&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,16u&gt;,config5&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,16u&gt;,config5&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;8,4,5,3,0&gt;,16u&gt;,config5&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 8, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 8, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 8, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="in_elem_data_3_V_read">in, 8, ap_none, in_elem_data_3_V_read, scalar</column>
<column name="in_elem_data_4_V_read">in, 8, ap_none, in_elem_data_4_V_read, scalar</column>
<column name="in_elem_data_5_V_read">in, 8, ap_none, in_elem_data_5_V_read, scalar</column>
<column name="in_elem_data_6_V_read">in, 8, ap_none, in_elem_data_6_V_read, scalar</column>
<column name="in_elem_data_7_V_read">in, 8, ap_none, in_elem_data_7_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 8, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 8, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 8, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 8, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 8, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 8, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 8, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 8, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_8_V_din">out, 8, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_full_n">in, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_write">out, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_9_V_din">out, 8, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_full_n">in, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_write">out, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_10_V_din">out, 8, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_full_n">in, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_write">out, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_11_V_din">out, 8, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_full_n">in, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_write">out, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_12_V_din">out, 8, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_full_n">in, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_write">out, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_13_V_din">out, 8, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_full_n">in, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_write">out, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_14_V_din">out, 8, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_full_n">in, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_write">out, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_15_V_din">out, 8, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_full_n">in, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_write">out, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
</table>
</item>
</section>
</profile>
