0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/TOP.v,1587954429,verilog,,C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/buffer.v,,TOP,,,,,,,,
C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/TOP2_tb.v,1587955591,verilog,,,,TOP2_tb,,,,,,,,
C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/TOP_tb.v,1587951627,verilog,,,,TOP_tb,,,,,,,,
C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/buff_tb.v,1587846349,verilog,,,,buff_tb,,,,,,,,
C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/buffer.v,1587953880,verilog,,C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/intergapDetector.v,,buffer,,,,,,,,
C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/intergapDetector.v,1587945976,verilog,,C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/macRetriever.v,,intergapDetector,,,,,,,,
C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/intergapDetector_tb.v,1587916779,verilog,,,,intergapDetector_tb,,,,,,,,
C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/macRetriever.v,1587951372,verilog,,C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/preambleDetector.v,,macRetriever,,,,,,,,
C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/macRetriever_tb.v,1587918055,verilog,,,,macRetriever_tb,,,,,,,,
C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/preambleDetector.v,1587946570,verilog,,C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/TOP2_tb.v,,preambleDetector,,,,,,,,
C:/Users/lucas/Documents/fpga/lab_design/ethernetSwitch/ethernetSwitch.srcs/sources_1/new/preambleDetector_tb.v,1587848484,verilog,,,,preambleDetector_tb,,,,,,,,
