<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: components/enet_phy/dp83848/hpm_dp83848_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__dp83848__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_dp83848_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__dp83848__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2022 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_DP83848_REGS_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_DP83848_REGS_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcb">   12</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba0bf83ad0110c36eb882007747542e2f5">   13</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba0bf83ad0110c36eb882007747542e2f5">DP83848_BMCR</a>                        = 0,   <span class="comment">/* 0x0: Basic Mode Control Register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba967b65b5568f454d0a2d4ed84b72bd83">   14</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba967b65b5568f454d0a2d4ed84b72bd83">DP83848_BMSR</a>                        = 1,   <span class="comment">/* 0x1: Basic Mode Status Register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbadb946f1861de9fad4871939c6dd8382b">   15</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbadb946f1861de9fad4871939c6dd8382b">DP83848_PHYIDR1</a>                     = 2,   <span class="comment">/* 0x2: PHY Identifier Register #1 */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba4b077990ff1082b3d897060b7d6a3e25">   16</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba4b077990ff1082b3d897060b7d6a3e25">DP83848_PHYIDR2</a>                     = 3,   <span class="comment">/* 0x3: PHY Identifier Register #2 */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba3770633916f25147702e918ba7e4ff94">   17</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba3770633916f25147702e918ba7e4ff94">DP83848_ANAR</a>                        = 4,   <span class="comment">/* 0x4: Auto-Negotiation Advertisement Register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbacb36b2529e873d0bedfb54f5ab2f0cdf">   18</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbacb36b2529e873d0bedfb54f5ab2f0cdf">DP83848_ANLPAR_BP</a>                   = 5,   <span class="comment">/* 0x5: Auto-Negotiation Link Partner Ability Register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba45dc9f95cc599a985be9cbcf29f36e13">   19</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba45dc9f95cc599a985be9cbcf29f36e13">DP83848_ANER</a>                        = 6,   <span class="comment">/* 0x6: Auto-Negotiate Expansion Register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba199e13f2319dcaf04e48fce44616dbf2">   20</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba199e13f2319dcaf04e48fce44616dbf2">DP83848_ANNPTR</a>                      = 7,   <span class="comment">/* 0x7: Auto-Negotiation Next Page Transmit Register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba751a3881f1b39fe4e8dcc6e119f32ce5">   21</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba751a3881f1b39fe4e8dcc6e119f32ce5">DP83848_PHYSTS</a>                      = 16,  <span class="comment">/* 0x10: PHY Status Register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba99f095e653930521fe20eede1516688e">   22</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba99f095e653930521fe20eede1516688e">DP83848_FCSCR</a>                       = 20,  <span class="comment">/* 0x14: False Carrier Sense Counter Register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba529390dd124e697334f5fdef10eb0b88">   23</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba529390dd124e697334f5fdef10eb0b88">DP83848_RECR</a>                        = 21,  <span class="comment">/* 0x15: Receiver Error Counter Register */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbabe734150ab08f360d081f06106eb5ce5">   24</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbabe734150ab08f360d081f06106eb5ce5">DP83848_PCSR</a>                        = 22,  <span class="comment">/* 0x16: 100 Mb/s PCS Configuration and Status Register */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba11f1d95192f1dc8de261e3018ac5f71f">   25</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba11f1d95192f1dc8de261e3018ac5f71f">DP83848_RBR</a>                         = 23,  <span class="comment">/* 0x17: RMII and Bypass Register */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbae4b0d93e4e5b1f0ae7415aa614140dbd">   26</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbae4b0d93e4e5b1f0ae7415aa614140dbd">DP83848_LEDCR</a>                       = 24,  <span class="comment">/* 0x18: LED Direct Control Register */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba22a72030ae2218d939b90d3ce14e5e2b">   27</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba22a72030ae2218d939b90d3ce14e5e2b">DP83848_PHYCR</a>                       = 25,  <span class="comment">/* 0x19: PHY Control Register */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba0d225f11d5c3179757ef09db3d6492f4">   28</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba0d225f11d5c3179757ef09db3d6492f4">DP83848_10BTSCR</a>                     = 26,  <span class="comment">/* 0x1A: 10BASE-T Status/Control Register */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbac6790126e624e93bac3e9d4e420b16fe">   29</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbac6790126e624e93bac3e9d4e420b16fe">DP83848_CDCTRL1</a>                     = 27,  <span class="comment">/* 0x1B: CD Test and BIST Extensions Register */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbac918442c568a81c3e46f621faf5c1a88">   30</a></span>    <a class="code hl_enumvalue" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbac918442c568a81c3e46f621faf5c1a88">DP83848_EDCR</a>                        = 29,  <span class="comment">/* 0x1D: Energy Detect Control */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>} <a class="code hl_enumeration" href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcb">DP83848_REG_Type</a>;</div>
</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/* Bitfield definition for register: BMCR */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/*</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> * RESET (RW/SC)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> *</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * Reset:</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * 1 = Initiate software Reset / Reset in Process.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * This bit, which is self-clearing, returns a value of one until the reset process is complete. The</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * configuration is re-strapped.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae1aab8ef6a76afbf43ba74730d5a22f5">   44</a></span><span class="preprocessor">#define DP83848_BMCR_RESET_MASK (0x8000U)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab4d208b9e536b6caf0fcea7514747d34">   45</a></span><span class="preprocessor">#define DP83848_BMCR_RESET_SHIFT (15U)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad81110ec8c0dea531d171af80fe1b7f3">   46</a></span><span class="preprocessor">#define DP83848_BMCR_RESET_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_BMCR_RESET_SHIFT) &amp; DP83848_BMCR_RESET_MASK)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a62abe122449e8e882e4b8fd280b1ed23">   47</a></span><span class="preprocessor">#define DP83848_BMCR_RESET_GET(x) (((uint16_t)(x) &amp; DP83848_BMCR_RESET_MASK) &gt;&gt; DP83848_BMCR_RESET_SHIFT)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/*</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * LOOPBACK (RW)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> *</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * Loopback:</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * 1 = Loopback enabled.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * The loopback function enables MII transmit data to be routed to the MII receive data path.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * Setting this bit may cause the descrambler to lose synchronization and produce a 500 µs “dead</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * time” before any valid data will appear at the MII receive outputs.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a0ce117a61dcc94549050406ebd34518e">   59</a></span><span class="preprocessor">#define DP83848_BMCR_LOOPBACK_MASK (0x4000U)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6de5d056d66596e4339d428ee1c638f8">   60</a></span><span class="preprocessor">#define DP83848_BMCR_LOOPBACK_SHIFT (14U)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a4a78034f09bfd72de4e01db27af19fcd">   61</a></span><span class="preprocessor">#define DP83848_BMCR_LOOPBACK_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_BMCR_LOOPBACK_SHIFT) &amp; DP83848_BMCR_LOOPBACK_MASK)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1291e54a9d049339641471dbf1557ef8">   62</a></span><span class="preprocessor">#define DP83848_BMCR_LOOPBACK_GET(x) (((uint16_t)(x) &amp; DP83848_BMCR_LOOPBACK_MASK) &gt;&gt; DP83848_BMCR_LOOPBACK_SHIFT)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/*</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * SPEED0 (RW)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> *</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * Speed Select:</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * When auto-negotiation is disabled writing to this bit allows the port speed to be selected.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * 1 = 100 Mb/s.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * 0 = 10 Mb/s.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a95d3c9678f3440432969985d1e07ae47">   72</a></span><span class="preprocessor">#define DP83848_BMCR_SPEED0_MASK (0x2000U)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a04501ea644056cb3ef7c95fb0801eece">   73</a></span><span class="preprocessor">#define DP83848_BMCR_SPEED0_SHIFT (13U)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1abb6beefb01aa81d4b93164e7a02b39">   74</a></span><span class="preprocessor">#define DP83848_BMCR_SPEED0_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_BMCR_SPEED0_SHIFT) &amp; DP83848_BMCR_SPEED0_MASK)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab2be1980b0c63ccd0da12ec4575680db">   75</a></span><span class="preprocessor">#define DP83848_BMCR_SPEED0_GET(x) (((uint16_t)(x) &amp; DP83848_BMCR_SPEED0_MASK) &gt;&gt; DP83848_BMCR_SPEED0_SHIFT)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/*</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * ANE (RW)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> *</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * Auto-Negotiation Enable:</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * Strap controls initial value at reset.</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * 1 = Auto-Negotiation Enabled - bits 8 and 13 of this register are ignored when this bit is set.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * 0 = Auto-Negotiation Disabled - bits 8 and 13 determine the port speed and duplex mode.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a4c9267306a89b4bf18435159fa0c7c9d">   85</a></span><span class="preprocessor">#define DP83848_BMCR_ANE_MASK (0x1000U)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a4efe8e6c7b208f49a2421d213dfecc68">   86</a></span><span class="preprocessor">#define DP83848_BMCR_ANE_SHIFT (12U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ace644b3288f644917b4550c5f64af25e">   87</a></span><span class="preprocessor">#define DP83848_BMCR_ANE_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_BMCR_ANE_SHIFT) &amp; DP83848_BMCR_ANE_MASK)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6d3d598eeb969d1e9eed81f3e69000ca">   88</a></span><span class="preprocessor">#define DP83848_BMCR_ANE_GET(x) (((uint16_t)(x) &amp; DP83848_BMCR_ANE_MASK) &gt;&gt; DP83848_BMCR_ANE_SHIFT)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/*</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * PWD (RW)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> *</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * Power Down:</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * 1 = Power down.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * Setting this bit powers down the PHY. Only the register block is enabled during a power-down</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * condition.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aca03a887bd5513c31d8d467c87ab2f8f">   99</a></span><span class="preprocessor">#define DP83848_BMCR_PWD_MASK (0x800U)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a51e082f596dbaed622886fcbeac0f13f">  100</a></span><span class="preprocessor">#define DP83848_BMCR_PWD_SHIFT (11U)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a4b4d6e922445a147ef5ad54379e271ce">  101</a></span><span class="preprocessor">#define DP83848_BMCR_PWD_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_BMCR_PWD_SHIFT) &amp; DP83848_BMCR_PWD_MASK)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad7f2dba7a5b01942116e6c9de26a7dae">  102</a></span><span class="preprocessor">#define DP83848_BMCR_PWD_GET(x) (((uint16_t)(x) &amp; DP83848_BMCR_PWD_MASK) &gt;&gt; DP83848_BMCR_PWD_SHIFT)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/*</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> * ISOLATE (RW)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> *</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * Isolate:</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * 1 = Isolates the Port from the MII with the exception of the serial management.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a994c0101ca83c823c4c50c855de238a4">  111</a></span><span class="preprocessor">#define DP83848_BMCR_ISOLATE_MASK (0x400U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2b5658f6302b8e2ae5d0fd73b94c4109">  112</a></span><span class="preprocessor">#define DP83848_BMCR_ISOLATE_SHIFT (10U)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a027438a3d6766ce185277d8acbf36aaf">  113</a></span><span class="preprocessor">#define DP83848_BMCR_ISOLATE_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_BMCR_ISOLATE_SHIFT) &amp; DP83848_BMCR_ISOLATE_MASK)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af9280287121a35b9ecff49e7c2d38ba6">  114</a></span><span class="preprocessor">#define DP83848_BMCR_ISOLATE_GET(x) (((uint16_t)(x) &amp; DP83848_BMCR_ISOLATE_MASK) &gt;&gt; DP83848_BMCR_ISOLATE_SHIFT)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/*</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * RESTART_AN (RW/SC)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> *</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> * Restart Auto-Negotiation:</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * 1 = Restart Auto-Negotiation. Re-initiates the Auto-Negotiation process. If Auto-Negotiation is</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * disabled (bit 12 = 0), this bit is ignored. This bit is self-clearing and will return a value of 1 until</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * Auto-Negotiation is initiated, whereupon it will self-clear. Operation of the Auto-Negotiation</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * process is not affected by the management entity clearing this bit.</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a646bf09fe167c8f29ca711729aefe73c">  126</a></span><span class="preprocessor">#define DP83848_BMCR_RESTART_AN_MASK (0x200U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae51ee7d61d9c0d176dde00eaae6c478c">  127</a></span><span class="preprocessor">#define DP83848_BMCR_RESTART_AN_SHIFT (9U)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa0aeafa9ecdcf78b96a4ee59e8d1d33c">  128</a></span><span class="preprocessor">#define DP83848_BMCR_RESTART_AN_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_BMCR_RESTART_AN_SHIFT) &amp; DP83848_BMCR_RESTART_AN_MASK)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a5fa3f9910bc07d8b220884cf3c93c5a8">  129</a></span><span class="preprocessor">#define DP83848_BMCR_RESTART_AN_GET(x) (((uint16_t)(x) &amp; DP83848_BMCR_RESTART_AN_MASK) &gt;&gt; DP83848_BMCR_RESTART_AN_SHIFT)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/*</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * DUPLEX (RW)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> *</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * Duplex Mode:</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * When auto-negotiation is disabled writing to this bit allows the port Duplex capability to be</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * selected.</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * 1 = Full Duplex operation.</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * 0 = Half Duplex operation.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a99348a73874fd46b6f2d12dfb00b0108">  140</a></span><span class="preprocessor">#define DP83848_BMCR_DUPLEX_MASK (0x100U)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acc16ed3a1b68e5ebe94dc9c06a1d9353">  141</a></span><span class="preprocessor">#define DP83848_BMCR_DUPLEX_SHIFT (8U)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa4113f8dd6fa7785c6d1fb70bee79923">  142</a></span><span class="preprocessor">#define DP83848_BMCR_DUPLEX_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_BMCR_DUPLEX_SHIFT) &amp; DP83848_BMCR_DUPLEX_MASK)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2edca5800c877972a1f79a12a9f26fd1">  143</a></span><span class="preprocessor">#define DP83848_BMCR_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83848_BMCR_DUPLEX_MASK) &gt;&gt; DP83848_BMCR_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/*</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * COLLISION_TEST (RW)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> *</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * Collision Test:</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * 1 = Collision test enabled.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * When set, this bit will cause the COL signal to be asserted in response to the assertion of</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * TX_EN within 512-bit times. The COL signal will be deasserted within 4-bit times in response to</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * the deassertion of TX_EN.</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af8c0cfd64e7030079bb33faab01b8fd2">  155</a></span><span class="preprocessor">#define DP83848_BMCR_COLLISION_TEST_MASK (0x80U)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8238fea575adc32d70490020557861bc">  156</a></span><span class="preprocessor">#define DP83848_BMCR_COLLISION_TEST_SHIFT (7U)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a72114fb2f6d839404c2af6f35bb51741">  157</a></span><span class="preprocessor">#define DP83848_BMCR_COLLISION_TEST_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_BMCR_COLLISION_TEST_SHIFT) &amp; DP83848_BMCR_COLLISION_TEST_MASK)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7e578b56948afdb163f6f41f03d418e1">  158</a></span><span class="preprocessor">#define DP83848_BMCR_COLLISION_TEST_GET(x) (((uint16_t)(x) &amp; DP83848_BMCR_COLLISION_TEST_MASK) &gt;&gt; DP83848_BMCR_COLLISION_TEST_SHIFT)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/* Bitfield definition for register: BMSR */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/*</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * 100BASE_TX_FULL_DUPLEX (RO)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> *</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * 100BASE-TX Full Duplex Capable:</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * 1 = Device able to perform 100BASE-TX in full duplex mode.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6a2c14607d2a6731f3c38500c3335cf1">  167</a></span><span class="preprocessor">#define DP83848_BMSR_100BASE_TX_FULL_DUPLEX_MASK (0x4000U)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a96e5e8a96de5b41d7d24d75b32b83576">  168</a></span><span class="preprocessor">#define DP83848_BMSR_100BASE_TX_FULL_DUPLEX_SHIFT (14U)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a63dc8625da2105ef4519b37e9e717d20">  169</a></span><span class="preprocessor">#define DP83848_BMSR_100BASE_TX_FULL_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83848_BMSR_100BASE_TX_FULL_DUPLEX_MASK) &gt;&gt; DP83848_BMSR_100BASE_TX_FULL_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">/*</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * 100BASE_TX_HALF (RO)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> *</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * 100BASE-TX Half Duplex Capable:</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * 1 = Device able to perform 100BASE-TX in half duplex mode.</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9d7ffa1fd95d324232d6d68b298f8040">  177</a></span><span class="preprocessor">#define DP83848_BMSR_100BASE_TX_HALF_MASK (0x2000U)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3b143db3f06dfc685a7a90366b7a8495">  178</a></span><span class="preprocessor">#define DP83848_BMSR_100BASE_TX_HALF_SHIFT (13U)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a649a3d13cc5d12f3c53eb296071a01ce">  179</a></span><span class="preprocessor">#define DP83848_BMSR_100BASE_TX_HALF_GET(x) (((uint16_t)(x) &amp; DP83848_BMSR_100BASE_TX_HALF_MASK) &gt;&gt; DP83848_BMSR_100BASE_TX_HALF_SHIFT)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/*</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> * 10BASE_T_FULL_DUPLEX (RO)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> *</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * 10BASE-T Full Duplex Capable:</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * 1 = Device able to perform 10BASE-T in full duplex mode.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#abe427d8173905000903c28ef169e7fd5">  187</a></span><span class="preprocessor">#define DP83848_BMSR_10BASE_T_FULL_DUPLEX_MASK (0x1000U)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9ee1ec10809965a85a6dec90e6801428">  188</a></span><span class="preprocessor">#define DP83848_BMSR_10BASE_T_FULL_DUPLEX_SHIFT (12U)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a13e435c06ce1a23baf0ce918588bafff">  189</a></span><span class="preprocessor">#define DP83848_BMSR_10BASE_T_FULL_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83848_BMSR_10BASE_T_FULL_DUPLEX_MASK) &gt;&gt; DP83848_BMSR_10BASE_T_FULL_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">/*</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * 10BASE_T_HALF_DUPLEX (RO)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> *</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * 10BASE-T Half Duplex Capable:</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * 1 = Device able to perform 10BASE-T in half duplex mode.</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a798d88de0b624c39d0a043454d5d8cdf">  197</a></span><span class="preprocessor">#define DP83848_BMSR_10BASE_T_HALF_DUPLEX_MASK (0x800U)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa552bf8e0fd4d1ed8f6f51b032fd66d7">  198</a></span><span class="preprocessor">#define DP83848_BMSR_10BASE_T_HALF_DUPLEX_SHIFT (11U)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a725ce39592fe590a41d5f9038ecc68a7">  199</a></span><span class="preprocessor">#define DP83848_BMSR_10BASE_T_HALF_DUPLEX_GET(x) (((uint16_t)(x) &amp; DP83848_BMSR_10BASE_T_HALF_DUPLEX_MASK) &gt;&gt; DP83848_BMSR_10BASE_T_HALF_DUPLEX_SHIFT)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/*</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * MF_PREAMBLE_SUPPRESSION (RO)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> *</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * Preamble suppression Capable:</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * 1 = Device able to perform management transaction with preamble suppressed, 32-bits of</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * preamble needed only once after reset, invalid opcode or invalid turnaround.</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * 0 = Normal management operation.</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8a6139cd6fcecdd6f8d37a287d337987">  209</a></span><span class="preprocessor">#define DP83848_BMSR_MF_PREAMBLE_SUPPRESSION_MASK (0x40U)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac37e770fb737fe13e704a5c017813e8f">  210</a></span><span class="preprocessor">#define DP83848_BMSR_MF_PREAMBLE_SUPPRESSION_SHIFT (6U)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a10c807103e8c4f467bc31a578ccaa7bf">  211</a></span><span class="preprocessor">#define DP83848_BMSR_MF_PREAMBLE_SUPPRESSION_GET(x) (((uint16_t)(x) &amp; DP83848_BMSR_MF_PREAMBLE_SUPPRESSION_MASK) &gt;&gt; DP83848_BMSR_MF_PREAMBLE_SUPPRESSION_SHIFT)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/*</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * AUTO_NEGOTIATION_COMPLETE (RO)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> *</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * Auto-Negotiation Complete:</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * 1 = Auto-Negotiation process complete.</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * 0 = Auto-Negotiation process not complete.</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a5725a781157085c86ec0f9d9076c7535">  220</a></span><span class="preprocessor">#define DP83848_BMSR_AUTO_NEGOTIATION_COMPLETE_MASK (0x20U)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2018d41239958ed0816b22951777203c">  221</a></span><span class="preprocessor">#define DP83848_BMSR_AUTO_NEGOTIATION_COMPLETE_SHIFT (5U)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3dda0dd9bbcebd77c8228311f7703586">  222</a></span><span class="preprocessor">#define DP83848_BMSR_AUTO_NEGOTIATION_COMPLETE_GET(x) (((uint16_t)(x) &amp; DP83848_BMSR_AUTO_NEGOTIATION_COMPLETE_MASK) &gt;&gt; DP83848_BMSR_AUTO_NEGOTIATION_COMPLETE_SHIFT)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/*</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * REMOTE_FAULT (RO)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> *</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * Remote Fault:</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * 1 = Remote Fault condition detected (cleared on read or by reset). Fault criteria: Notification from</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * Link Partner of Remote Fault.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * 0 = No remote fault condition detected.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a0157c2718de2beccd94604dcd7fbb155">  232</a></span><span class="preprocessor">#define DP83848_BMSR_REMOTE_FAULT_MASK (0x10U)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a90684b725f3482e122e23d2648790dc1">  233</a></span><span class="preprocessor">#define DP83848_BMSR_REMOTE_FAULT_SHIFT (4U)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ace958d20f9af0e072e00f92327a62024">  234</a></span><span class="preprocessor">#define DP83848_BMSR_REMOTE_FAULT_GET(x) (((uint16_t)(x) &amp; DP83848_BMSR_REMOTE_FAULT_MASK) &gt;&gt; DP83848_BMSR_REMOTE_FAULT_SHIFT)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">/*</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * AUTO_NEGOTIATION_ABILITY (RO)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> *</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * Auto Negotiation Ability:</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * 1 = Device is able to perform Auto-Negotiation.</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * 0 = Device is not able to perform Auto-Negotiation.</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af258b7abcb2fa57a8562601df46e4153">  243</a></span><span class="preprocessor">#define DP83848_BMSR_AUTO_NEGOTIATION_ABILITY_MASK (0x8U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a73e056e97b99445dac81bb5efff7328d">  244</a></span><span class="preprocessor">#define DP83848_BMSR_AUTO_NEGOTIATION_ABILITY_SHIFT (3U)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6ba7f1ee6b9d71faca57a091e5e0c7d4">  245</a></span><span class="preprocessor">#define DP83848_BMSR_AUTO_NEGOTIATION_ABILITY_GET(x) (((uint16_t)(x) &amp; DP83848_BMSR_AUTO_NEGOTIATION_ABILITY_MASK) &gt;&gt; DP83848_BMSR_AUTO_NEGOTIATION_ABILITY_SHIFT)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/*</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * LINK_STATUS (RO)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> *</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * Link Status:</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * 1 = Valid link established (for either 10 or 100 Mb/s operation).</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * 0 = Link not established.</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * The criteria for link validity is implementation specific. The occurrence of a link failure condition</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * will causes the Link Status bit to clear. Once cleared, this bit may only be set by establishing a</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * good link condition and a read through the management interface.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a652a27dee69fc0aead1c82d70217aae2">  257</a></span><span class="preprocessor">#define DP83848_BMSR_LINK_STATUS_MASK (0x4U)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1b85a2e01187601f7664c26634bec7ce">  258</a></span><span class="preprocessor">#define DP83848_BMSR_LINK_STATUS_SHIFT (2U)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acb4d87caf30afdf0e8750922d5ec4f29">  259</a></span><span class="preprocessor">#define DP83848_BMSR_LINK_STATUS_GET(x) (((uint16_t)(x) &amp; DP83848_BMSR_LINK_STATUS_MASK) &gt;&gt; DP83848_BMSR_LINK_STATUS_SHIFT)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/*</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * JABBER_DETECT (RO)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> *</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * Jabber Detect: This bit only has meaning in 10 Mb/s mode.</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * 1 = Jabber condition detected.</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * 0 = No Jabber.</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * This bit is implemented with a latching function, such that the occurrence of a jabber condition</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * causes it to set until it is cleared by a read to this register by the management interface or by a</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * reset.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae59a7e8526e23000c8cb557668494cb4">  271</a></span><span class="preprocessor">#define DP83848_BMSR_JABBER_DETECT_MASK (0x2U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a587eef302d21eddebd00fad0c9e56cbd">  272</a></span><span class="preprocessor">#define DP83848_BMSR_JABBER_DETECT_SHIFT (1U)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af137d336107e42de70c93e46c9f57d78">  273</a></span><span class="preprocessor">#define DP83848_BMSR_JABBER_DETECT_GET(x) (((uint16_t)(x) &amp; DP83848_BMSR_JABBER_DETECT_MASK) &gt;&gt; DP83848_BMSR_JABBER_DETECT_SHIFT)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/*</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * EXTENDED_CAPABILITY (RO)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> *</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * Extended Capability:</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * 1 = Extended register capabilities.</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * 0 = Basic register set capabilities only.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> */</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae2fb2526c4416623a17bb77ba1805cb6">  282</a></span><span class="preprocessor">#define DP83848_BMSR_EXTENDED_CAPABILITY_MASK (0x1U)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7681be8d7297edced9ce69deaf6a84d1">  283</a></span><span class="preprocessor">#define DP83848_BMSR_EXTENDED_CAPABILITY_SHIFT (0U)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa399e1d25e548501b10356c39f3c421b">  284</a></span><span class="preprocessor">#define DP83848_BMSR_EXTENDED_CAPABILITY_GET(x) (((uint16_t)(x) &amp; DP83848_BMSR_EXTENDED_CAPABILITY_MASK) &gt;&gt; DP83848_BMSR_EXTENDED_CAPABILITY_SHIFT)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/* Bitfield definition for register: PHYIDR1 */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/*</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * OUI_MSB (RO)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> *</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * OUI Most Significant Bits:</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * Bits 3 to 18 of the OUI (080017h) are stored in bits 15 to 0 of this register. The most</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * significant two bits of the OUI are ignored (the IEEE standard refers to these as bits 1 and</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * 2).</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aebfa220e0d4bf804cbf47656677ffa26">  295</a></span><span class="preprocessor">#define DP83848_PHYIDR1_OUI_MSB_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6e47a007bd05b7a4b2fd4506391d9511">  296</a></span><span class="preprocessor">#define DP83848_PHYIDR1_OUI_MSB_SHIFT (0U)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a5eedde6c87f42b2d7aae0dc16fa4e720">  297</a></span><span class="preprocessor">#define DP83848_PHYIDR1_OUI_MSB_GET(x) (((uint16_t)(x) &amp; DP83848_PHYIDR1_OUI_MSB_MASK) &gt;&gt; DP83848_PHYIDR1_OUI_MSB_SHIFT)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/* Bitfield definition for register: PHYIDR2 */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/*</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * OUI_LSB (RO)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> *</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * OUI Least Significant Bits:</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * Bits 19 to 24 of the OUI (080017h) are mapped from bits 15 to 10 of this register</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * respectively.</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> */</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7d0791ba495c183fe21e2da12029a2b2">  307</a></span><span class="preprocessor">#define DP83848_PHYIDR2_OUI_LSB_MASK (0xFC00U)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2b475d8b5510a1ea7af91d055268652c">  308</a></span><span class="preprocessor">#define DP83848_PHYIDR2_OUI_LSB_SHIFT (10U)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a4bcd7b3cd6a3e297ac03d2d0080e1dfe">  309</a></span><span class="preprocessor">#define DP83848_PHYIDR2_OUI_LSB_GET(x) (((uint16_t)(x) &amp; DP83848_PHYIDR2_OUI_LSB_MASK) &gt;&gt; DP83848_PHYIDR2_OUI_LSB_SHIFT)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">/*</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * VNDR_MDL (RO)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> *</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * Vendor Model Number:</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * The six bits of vendor model number are mapped from bits 9 to 4 (most significant bit to bit</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * 9).</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab4dcea87347d9382b4afcfe2261a4b9f">  318</a></span><span class="preprocessor">#define DP83848_PHYIDR2_VNDR_MDL_MASK (0x3F0U)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6cab5cec4b818174ca7ddabf6885289c">  319</a></span><span class="preprocessor">#define DP83848_PHYIDR2_VNDR_MDL_SHIFT (4U)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acc96664d8958446fc59f56c8fb1efd5a">  320</a></span><span class="preprocessor">#define DP83848_PHYIDR2_VNDR_MDL_GET(x) (((uint16_t)(x) &amp; DP83848_PHYIDR2_VNDR_MDL_MASK) &gt;&gt; DP83848_PHYIDR2_VNDR_MDL_SHIFT)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/*</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * MDL_REV (RO)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> *</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * Model Revision Number:</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * Four bits of the vendor model revision number are mapped from bits 3 to 0 (most significant</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * bit to bit 3). This field will be incremented for all major device changes.</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a739a12183aa01d01299f59d7af55fd44">  329</a></span><span class="preprocessor">#define DP83848_PHYIDR2_MDL_REV_MASK (0xFU)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a85c9430c0f1db7ba093c0eb9889c935c">  330</a></span><span class="preprocessor">#define DP83848_PHYIDR2_MDL_REV_SHIFT (0U)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a4fbb676e4aad7e1ef31526a03727bd0e">  331</a></span><span class="preprocessor">#define DP83848_PHYIDR2_MDL_REV_GET(x) (((uint16_t)(x) &amp; DP83848_PHYIDR2_MDL_REV_MASK) &gt;&gt; DP83848_PHYIDR2_MDL_REV_SHIFT)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">/* Bitfield definition for register: ANAR */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">/*</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * NP (RW)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> *</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * Next Page Indication:</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * 0 = Next Page Transfer not desired.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * 1 = Next Page Transfer desired.</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac29fb544a6145a784e7bddf61ff996ce">  341</a></span><span class="preprocessor">#define DP83848_ANAR_NP_MASK (0x8000U)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad2a836637976cd11b2c7097aba68a2b1">  342</a></span><span class="preprocessor">#define DP83848_ANAR_NP_SHIFT (15U)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8ca217c9092a0bdb226fe312724d1d74">  343</a></span><span class="preprocessor">#define DP83848_ANAR_NP_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANAR_NP_SHIFT) &amp; DP83848_ANAR_NP_MASK)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad6ea12a215d0dd1bcd87f5b1614174d9">  344</a></span><span class="preprocessor">#define DP83848_ANAR_NP_GET(x) (((uint16_t)(x) &amp; DP83848_ANAR_NP_MASK) &gt;&gt; DP83848_ANAR_NP_SHIFT)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/*</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * RF (RW)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> *</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * Remote Fault:</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * 1 = Advertises that this device has detected a Remote Fault.</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * 0 = No Remote Fault detected.</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#accc9be93be54f14442cbc7c021a656d7">  353</a></span><span class="preprocessor">#define DP83848_ANAR_RF_MASK (0x2000U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a45f2d3625ef424a3f76104748e46802c">  354</a></span><span class="preprocessor">#define DP83848_ANAR_RF_SHIFT (13U)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a96cf1b9c821c6038823522ee0889d715">  355</a></span><span class="preprocessor">#define DP83848_ANAR_RF_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANAR_RF_SHIFT) &amp; DP83848_ANAR_RF_MASK)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#abbea9e0757a206b57549bf580fa9d8c5">  356</a></span><span class="preprocessor">#define DP83848_ANAR_RF_GET(x) (((uint16_t)(x) &amp; DP83848_ANAR_RF_MASK) &gt;&gt; DP83848_ANAR_RF_SHIFT)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">/*</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> * ASM_DIR (RW)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> *</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * Asymmetric PAUSE Support for Full Duplex Links:</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> * The ASM_DIR bit indicates that asymmetric PAUSE is supported.</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> * Encoding and resolution of PAUSE bits is defined in IEEE 802.3 Annex 28B, Tables 28B-2 and</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * 28B-3, respectively. Pause resolution status is reported in PHYCR[13:12].</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * 1 = Advertise that the DTE (MAC) has implemented both the optional MAC control sublayer</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * and the pause function as specified in clause 31 and annex 31B of 802.3.</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * 0= No MAC based full duplex flow control.</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2d13f2f26d2c97eefd11c4dedc514b06">  369</a></span><span class="preprocessor">#define DP83848_ANAR_ASM_DIR_MASK (0x800U)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9c81041d6ffa2b31838f5cdc2268e0ca">  370</a></span><span class="preprocessor">#define DP83848_ANAR_ASM_DIR_SHIFT (11U)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae36044a7deb181266cfdc97cc5121484">  371</a></span><span class="preprocessor">#define DP83848_ANAR_ASM_DIR_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANAR_ASM_DIR_SHIFT) &amp; DP83848_ANAR_ASM_DIR_MASK)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a67ad858e8d35cf2413f7d8fd040aac8f">  372</a></span><span class="preprocessor">#define DP83848_ANAR_ASM_DIR_GET(x) (((uint16_t)(x) &amp; DP83848_ANAR_ASM_DIR_MASK) &gt;&gt; DP83848_ANAR_ASM_DIR_SHIFT)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">/*</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"> * PAUSE (RW)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> *</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> * PAUSE Support for Full Duplex Links:</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * The PAUSE bit indicates that the device is capable of providing the symmetric PAUSE</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * functions as defined in Annex 31B.</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * Encoding and resolution of PAUSE bits is defined in IEEE 802.3 Annex 28B, Tables 28B-2 and</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * 28B-3, respectively. Pause resolution status is reported in PHYCR[13:12].</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> * 1 = Advertise that the DTE (MAC) has implemented both the optional MAC control sublayer</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> * and the pause function as specified in clause 31 and annex 31B of 802.3.</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> * 0= No MAC based full duplex flow control.</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a01cfe78ba0b16a97556abcaea3d089ba">  386</a></span><span class="preprocessor">#define DP83848_ANAR_PAUSE_MASK (0x400U)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac83e2f56d4ed9ed04027f7fd3440ad9e">  387</a></span><span class="preprocessor">#define DP83848_ANAR_PAUSE_SHIFT (10U)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad508a4b8c2f5c5befeb4627231f78098">  388</a></span><span class="preprocessor">#define DP83848_ANAR_PAUSE_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANAR_PAUSE_SHIFT) &amp; DP83848_ANAR_PAUSE_MASK)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acf3e1f158414ef7effec88ba5ceb0f7f">  389</a></span><span class="preprocessor">#define DP83848_ANAR_PAUSE_GET(x) (((uint16_t)(x) &amp; DP83848_ANAR_PAUSE_MASK) &gt;&gt; DP83848_ANAR_PAUSE_SHIFT)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">/*</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * T4 (RO)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> *</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> * 100BASE-T4 Support:</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> * 1= 100BASE-T4 is supported by the local device.</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * 0 = 100BASE-T4 not supported.</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1710654633fddc63b9204e057be25d58">  398</a></span><span class="preprocessor">#define DP83848_ANAR_T4_MASK (0x200U)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9cc527e1aaf20102f5668f9c10f65043">  399</a></span><span class="preprocessor">#define DP83848_ANAR_T4_SHIFT (9U)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a374fa7ebc28df245434c3716ab96200d">  400</a></span><span class="preprocessor">#define DP83848_ANAR_T4_GET(x) (((uint16_t)(x) &amp; DP83848_ANAR_T4_MASK) &gt;&gt; DP83848_ANAR_T4_SHIFT)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">/*</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * TX_FD (RW)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> *</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * 100BASE-TX Full Duplex Support:</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> * 1 = 100BASE-TX Full Duplex is supported by the local device.</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> * 0 = 100BASE-TX Full Duplex not supported.</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> */</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac54464a598bf500c7d0ac4160bb25893">  409</a></span><span class="preprocessor">#define DP83848_ANAR_TX_FD_MASK (0x100U)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a68b43df1dca973a97938e91fcc298040">  410</a></span><span class="preprocessor">#define DP83848_ANAR_TX_FD_SHIFT (8U)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab0243f3330d35da9a963bab9a02d2460">  411</a></span><span class="preprocessor">#define DP83848_ANAR_TX_FD_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANAR_TX_FD_SHIFT) &amp; DP83848_ANAR_TX_FD_MASK)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a239f21f8cc89b77d264d5d2b83f9b183">  412</a></span><span class="preprocessor">#define DP83848_ANAR_TX_FD_GET(x) (((uint16_t)(x) &amp; DP83848_ANAR_TX_FD_MASK) &gt;&gt; DP83848_ANAR_TX_FD_SHIFT)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/*</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * TX (RW)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> *</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> * 100BASE-TX Support:</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> * 1 = 100BASE-TX is supported by the local device.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> * 0 = 100BASE-TX not supported.</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> */</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a38e189b24786e235b2fd0f3fa0620982">  421</a></span><span class="preprocessor">#define DP83848_ANAR_TX_MASK (0x80U)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aecec12409b1e8ebfd916a0c33307c341">  422</a></span><span class="preprocessor">#define DP83848_ANAR_TX_SHIFT (7U)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a4f4de8f174295c44ef35cc94ad3c2f2b">  423</a></span><span class="preprocessor">#define DP83848_ANAR_TX_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANAR_TX_SHIFT) &amp; DP83848_ANAR_TX_MASK)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a0ce328b72ad8a6ec823140d117231c12">  424</a></span><span class="preprocessor">#define DP83848_ANAR_TX_GET(x) (((uint16_t)(x) &amp; DP83848_ANAR_TX_MASK) &gt;&gt; DP83848_ANAR_TX_SHIFT)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">/*</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> * 10_FD (RW)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> *</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> * 10BASE-T Full Duplex Support:</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> * 1 = 10BASE-T Full Duplex is supported by the local device.</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * 0 = 10BASE-T Full Duplex not supported.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7ee6e7a4fef40f870c04d65c7fd627ea">  433</a></span><span class="preprocessor">#define DP83848_ANAR_10_FD_MASK (0x40U)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a05e7b6884fb8ee934164e0b9e46bffff">  434</a></span><span class="preprocessor">#define DP83848_ANAR_10_FD_SHIFT (6U)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a458bc1693d2c4a30dc5e8acd6c37d590">  435</a></span><span class="preprocessor">#define DP83848_ANAR_10_FD_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANAR_10_FD_SHIFT) &amp; DP83848_ANAR_10_FD_MASK)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a11f6a220153f1847e02ca60934bc12bd">  436</a></span><span class="preprocessor">#define DP83848_ANAR_10_FD_GET(x) (((uint16_t)(x) &amp; DP83848_ANAR_10_FD_MASK) &gt;&gt; DP83848_ANAR_10_FD_SHIFT)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">/*</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> * 10 (RW)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> *</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * 10BASE-T Support:</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * 1 = 10BASE-T is supported by the local device.</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * 0 = 10BASE-T not supported.</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8b65c9854ea8be3d7e7eafdb6597d3f8">  445</a></span><span class="preprocessor">#define DP83848_ANAR_10_MASK (0x20U)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7575991902c09d9049e9b2e924e17363">  446</a></span><span class="preprocessor">#define DP83848_ANAR_10_SHIFT (5U)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae8c9a6d54f0811a3721f5517e67448b9">  447</a></span><span class="preprocessor">#define DP83848_ANAR_10_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANAR_10_SHIFT) &amp; DP83848_ANAR_10_MASK)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aefcd72e5d659a5c4f832f7e30413a219">  448</a></span><span class="preprocessor">#define DP83848_ANAR_10_GET(x) (((uint16_t)(x) &amp; DP83848_ANAR_10_MASK) &gt;&gt; DP83848_ANAR_10_SHIFT)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/*</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * SELECTOR (RW)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> *</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * Protocol Selection Bits:</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> * These bits contain the binary encoded protocol selector supported by this port. &lt;00001&gt;</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> * indicates that this device supports IEEE 802.3.</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a84367effad088929953d3757905ffe0f">  457</a></span><span class="preprocessor">#define DP83848_ANAR_SELECTOR_MASK (0x1FU)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a14f5ae6d936715815cee5c1e8cbfcb8b">  458</a></span><span class="preprocessor">#define DP83848_ANAR_SELECTOR_SHIFT (0U)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a92ca616d133c8047ed3b3a8ac528e649">  459</a></span><span class="preprocessor">#define DP83848_ANAR_SELECTOR_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANAR_SELECTOR_SHIFT) &amp; DP83848_ANAR_SELECTOR_MASK)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a787daf70fa4fb70db16fc6b1ab30e03b">  460</a></span><span class="preprocessor">#define DP83848_ANAR_SELECTOR_GET(x) (((uint16_t)(x) &amp; DP83848_ANAR_SELECTOR_MASK) &gt;&gt; DP83848_ANAR_SELECTOR_SHIFT)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">/* Bitfield definition for register: ANLPAR_BP */</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">/*</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> * NP (RO)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> *</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> * Next Page Indication:</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> * 0 = Link Partner does not desire Next Page Transfer.</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * 1 = Link Partner desires Next Page Transfer.</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad7d02113492f48eadab2617e75eaf322">  470</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_NP_MASK (0x8000U)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a06fb6ddd0c4c11af1a2d12a61a93d4f0">  471</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_NP_SHIFT (15U)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a86139d37bf4536383805682bbb0fe3e6">  472</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_NP_GET(x) (((uint16_t)(x) &amp; DP83848_ANLPAR_BP_NP_MASK) &gt;&gt; DP83848_ANLPAR_BP_NP_SHIFT)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">/*</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> * ACK (RO)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> *</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> * Acknowledge:</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> * 1 = Link Partner acknowledges reception of the ability data word.</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * 0 = Not acknowledged.</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> * The Auto-Negotiation state machine will automatically control the this bit based on the incoming</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * FLP bursts.</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aac87a11fb086545f8af5f9b3f5e2faa9">  483</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_ACK_MASK (0x4000U)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a914b1aa6fb90e5af1a58c41945e2b526">  484</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_ACK_SHIFT (14U)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af918eff7c5a51972c44dcb83c233763a">  485</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_ACK_GET(x) (((uint16_t)(x) &amp; DP83848_ANLPAR_BP_ACK_MASK) &gt;&gt; DP83848_ANLPAR_BP_ACK_SHIFT)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/*</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> * RF (RO)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> *</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * Remote Fault:</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> * 1 = Remote Fault indicated by Link Partner.</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * 0 = No Remote Fault indicated by Link Partner.</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3b620a1ffd285a5d4f89989b9cc0c393">  494</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_RF_MASK (0x2000U)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aaa8e35341a7eba282443c49a5a77f34d">  495</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_RF_SHIFT (13U)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab365b88524a1d0832b5fcb519cec04a9">  496</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_RF_GET(x) (((uint16_t)(x) &amp; DP83848_ANLPAR_BP_RF_MASK) &gt;&gt; DP83848_ANLPAR_BP_RF_SHIFT)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/*</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * ASM_DIR (RO)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> *</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * ASYMMETRIC PAUSE:</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> * 1 = Asymmetric pause is supported by the Link Partner.</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> * 0 = Asymmetric pause is not supported by the Link Partner.</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> */</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#afca02367641ef272429ed74feb52e998">  505</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_ASM_DIR_MASK (0x800U)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a62bfb8af7157828ed39971109b5781ae">  506</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_ASM_DIR_SHIFT (11U)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aeab2a72c2c0c60b4394f139123420c93">  507</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_ASM_DIR_GET(x) (((uint16_t)(x) &amp; DP83848_ANLPAR_BP_ASM_DIR_MASK) &gt;&gt; DP83848_ANLPAR_BP_ASM_DIR_SHIFT)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">/*</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> * PAUSE (RO)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> *</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> * PAUSE:</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> * 1 = Pause function is supported by the Link Partner.</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> * 0 = Pause function is not supported by the Link Partner.</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> */</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1bad339a6c4ae1d9cb5b660974164055">  516</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_PAUSE_MASK (0x400U)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a89f34d6697da88ac79beeab1e42ac78a">  517</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_PAUSE_SHIFT (10U)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9661bf89ffce44586b4d777b03d15061">  518</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_PAUSE_GET(x) (((uint16_t)(x) &amp; DP83848_ANLPAR_BP_PAUSE_MASK) &gt;&gt; DP83848_ANLPAR_BP_PAUSE_SHIFT)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">/*</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * T4 (RO)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> *</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> * 100BASE-T4 Support:</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> * 1 = 100BASE-T4 is supported by the Link Partner.</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> * 0 = 100BASE-T4 not supported by the Link Partner.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> */</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9cef68bbbcddb4b9015932a024ee1ec8">  527</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_T4_MASK (0x200U)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a4b6190f34725805ce7c44803d65fcaf9">  528</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_T4_SHIFT (9U)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a83febc0992e0ec6b8a3d38f563c37c9f">  529</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_T4_GET(x) (((uint16_t)(x) &amp; DP83848_ANLPAR_BP_T4_MASK) &gt;&gt; DP83848_ANLPAR_BP_T4_SHIFT)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">/*</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * TX_FD (RO)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> *</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> * 100BASE-TX Full Duplex Support:</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * 1 = 100BASE-TX Full Duplex is supported by the Link Partner.</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> * 0 = 100BASE-TX Full Duplex not supported by the Link Partner.</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> */</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a94f32b4ea7cb9a6fa8af60ed81dd0a34">  538</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_TX_FD_MASK (0x100U)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a167893979c453b3f8eb81372814904ea">  539</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_TX_FD_SHIFT (8U)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a75741ed145b0726e9caddae7731285d1">  540</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_TX_FD_GET(x) (((uint16_t)(x) &amp; DP83848_ANLPAR_BP_TX_FD_MASK) &gt;&gt; DP83848_ANLPAR_BP_TX_FD_SHIFT)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">/*</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> * TX (RO)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> *</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * 100BASE-TX Support:</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> * 1 = 100BASE-TX is supported by the Link Partner.</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * 0 = 100BASE-TX not supported by the Link Partner.</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> */</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a758ed5098279c8f6843c20a4f5985a14">  549</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_TX_MASK (0x80U)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6186a3fc6b6cc13250886c2f61ae6604">  550</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_TX_SHIFT (7U)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a356ad8df2f8d5d084d0a506fdc67c600">  551</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_TX_GET(x) (((uint16_t)(x) &amp; DP83848_ANLPAR_BP_TX_MASK) &gt;&gt; DP83848_ANLPAR_BP_TX_SHIFT)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">/*</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * 10_FD (RO)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> *</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> * 10BASE-T Full Duplex Support:</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> * 1 = 10BASE-T Full Duplex is supported by the Link Partner.</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> * 0 = 10BASE-T Full Duplex not supported by the Link Partner.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad853545d8c3656aafcd0039346a3479c">  560</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_10_FD_MASK (0x40U)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a94d4dbe04480d6888c2ec49689f67432">  561</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_10_FD_SHIFT (6U)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a5e98fbaf3a571134f592e000db0fdbad">  562</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_10_FD_GET(x) (((uint16_t)(x) &amp; DP83848_ANLPAR_BP_10_FD_MASK) &gt;&gt; DP83848_ANLPAR_BP_10_FD_SHIFT)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span> </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">/*</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> * 10 (RO)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> *</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> * 10BASE-T Support:</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> * 1 = 10BASE-T is supported by the Link Partner.</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * 0 = 10BASE-T not supported by the Link Partner.</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> */</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7cde7e5b842982987782aa5101a45088">  571</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_10_MASK (0x20U)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7d663ba3530519a797e8c2f4c8a359ce">  572</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_10_SHIFT (5U)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af99dc915b6e0759a27d1b20dc37b5dec">  573</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_10_GET(x) (((uint16_t)(x) &amp; DP83848_ANLPAR_BP_10_MASK) &gt;&gt; DP83848_ANLPAR_BP_10_SHIFT)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">/*</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * SELECTOR (RO)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> *</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> * Protocol Selection Bits:</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * Link Partner’s binary encoded protocol selector.</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> */</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac9c8c0dce096f1a7d2ad34b68f5df08e">  581</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_SELECTOR_MASK (0x1FU)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a71013d7b93b1c3cb7867ab0e26e3745c">  582</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_SELECTOR_SHIFT (0U)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6c26d0d90e172fcebfbf2999cb77a9ab">  583</a></span><span class="preprocessor">#define DP83848_ANLPAR_BP_SELECTOR_GET(x) (((uint16_t)(x) &amp; DP83848_ANLPAR_BP_SELECTOR_MASK) &gt;&gt; DP83848_ANLPAR_BP_SELECTOR_SHIFT)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">/* Bitfield definition for register: ANER */</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">/*</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> * PDF (RO)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> *</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> * Parallel Detection Fault:</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * 1 = A fault has been detected through the Parallel Detection function.</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> * 0 = A fault has not been detected.</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#abdcd4834916385e44b48e630b229016a">  593</a></span><span class="preprocessor">#define DP83848_ANER_PDF_MASK (0x10U)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9e3d5318819fadefdd9dd67d7ba8c1bf">  594</a></span><span class="preprocessor">#define DP83848_ANER_PDF_SHIFT (4U)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a0db00fc7070e7a1ab3d48dacff446103">  595</a></span><span class="preprocessor">#define DP83848_ANER_PDF_GET(x) (((uint16_t)(x) &amp; DP83848_ANER_PDF_MASK) &gt;&gt; DP83848_ANER_PDF_SHIFT)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">/*</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> * LP_NP_ABLE (RO)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> *</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> * Link Partner Next Page Able:</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> * 1 = Link Partner does support Next Page.</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> * 0 = Link Partner does not support Next Page.</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> */</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a282f1819aa06327037af0cddd0b25b60">  604</a></span><span class="preprocessor">#define DP83848_ANER_LP_NP_ABLE_MASK (0x8U)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1550232fcb3756b8e4efc0918c9766a6">  605</a></span><span class="preprocessor">#define DP83848_ANER_LP_NP_ABLE_SHIFT (3U)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aba791c653f7020b1b84dc9a28c9723d2">  606</a></span><span class="preprocessor">#define DP83848_ANER_LP_NP_ABLE_GET(x) (((uint16_t)(x) &amp; DP83848_ANER_LP_NP_ABLE_MASK) &gt;&gt; DP83848_ANER_LP_NP_ABLE_SHIFT)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">/*</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> * NP_ABLE (RO)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> *</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> * Next Page Able:</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * 1 = Indicates local device is able to send additional “Next Pages”.</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a546539e1072249d8a6fe7f626b87c280">  614</a></span><span class="preprocessor">#define DP83848_ANER_NP_ABLE_MASK (0x4U)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a683882855cc4035ff1d5b6914fd179b8">  615</a></span><span class="preprocessor">#define DP83848_ANER_NP_ABLE_SHIFT (2U)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7a80c2519540fe53f4ccf3b18ae0a948">  616</a></span><span class="preprocessor">#define DP83848_ANER_NP_ABLE_GET(x) (((uint16_t)(x) &amp; DP83848_ANER_NP_ABLE_MASK) &gt;&gt; DP83848_ANER_NP_ABLE_SHIFT)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">/*</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> * PAGE_RX (RO)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> *</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> * Link Code Word Page Received:</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> * 1 = Link Code Word has been received, cleared on a read.</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> * 0 = Link Code Word has not been received.</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> */</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a07bc915235d669a58013beade02ee1a5">  625</a></span><span class="preprocessor">#define DP83848_ANER_PAGE_RX_MASK (0x2U)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3faf430dcb928d7ba795d52e8b29eb22">  626</a></span><span class="preprocessor">#define DP83848_ANER_PAGE_RX_SHIFT (1U)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3188d7d3325fb99e95dc06ffe66d53f3">  627</a></span><span class="preprocessor">#define DP83848_ANER_PAGE_RX_GET(x) (((uint16_t)(x) &amp; DP83848_ANER_PAGE_RX_MASK) &gt;&gt; DP83848_ANER_PAGE_RX_SHIFT)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">/*</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> * LP_AN_ABLE (RO)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> *</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> * Link Partner Auto-Negotiation Able:</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> * 1 = indicates that the Link Partner supports Auto-Negotiation.</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> * 0 = indicates that the Link Partner does not support Auto-Negotiation.</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acced4de899718dc9a227927fa22f02f9">  636</a></span><span class="preprocessor">#define DP83848_ANER_LP_AN_ABLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa19abd71edc0adac31f0183ed8349986">  637</a></span><span class="preprocessor">#define DP83848_ANER_LP_AN_ABLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8f904504ebae5cfdb5b01d87e7c5cfca">  638</a></span><span class="preprocessor">#define DP83848_ANER_LP_AN_ABLE_GET(x) (((uint16_t)(x) &amp; DP83848_ANER_LP_AN_ABLE_MASK) &gt;&gt; DP83848_ANER_LP_AN_ABLE_SHIFT)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">/* Bitfield definition for register: ANNPTR */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">/*</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * NP (RW)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> *</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> * Next Page Indication:</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> * 0 = No other Next Page Transfer desired.</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> * 1 = Another Next Page desired.</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> */</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a5df752e92bf83c5e606c453455cc9f1e">  648</a></span><span class="preprocessor">#define DP83848_ANNPTR_NP_MASK (0x8000U)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aca53bf5d2e99fa6038cfb72f33fdddfe">  649</a></span><span class="preprocessor">#define DP83848_ANNPTR_NP_SHIFT (15U)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a11e016349edd5fb6f22155396828d51e">  650</a></span><span class="preprocessor">#define DP83848_ANNPTR_NP_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANNPTR_NP_SHIFT) &amp; DP83848_ANNPTR_NP_MASK)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa04206e6c20d0862b561149e61efee69">  651</a></span><span class="preprocessor">#define DP83848_ANNPTR_NP_GET(x) (((uint16_t)(x) &amp; DP83848_ANNPTR_NP_MASK) &gt;&gt; DP83848_ANNPTR_NP_SHIFT)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span> </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">/*</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> * MP (RW)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> *</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * Message Page:</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> * 1 = Message Page.</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> * 0 = Unformatted Page.</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> */</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae03f3972bf0ca2d0c602c1696cfeeb06">  660</a></span><span class="preprocessor">#define DP83848_ANNPTR_MP_MASK (0x2000U)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7233d9e2e21eced9ad6e6dcfba7a7115">  661</a></span><span class="preprocessor">#define DP83848_ANNPTR_MP_SHIFT (13U)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab47e0b2ecb7183eb150e90504fc049a5">  662</a></span><span class="preprocessor">#define DP83848_ANNPTR_MP_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANNPTR_MP_SHIFT) &amp; DP83848_ANNPTR_MP_MASK)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af17a13ebc1dc82e48fe129775dba6fa6">  663</a></span><span class="preprocessor">#define DP83848_ANNPTR_MP_GET(x) (((uint16_t)(x) &amp; DP83848_ANNPTR_MP_MASK) &gt;&gt; DP83848_ANNPTR_MP_SHIFT)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">/*</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> * ACK2 (RW)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> *</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * Acknowledge2:</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> * 1 = Will comply with message.</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * 0 = Cannot comply with message.</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * Acknowledge2 is used by the next page function to indicate that Local Device has the ability</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> * to comply with the message received.</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> */</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1ba41c2a1c5dd6ff5d830283b5c8c1fe">  674</a></span><span class="preprocessor">#define DP83848_ANNPTR_ACK2_MASK (0x1000U)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa2ca0f0ad42149bf6c7a5ef8c10146a3">  675</a></span><span class="preprocessor">#define DP83848_ANNPTR_ACK2_SHIFT (12U)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a689c48ea58d51607526acd709f4ae0af">  676</a></span><span class="preprocessor">#define DP83848_ANNPTR_ACK2_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANNPTR_ACK2_SHIFT) &amp; DP83848_ANNPTR_ACK2_MASK)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9ec33e7abd91a613ca46f243e0908934">  677</a></span><span class="preprocessor">#define DP83848_ANNPTR_ACK2_GET(x) (((uint16_t)(x) &amp; DP83848_ANNPTR_ACK2_MASK) &gt;&gt; DP83848_ANNPTR_ACK2_SHIFT)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">/*</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> * TOG_TX (RW)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> *</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> * Toggle:</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> * 1 = Value of toggle bit in previously transmitted Link Code Word was 0.</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> * 0 = Value of toggle bit in previously transmitted Link Code Word was 1.</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> * Toggle is used by the Arbitration function within Auto-Negotiation to ensure synchronization</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * with the Link Partner during Next Page exchange. This bit shall always take the opposite</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> * value of the Toggle bit in the previously exchanged Link Code Word.</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> */</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aac8d241461514d5fb396d2e3c43bb10d">  689</a></span><span class="preprocessor">#define DP83848_ANNPTR_TOG_TX_MASK (0x800U)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a0bb21bd0e130a2c51d8035d8b3938390">  690</a></span><span class="preprocessor">#define DP83848_ANNPTR_TOG_TX_SHIFT (11U)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab4f286f1a6f20a23783120250ca1f58f">  691</a></span><span class="preprocessor">#define DP83848_ANNPTR_TOG_TX_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANNPTR_TOG_TX_SHIFT) &amp; DP83848_ANNPTR_TOG_TX_MASK)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8fb9ee308bb9599862b2495fb0ed871c">  692</a></span><span class="preprocessor">#define DP83848_ANNPTR_TOG_TX_GET(x) (((uint16_t)(x) &amp; DP83848_ANNPTR_TOG_TX_MASK) &gt;&gt; DP83848_ANNPTR_TOG_TX_SHIFT)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/*</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * CODE (RW)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> *</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> * This field represents the code field of the next page transmission. If the MP bit is set (bit 13</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * of this register), then the code shall be interpreted as a &quot;Message Page”, as defined in annex</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> * 28C of IEEE 802.3. Otherwise, the code shall be interpreted as an &quot;Unformatted Page”, and</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> * the interpretation is application specific.</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> * The default value of the CODE represents a Null Page as defined in Annex 28C of IEEE</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> * 802.3.</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> */</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8f067d0b384ed0360005d4483026a20a">  704</a></span><span class="preprocessor">#define DP83848_ANNPTR_CODE_MASK (0x400U)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#afafed3a0a4d2d5a104b691a9c750b212">  705</a></span><span class="preprocessor">#define DP83848_ANNPTR_CODE_SHIFT (10U)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aabb7c00ef8abfb316ed40b33cfdf2628">  706</a></span><span class="preprocessor">#define DP83848_ANNPTR_CODE_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_ANNPTR_CODE_SHIFT) &amp; DP83848_ANNPTR_CODE_MASK)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a465828f09c84f4cd1f1e570ccc4b3c2a">  707</a></span><span class="preprocessor">#define DP83848_ANNPTR_CODE_GET(x) (((uint16_t)(x) &amp; DP83848_ANNPTR_CODE_MASK) &gt;&gt; DP83848_ANNPTR_CODE_SHIFT)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span> </div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment">/* Bitfield definition for register: PHYSTS */</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">/*</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> * MDI_X_MODE (RO)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> *</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> * MDI-X mode as reported by the Auto-Negotiation logic:</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> * This bit will be affected by the settings of the MDIX_EN and FORCE_MDIX bits in the</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> * PHYCR register. When MDIX is enabled, but not forced, this bit will update dynamically as</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * the Auto-MDIX algorithm swaps between MDI and MDI-X configurations.</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> * 1 = MDI pairs swapped (Receive on TPTD pair, Transmit on TPRD pair)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> * 0 = MDI pairs normal (Receive on TRD pair, Transmit on TPTD pair)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> */</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a90cd4a197c79d16cd67c91b690117492">  720</a></span><span class="preprocessor">#define DP83848_PHYSTS_MDI_X_MODE_MASK (0x4000U)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a71c7e972c35962b42e2b0c4fc4a2cea9">  721</a></span><span class="preprocessor">#define DP83848_PHYSTS_MDI_X_MODE_SHIFT (14U)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a0e9b73ff41bc9f906ea736c32f5c7f2b">  722</a></span><span class="preprocessor">#define DP83848_PHYSTS_MDI_X_MODE_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_MDI_X_MODE_MASK) &gt;&gt; DP83848_PHYSTS_MDI_X_MODE_SHIFT)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">/*</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> * RECEIVE_ERRORLATCH (RO)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> *</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> * Receive Error Latch:</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * This bit will be cleared upon a read of the RECR register.</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> * 1 = Receive error event has occurred since last read of RXERCNT (address 0x15, Page 0).</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * 0 = No receive error event has occurred.</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa4f0619adeb60b08819063da516ab2fe">  732</a></span><span class="preprocessor">#define DP83848_PHYSTS_RECEIVE_ERRORLATCH_MASK (0x2000U)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a80f9da95838cf2441a08a398407b6bac">  733</a></span><span class="preprocessor">#define DP83848_PHYSTS_RECEIVE_ERRORLATCH_SHIFT (13U)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a077890b07748f7e7d0ffee201aeeba46">  734</a></span><span class="preprocessor">#define DP83848_PHYSTS_RECEIVE_ERRORLATCH_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_RECEIVE_ERRORLATCH_MASK) &gt;&gt; DP83848_PHYSTS_RECEIVE_ERRORLATCH_SHIFT)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">/*</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> * POLARITY_STATUS (RO)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> *</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> * Polarity Status:</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * This bit is a duplication of bit 4 in the 10BTSCR register. This bit will be cleared upon a read</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> * of the 10BTSCR register, but not upon a read of the PHYSTS register.</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> * 1 = Inverted Polarity detected.</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> * 0 = Correct Polarity detected.</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8cd638a043199530c5eb5813211f3048">  745</a></span><span class="preprocessor">#define DP83848_PHYSTS_POLARITY_STATUS_MASK (0x1000U)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3f190aecb49d4e86544588490bf0e4b8">  746</a></span><span class="preprocessor">#define DP83848_PHYSTS_POLARITY_STATUS_SHIFT (12U)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac2724efcd1135a6ba5a87de62e29fa87">  747</a></span><span class="preprocessor">#define DP83848_PHYSTS_POLARITY_STATUS_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_POLARITY_STATUS_MASK) &gt;&gt; DP83848_PHYSTS_POLARITY_STATUS_SHIFT)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">/*</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> * FALSE_CARRIER_SENSE_LATCH (RO)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> *</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> * False Carrier Sense Latch:</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> * This bit will be cleared upon a read of the FCSR register.</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"> * 1 = False Carrier event has occurred since last read of FCSCR (address 0x14).</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> * 0 = No False Carrier event has occurred.</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> */</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae56b278bb82934582f83133da8357722">  757</a></span><span class="preprocessor">#define DP83848_PHYSTS_FALSE_CARRIER_SENSE_LATCH_MASK (0x800U)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad442055579bf22f8234708c5badfc5c7">  758</a></span><span class="preprocessor">#define DP83848_PHYSTS_FALSE_CARRIER_SENSE_LATCH_SHIFT (11U)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aafc645c69b4717167502371bac4a20dc">  759</a></span><span class="preprocessor">#define DP83848_PHYSTS_FALSE_CARRIER_SENSE_LATCH_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_FALSE_CARRIER_SENSE_LATCH_MASK) &gt;&gt; DP83848_PHYSTS_FALSE_CARRIER_SENSE_LATCH_SHIFT)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">/*</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> * SIGNAL_DETECT (RO)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> *</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> * 100Base-TX unconditional Signal Detect from PMD.</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"> */</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2b0ef5dfb46082d51d6d0c368045a3fc">  766</a></span><span class="preprocessor">#define DP83848_PHYSTS_SIGNAL_DETECT_MASK (0x400U)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae03e34c0654fa9c46163e6db7ac64550">  767</a></span><span class="preprocessor">#define DP83848_PHYSTS_SIGNAL_DETECT_SHIFT (10U)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1988f171b988cbac9229ad63013a3250">  768</a></span><span class="preprocessor">#define DP83848_PHYSTS_SIGNAL_DETECT_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_SIGNAL_DETECT_MASK) &gt;&gt; DP83848_PHYSTS_SIGNAL_DETECT_SHIFT)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">/*</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> * DESCRAMBLER_LOCK (RO)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> *</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> * 100Base-TX Descrambler Lock from PMD.</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> */</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a70a34f4032cd56edb9dc59af04194966">  775</a></span><span class="preprocessor">#define DP83848_PHYSTS_DESCRAMBLER_LOCK_MASK (0x200U)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aee17239a693ff4115dc468412dfe1287">  776</a></span><span class="preprocessor">#define DP83848_PHYSTS_DESCRAMBLER_LOCK_SHIFT (9U)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae723f9647d0d1f2b2afc3540236e4897">  777</a></span><span class="preprocessor">#define DP83848_PHYSTS_DESCRAMBLER_LOCK_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_DESCRAMBLER_LOCK_MASK) &gt;&gt; DP83848_PHYSTS_DESCRAMBLER_LOCK_SHIFT)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">/*</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> * PAGE_RECEIVED (RO)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> *</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> * Link Code Word Page Received:</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * This is a duplicate of the Page Received bit in the ANER register, but this bit will not be</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> * cleared upon a read of the PHYSTS register.</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> * 1 = A new Link Code Word Page has been received. Cleared on read of the ANER (address</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> * 0x06, bit 1).</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> * 0 = Link Code Word Page has not been received.</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> */</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab75e3f1cc64b9200345ca4e34c226960">  789</a></span><span class="preprocessor">#define DP83848_PHYSTS_PAGE_RECEIVED_MASK (0x100U)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a0a31df224365edbc008b01e3e216c52f">  790</a></span><span class="preprocessor">#define DP83848_PHYSTS_PAGE_RECEIVED_SHIFT (8U)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa4da14a66a2829bcacf7de45b1f91d8f">  791</a></span><span class="preprocessor">#define DP83848_PHYSTS_PAGE_RECEIVED_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_PAGE_RECEIVED_MASK) &gt;&gt; DP83848_PHYSTS_PAGE_RECEIVED_SHIFT)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span> </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">/*</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * REMOTE_FAULT (RO)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> *</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> * Remote Fault:</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> * 1 = Remote Fault condition detected (cleared on read of BMSR (address 01h) register or by</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> * reset). Fault criteria: notification from Link Partner of Remote Fault through Auto-Negotiation.</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> * 0 = No remote fault condition detected.</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> */</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab8ceab1015d10e5656f0ec91aef9b86a">  801</a></span><span class="preprocessor">#define DP83848_PHYSTS_REMOTE_FAULT_MASK (0x40U)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8fddf8263706b61e3e0d92f9b8e6876b">  802</a></span><span class="preprocessor">#define DP83848_PHYSTS_REMOTE_FAULT_SHIFT (6U)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#abe93f723693c0137acae1d75bb5f97a3">  803</a></span><span class="preprocessor">#define DP83848_PHYSTS_REMOTE_FAULT_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_REMOTE_FAULT_MASK) &gt;&gt; DP83848_PHYSTS_REMOTE_FAULT_SHIFT)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/*</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> * JABBER_DETECT (RO)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> *</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> * Jabber Detect: This bit only has meaning in 10 Mb/s mode</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> * This bit is a duplicate of the Jabber Detect bit in the BMSR register, except that it is not</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> * cleared upon a read of the PHYSTS register.</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"> * 1 = Jabber condition detected.</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> * 0 = No Jabber.</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> */</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#abcd48071da0d869771a22da3f4adb0af">  814</a></span><span class="preprocessor">#define DP83848_PHYSTS_JABBER_DETECT_MASK (0x20U)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a97bb70f8704cc6412e6e094940bc4b89">  815</a></span><span class="preprocessor">#define DP83848_PHYSTS_JABBER_DETECT_SHIFT (5U)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac20b5c1b3a352aded6efa0c3e52ff2e3">  816</a></span><span class="preprocessor">#define DP83848_PHYSTS_JABBER_DETECT_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_JABBER_DETECT_MASK) &gt;&gt; DP83848_PHYSTS_JABBER_DETECT_SHIFT)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">/*</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> * AUTO_NEG_COMPLETE (RO)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> *</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"> * Auto-Negotiation Complete:</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment"> * 1 = Auto-Negotiation complete.</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment"> * 0 = Auto-Negotiation not complete.</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> */</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7f33d9801704f23f07553866e38a22e7">  825</a></span><span class="preprocessor">#define DP83848_PHYSTS_AUTO_NEG_COMPLETE_MASK (0x10U)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#adb4b4bf01ced60c6e363816a9ebe5f03">  826</a></span><span class="preprocessor">#define DP83848_PHYSTS_AUTO_NEG_COMPLETE_SHIFT (4U)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a79a2c35f80a614d1cc993ecba9e9889e">  827</a></span><span class="preprocessor">#define DP83848_PHYSTS_AUTO_NEG_COMPLETE_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_AUTO_NEG_COMPLETE_MASK) &gt;&gt; DP83848_PHYSTS_AUTO_NEG_COMPLETE_SHIFT)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">/*</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * LOOPBACK_STATUS (RO)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> *</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * Loopback:</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> * 1 = Loopback enabled.</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a444f52a415505464bc120ce2fc008aed">  836</a></span><span class="preprocessor">#define DP83848_PHYSTS_LOOPBACK_STATUS_MASK (0x8U)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a80335cf66e7c06ce4d374abd57d4f92f">  837</a></span><span class="preprocessor">#define DP83848_PHYSTS_LOOPBACK_STATUS_SHIFT (3U)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad783ec8e13cb50f9f538c5f4901a81da">  838</a></span><span class="preprocessor">#define DP83848_PHYSTS_LOOPBACK_STATUS_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_LOOPBACK_STATUS_MASK) &gt;&gt; DP83848_PHYSTS_LOOPBACK_STATUS_SHIFT)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment">/*</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> * DUPLEX_STATUS (RO)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> *</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> * Duplex:</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> * This bit indicates duplex status and is determined from Auto-Negotiation or Forced Modes.</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> * 1 = Full duplex mode.</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> * 0 = Half duplex mode.</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> * Note: This bit is only valid if Auto-Negotiation is enabled and complete and there is a valid</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> * link or if Auto-Negotiation is disabled and there is a valid link.</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> */</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aaadc9af370f37c63710e14c0805a4f9a">  850</a></span><span class="preprocessor">#define DP83848_PHYSTS_DUPLEX_STATUS_MASK (0x4U)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7cd0f3f6109ec226b3b6a18c9789eba5">  851</a></span><span class="preprocessor">#define DP83848_PHYSTS_DUPLEX_STATUS_SHIFT (2U)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a15faca7acba45b2b9396b9eecc239761">  852</a></span><span class="preprocessor">#define DP83848_PHYSTS_DUPLEX_STATUS_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_DUPLEX_STATUS_MASK) &gt;&gt; DP83848_PHYSTS_DUPLEX_STATUS_SHIFT)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">/*</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> * SPEED_STATUS (RO)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> *</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> * Speed10:</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> * This bit indicates the status of the speed and is determined from Auto-Negotiation or Forced</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> * Modes.</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> * 1 = 10 Mb/s mode.</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> * 0 = 100 Mb/s mode.</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> * Note: This bit is only valid if Auto-Negotiation is enabled and complete and there is a valid</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> * link or if Auto-Negotiation is disabled and there is a valid link.</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> */</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9a646e286286eb5c4792212cdaf57c2e">  865</a></span><span class="preprocessor">#define DP83848_PHYSTS_SPEED_STATUS_MASK (0x2U)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aca132658c959eff70645df3bba63b470">  866</a></span><span class="preprocessor">#define DP83848_PHYSTS_SPEED_STATUS_SHIFT (1U)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8060d543fbca7ccfaf49519c0c69c6cc">  867</a></span><span class="preprocessor">#define DP83848_PHYSTS_SPEED_STATUS_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_SPEED_STATUS_MASK) &gt;&gt; DP83848_PHYSTS_SPEED_STATUS_SHIFT)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">/*</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> * LINK_STATUS (RO)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> *</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> * Link Status:</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> * This bit is a duplicate of the Link Status bit in the BMSR register, except that it will not be</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> * cleared upon a read of the PHYSTS register.</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> * 1 = Valid link established (for either 10 or 100 Mb/s operation)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> * 0 = Link not established.</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"> */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa1fda12c26d482e5f549e74cc3e02084">  878</a></span><span class="preprocessor">#define DP83848_PHYSTS_LINK_STATUS_MASK (0x1U)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3e77794a018df97c4766c2fa6de58230">  879</a></span><span class="preprocessor">#define DP83848_PHYSTS_LINK_STATUS_SHIFT (0U)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#afa689256ed536b598477bb0dbb5db3be">  880</a></span><span class="preprocessor">#define DP83848_PHYSTS_LINK_STATUS_GET(x) (((uint16_t)(x) &amp; DP83848_PHYSTS_LINK_STATUS_MASK) &gt;&gt; DP83848_PHYSTS_LINK_STATUS_SHIFT)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span> </div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">/* Bitfield definition for register: FCSCR */</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">/*</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * FCSCNT_7_0 (RO)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> *</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> * False Carrier Event Counter:</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> * This 8-bit counter increments on every false carrier event. This counter sticks when it</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment"> * reaches its max count (FFh).</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment"> */</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac5b5684ae45a0a0eff029c56bbfd54e2">  890</a></span><span class="preprocessor">#define DP83848_FCSCR_FCSCNT_7_0_MASK (0xFFU)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1435788a6d41e62c559e29dfff0acf83">  891</a></span><span class="preprocessor">#define DP83848_FCSCR_FCSCNT_7_0_SHIFT (0U)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3050456f0c9d9b7698202c0a1e1317a6">  892</a></span><span class="preprocessor">#define DP83848_FCSCR_FCSCNT_7_0_GET(x) (((uint16_t)(x) &amp; DP83848_FCSCR_FCSCNT_7_0_MASK) &gt;&gt; DP83848_FCSCR_FCSCNT_7_0_SHIFT)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">/* Bitfield definition for register: RECR */</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment">/*</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> * RXERCNT_7_0 (RO)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> *</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment"> * RX_ER Counter:</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment"> * When a valid carrier is present and there is at least one occurrence of an invalid data</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment"> * symbol, this 8-bit counter increments for each receive error detected. This event can</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"> * increment only once per valid carrier event. If a collision is present, the attribute will not</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> * increment. The counter sticks when it reaches its max count.</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> */</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6545cd3ad170f97844377c8065b4cf0c">  904</a></span><span class="preprocessor">#define DP83848_RECR_RXERCNT_7_0_MASK (0xFFU)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae515384c91a25169a03da60104b8fb08">  905</a></span><span class="preprocessor">#define DP83848_RECR_RXERCNT_7_0_SHIFT (0U)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a859bba44fec7ef9d5f1939260ba2ebb3">  906</a></span><span class="preprocessor">#define DP83848_RECR_RXERCNT_7_0_GET(x) (((uint16_t)(x) &amp; DP83848_RECR_RXERCNT_7_0_MASK) &gt;&gt; DP83848_RECR_RXERCNT_7_0_SHIFT)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">/* Bitfield definition for register: PCSR */</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">/*</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> * TQ_EN (RW)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"> *</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> * 100Mbs True Quiet Mode Enable:</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"> * 1 = Transmit True Quiet Mode.</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> * 0 = Normal Transmit Mode.</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> */</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acdb8b569d87c31767405b5859d1e4a99">  916</a></span><span class="preprocessor">#define DP83848_PCSR_TQ_EN_MASK (0x400U)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a27cf5d00fd590b070f03324d00e83dde">  917</a></span><span class="preprocessor">#define DP83848_PCSR_TQ_EN_SHIFT (10U)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a00d2cdb84a13eab03e16c459cc063ccd">  918</a></span><span class="preprocessor">#define DP83848_PCSR_TQ_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PCSR_TQ_EN_SHIFT) &amp; DP83848_PCSR_TQ_EN_MASK)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae0dad38fd9de9a434d2f8ac02b24e405">  919</a></span><span class="preprocessor">#define DP83848_PCSR_TQ_EN_GET(x) (((uint16_t)(x) &amp; DP83848_PCSR_TQ_EN_MASK) &gt;&gt; DP83848_PCSR_TQ_EN_SHIFT)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">/*</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> * SD_FORCE_PMA (RW)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> *</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> * Signal Detect Force PMA:</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> * 1 = Forces Signal Detection in PMA.</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment"> * 0 = Normal SD operation.</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> */</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af3bb9a2742720e4637aa89d482a24c50">  928</a></span><span class="preprocessor">#define DP83848_PCSR_SD_FORCE_PMA_MASK (0x200U)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6b620c04b9eae5202c21ffafa4774fd3">  929</a></span><span class="preprocessor">#define DP83848_PCSR_SD_FORCE_PMA_SHIFT (9U)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a56a4d895082637c7f6efa10f68648096">  930</a></span><span class="preprocessor">#define DP83848_PCSR_SD_FORCE_PMA_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PCSR_SD_FORCE_PMA_SHIFT) &amp; DP83848_PCSR_SD_FORCE_PMA_MASK)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#adc43cc5d4f898e486e648cc65f71c0d4">  931</a></span><span class="preprocessor">#define DP83848_PCSR_SD_FORCE_PMA_GET(x) (((uint16_t)(x) &amp; DP83848_PCSR_SD_FORCE_PMA_MASK) &gt;&gt; DP83848_PCSR_SD_FORCE_PMA_SHIFT)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">/*</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment"> * SD_OPTION (RW)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> *</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> * Signal Detect Option:</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> * 1 = Enhanced signal detect algorithm.</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> * 0 = Reduced signal detect algorithm.</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> */</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#afcf3f61766e6204d5fc2eae9750a057d">  940</a></span><span class="preprocessor">#define DP83848_PCSR_SD_OPTION_MASK (0x100U)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acb85614448dc244d5558345241d25437">  941</a></span><span class="preprocessor">#define DP83848_PCSR_SD_OPTION_SHIFT (8U)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a4d2614ccc878a3b7c4180af13c7c0d87">  942</a></span><span class="preprocessor">#define DP83848_PCSR_SD_OPTION_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PCSR_SD_OPTION_SHIFT) &amp; DP83848_PCSR_SD_OPTION_MASK)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9b271590a46d0b222bdc83b02a7715db">  943</a></span><span class="preprocessor">#define DP83848_PCSR_SD_OPTION_GET(x) (((uint16_t)(x) &amp; DP83848_PCSR_SD_OPTION_MASK) &gt;&gt; DP83848_PCSR_SD_OPTION_SHIFT)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">/*</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment"> * DESC_TIME (RW)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> *</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> * Descrambler Timeout:</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> * Increase the descrambler timeout. When set this should allow the device to receive larger</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * packets (&gt;9k bytes) without loss of synchronization.</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> * 1 = 2ms</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment"> * 0 = 722us (per ANSI X3.263: 1995 (TP-PMD) 7.2.3.3e)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"> */</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ade9c58cdd25ffb2f68693e23c3d6ddb4">  954</a></span><span class="preprocessor">#define DP83848_PCSR_DESC_TIME_MASK (0x80U)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aee81c0c6483a523f1468c5993fd395be">  955</a></span><span class="preprocessor">#define DP83848_PCSR_DESC_TIME_SHIFT (7U)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a0ad9d2fb21d6122cca71844810eb5b6b">  956</a></span><span class="preprocessor">#define DP83848_PCSR_DESC_TIME_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PCSR_DESC_TIME_SHIFT) &amp; DP83848_PCSR_DESC_TIME_MASK)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a48627109adf57672857eea0d60387603">  957</a></span><span class="preprocessor">#define DP83848_PCSR_DESC_TIME_GET(x) (((uint16_t)(x) &amp; DP83848_PCSR_DESC_TIME_MASK) &gt;&gt; DP83848_PCSR_DESC_TIME_SHIFT)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span> </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment">/*</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> * FORCE_100_OK (RW)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> *</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> * Force 100Mb/s Good Link:</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> * 1 = Forces 100Mb/s Good Link.</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> * 0 = Normal 100Mb/s operation.</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"> */</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8a3221f0ea5b914fccd00fa91647f6c2">  966</a></span><span class="preprocessor">#define DP83848_PCSR_FORCE_100_OK_MASK (0x20U)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6be197146f4843f361e9805cd00c77f9">  967</a></span><span class="preprocessor">#define DP83848_PCSR_FORCE_100_OK_SHIFT (5U)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab7a415d9d2e1df0755797fc4827ea464">  968</a></span><span class="preprocessor">#define DP83848_PCSR_FORCE_100_OK_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PCSR_FORCE_100_OK_SHIFT) &amp; DP83848_PCSR_FORCE_100_OK_MASK)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aae500bd7dc602fde4a2422efcb7ac480">  969</a></span><span class="preprocessor">#define DP83848_PCSR_FORCE_100_OK_GET(x) (((uint16_t)(x) &amp; DP83848_PCSR_FORCE_100_OK_MASK) &gt;&gt; DP83848_PCSR_FORCE_100_OK_SHIFT)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">/*</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> * NRZI_BYPASS (RW)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> *</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> * NRZI Bypass Enable:</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> * 1 = NRZI Bypass Enabled.</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> * 0 = NRZI Bypass Disabled.</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment"> */</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a47b3ce04442131cd30c970538bc70bad">  978</a></span><span class="preprocessor">#define DP83848_PCSR_NRZI_BYPASS_MASK (0x4U)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acc436daa9a014afe9da5c0c35b7e9788">  979</a></span><span class="preprocessor">#define DP83848_PCSR_NRZI_BYPASS_SHIFT (2U)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#abab4e41042bc0f229b1da7c405046a5d">  980</a></span><span class="preprocessor">#define DP83848_PCSR_NRZI_BYPASS_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PCSR_NRZI_BYPASS_SHIFT) &amp; DP83848_PCSR_NRZI_BYPASS_MASK)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad189692653a490da5c17a7c8c10c69f5">  981</a></span><span class="preprocessor">#define DP83848_PCSR_NRZI_BYPASS_GET(x) (((uint16_t)(x) &amp; DP83848_PCSR_NRZI_BYPASS_MASK) &gt;&gt; DP83848_PCSR_NRZI_BYPASS_SHIFT)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">/* Bitfield definition for register: RBR */</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">/*</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> * RMII_MODE (RW)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment"> *</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment"> * Reduced MII Mode:</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> * 0 = Standard MII Mode</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> * 1 = Reduced MII Mode</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> */</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ace43fff1562c710ff7b98dcd106a283f">  991</a></span><span class="preprocessor">#define DP83848_RBR_RMII_MODE_MASK (0x20U)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a159815523790a389b8b1f25650cdcb75">  992</a></span><span class="preprocessor">#define DP83848_RBR_RMII_MODE_SHIFT (5U)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a0652eaf3cef75d855cb5778281046012">  993</a></span><span class="preprocessor">#define DP83848_RBR_RMII_MODE_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_RBR_RMII_MODE_SHIFT) &amp; DP83848_RBR_RMII_MODE_MASK)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9e3c6294f815dfd6baa348d9b61a1c9b">  994</a></span><span class="preprocessor">#define DP83848_RBR_RMII_MODE_GET(x) (((uint16_t)(x) &amp; DP83848_RBR_RMII_MODE_MASK) &gt;&gt; DP83848_RBR_RMII_MODE_SHIFT)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">/*</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment"> * RMII_REV1_0 (RW)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> *</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> * Reduce MII Revision 1.0:</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> * 0 = (RMII revision 1.2) CRS_DV will toggle at the end of a packet to indicate deassertion of</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> * CRS.</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"> * 1 = (RMII revision 1.0) CRS_DV will remain asserted until final data is transferred. CRS_DV</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> * will not toggle at the end of a packet.</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> */</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af9db93b7895911b8429c0d5e5a32aed1"> 1005</a></span><span class="preprocessor">#define DP83848_RBR_RMII_REV1_0_MASK (0x10U)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a62325a289f381a9ddad3875b0bd554d9"> 1006</a></span><span class="preprocessor">#define DP83848_RBR_RMII_REV1_0_SHIFT (4U)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af540f13d6e679c86cf107141964dc1e0"> 1007</a></span><span class="preprocessor">#define DP83848_RBR_RMII_REV1_0_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_RBR_RMII_REV1_0_SHIFT) &amp; DP83848_RBR_RMII_REV1_0_MASK)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a167ad1beb182729b7a8b706842a31e9f"> 1008</a></span><span class="preprocessor">#define DP83848_RBR_RMII_REV1_0_GET(x) (((uint16_t)(x) &amp; DP83848_RBR_RMII_REV1_0_MASK) &gt;&gt; DP83848_RBR_RMII_REV1_0_SHIFT)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">/*</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment"> * RX_OVF_STS (RO)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"> *</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment"> * RX FIFO Over Flow Status:</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> * 0 = Normal</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> * 1 = Overflow detected</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> */</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3f657af8100d6d81f2745d40fe424261"> 1017</a></span><span class="preprocessor">#define DP83848_RBR_RX_OVF_STS_MASK (0x8U)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2c19e2dbf5cc72f577111f56f5c4779a"> 1018</a></span><span class="preprocessor">#define DP83848_RBR_RX_OVF_STS_SHIFT (3U)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a5642d77740f6d8a9be6b0236c3ef91e5"> 1019</a></span><span class="preprocessor">#define DP83848_RBR_RX_OVF_STS_GET(x) (((uint16_t)(x) &amp; DP83848_RBR_RX_OVF_STS_MASK) &gt;&gt; DP83848_RBR_RX_OVF_STS_SHIFT)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">/*</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment"> * RX_UNF_STS (RO)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"> *</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> * RX FIFO Under Flow Status:</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> * 0 = Normal</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> * 1 = Underflow detected</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment"> */</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#abbddda604b6b50fe8eacce96da66c35f"> 1028</a></span><span class="preprocessor">#define DP83848_RBR_RX_UNF_STS_MASK (0x4U)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2a27cea1efbb212da4fb33223dcf755b"> 1029</a></span><span class="preprocessor">#define DP83848_RBR_RX_UNF_STS_SHIFT (2U)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acb6eeeaf059edaa33659bc2d58b7c0bf"> 1030</a></span><span class="preprocessor">#define DP83848_RBR_RX_UNF_STS_GET(x) (((uint16_t)(x) &amp; DP83848_RBR_RX_UNF_STS_MASK) &gt;&gt; DP83848_RBR_RX_UNF_STS_SHIFT)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">/*</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"> * ELAST_BUF_1_0 (RW)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment"> *</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> * Receive Elasticity Buffer. This field controls the Receive Elasticity Buffer which allows for</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment"> * frequency variation tolerance between the 50-MHz RMII clock and the recovered data. The</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment"> * following value indicate the tolerance in bits for a single packet. The minimum setting allows</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment"> * for standard Ethernet frame sizes at ±50 ppm accuracy for both RMII and Receive clocks. For</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment"> * greater frequency tolerance the packet lengths may be scaled (that is, for ±100 ppm, the</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment"> * packet lengths need to be divided by 2).</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"> * 00 = 14 bit tolerance (up to 16800 byte packets)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment"> * 01 = 2 bit tolerance (up to 2400 byte packets)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment"> * 10 = 6 bit tolerance (up to 7200 byte packets)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> * 11 = 10 bit tolerance (up to 12000 byte packets)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment"> */</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a30454e6c04bf479b5a5a22dba0085843"> 1046</a></span><span class="preprocessor">#define DP83848_RBR_ELAST_BUF_1_0_MASK (0x3U)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac2f47292cec8208ab2da1c7702518fb6"> 1047</a></span><span class="preprocessor">#define DP83848_RBR_ELAST_BUF_1_0_SHIFT (0U)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a894b66fa2e32ca1a295aca4837942c4a"> 1048</a></span><span class="preprocessor">#define DP83848_RBR_ELAST_BUF_1_0_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_RBR_ELAST_BUF_1_0_SHIFT) &amp; DP83848_RBR_ELAST_BUF_1_0_MASK)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aed6ddc99177633f94eeb5b1ec9e32c7c"> 1049</a></span><span class="preprocessor">#define DP83848_RBR_ELAST_BUF_1_0_GET(x) (((uint16_t)(x) &amp; DP83848_RBR_ELAST_BUF_1_0_MASK) &gt;&gt; DP83848_RBR_ELAST_BUF_1_0_SHIFT)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span> </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">/* Bitfield definition for register: LEDCR */</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">/*</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"> * DRV_SPDLED (RW)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"> *</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment"> * 1 = Drive value of SPDLED bit onto LED_SPEED output</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"> * 0 = Normal operation</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment"> */</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a13d54ecb9c9a6a83c90970381615d6fb"> 1058</a></span><span class="preprocessor">#define DP83848_LEDCR_DRV_SPDLED_MASK (0x20U)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa283986fbc0e152d3be8f37fac2b15f2"> 1059</a></span><span class="preprocessor">#define DP83848_LEDCR_DRV_SPDLED_SHIFT (5U)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a0dcf9dac2bc8edc2a667a536615b247e"> 1060</a></span><span class="preprocessor">#define DP83848_LEDCR_DRV_SPDLED_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_LEDCR_DRV_SPDLED_SHIFT) &amp; DP83848_LEDCR_DRV_SPDLED_MASK)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aadc658ec7914822844c370a6f2542aad"> 1061</a></span><span class="preprocessor">#define DP83848_LEDCR_DRV_SPDLED_GET(x) (((uint16_t)(x) &amp; DP83848_LEDCR_DRV_SPDLED_MASK) &gt;&gt; DP83848_LEDCR_DRV_SPDLED_SHIFT)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">/*</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment"> * DRV_LNKLED (RW)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment"> *</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment"> * 1 = Drive value of LNKLED bit onto LED_LINK output</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> * 0 = Normal operation</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> */</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2cff8157b428d0403fc333708c107be1"> 1069</a></span><span class="preprocessor">#define DP83848_LEDCR_DRV_LNKLED_MASK (0x10U)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a554798f81ce34639bba56ac9fe2bfb83"> 1070</a></span><span class="preprocessor">#define DP83848_LEDCR_DRV_LNKLED_SHIFT (4U)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8826c27941ec348791e47d23e11549f8"> 1071</a></span><span class="preprocessor">#define DP83848_LEDCR_DRV_LNKLED_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_LEDCR_DRV_LNKLED_SHIFT) &amp; DP83848_LEDCR_DRV_LNKLED_MASK)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#abfa611f705de1eaa598d4ef4957e4b67"> 1072</a></span><span class="preprocessor">#define DP83848_LEDCR_DRV_LNKLED_GET(x) (((uint16_t)(x) &amp; DP83848_LEDCR_DRV_LNKLED_MASK) &gt;&gt; DP83848_LEDCR_DRV_LNKLED_SHIFT)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span> </div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment">/*</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment"> * SPDLED (RW)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment"> *</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"> * Value to force on LED_SPEED output</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment"> */</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2fd44bfcefb42cdd68402b5e2e7e7fe9"> 1079</a></span><span class="preprocessor">#define DP83848_LEDCR_SPDLED_MASK (0x4U)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab1a001151d3c85ef7615aca1c22ae9ff"> 1080</a></span><span class="preprocessor">#define DP83848_LEDCR_SPDLED_SHIFT (2U)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2bfc38c11dbc0a1a86040d6035ac826f"> 1081</a></span><span class="preprocessor">#define DP83848_LEDCR_SPDLED_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_LEDCR_SPDLED_SHIFT) &amp; DP83848_LEDCR_SPDLED_MASK)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3c8712db498b53e7131f6a8da52d3d42"> 1082</a></span><span class="preprocessor">#define DP83848_LEDCR_SPDLED_GET(x) (((uint16_t)(x) &amp; DP83848_LEDCR_SPDLED_MASK) &gt;&gt; DP83848_LEDCR_SPDLED_SHIFT)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">/*</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment"> * LNKLED (RW)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"> *</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> * Value to force on LED_LINK output</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment"> */</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad1e17d9e4b79bd3d07cfe4da1dd6ffaa"> 1089</a></span><span class="preprocessor">#define DP83848_LEDCR_LNKLED_MASK (0x2U)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acb8d72bb72845d8a62c8b7b2da92d87a"> 1090</a></span><span class="preprocessor">#define DP83848_LEDCR_LNKLED_SHIFT (1U)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aacd9676f80ed418d926921a59ab01a22"> 1091</a></span><span class="preprocessor">#define DP83848_LEDCR_LNKLED_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_LEDCR_LNKLED_SHIFT) &amp; DP83848_LEDCR_LNKLED_MASK)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af5437cea8778ba0b401bcfa7ffcab25e"> 1092</a></span><span class="preprocessor">#define DP83848_LEDCR_LNKLED_GET(x) (((uint16_t)(x) &amp; DP83848_LEDCR_LNKLED_MASK) &gt;&gt; DP83848_LEDCR_LNKLED_SHIFT)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span> </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">/* Bitfield definition for register: PHYCR */</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment">/*</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment"> * MDIX_EN (RW)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment"> *</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment"> * Auto-MDIX Enable:</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment"> * 1 = Enable Auto-neg Auto-MDIX capability.</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment"> * 0 = Disable Auto-neg Auto-MDIX capability.</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> * The Auto-MDIX algorithm requires that the Auto-Negotiation Enable bit in the BMCR register</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> * to be set. If Auto-Negotiation is not enabled, Auto-MDIX should be disabled as well.</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"> */</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#addec45fbb6b3d0f2a932c761562818e9"> 1104</a></span><span class="preprocessor">#define DP83848_PHYCR_MDIX_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a40d7b2b0a0edbd294b44187b625dc183"> 1105</a></span><span class="preprocessor">#define DP83848_PHYCR_MDIX_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad1901dc126bdbf070214095367393d1f"> 1106</a></span><span class="preprocessor">#define DP83848_PHYCR_MDIX_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PHYCR_MDIX_EN_SHIFT) &amp; DP83848_PHYCR_MDIX_EN_MASK)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a0790b7a9f59ad9573d60fb8e7966db1d"> 1107</a></span><span class="preprocessor">#define DP83848_PHYCR_MDIX_EN_GET(x) (((uint16_t)(x) &amp; DP83848_PHYCR_MDIX_EN_MASK) &gt;&gt; DP83848_PHYCR_MDIX_EN_SHIFT)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment">/*</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment"> * FORCE_MDIX (RW)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment"> *</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment"> * Force MDIX:</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment"> * 1 = Force MDI pairs to cross. (Receive on TPTD pair, Transmit on TPRD pair)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"> */</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a522e1158c2395cf3caa0a7bab1df2dbb"> 1116</a></span><span class="preprocessor">#define DP83848_PHYCR_FORCE_MDIX_MASK (0x4000U)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae78d1fc55831ec46458fea2ef58bd4c6"> 1117</a></span><span class="preprocessor">#define DP83848_PHYCR_FORCE_MDIX_SHIFT (14U)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a945653e9decd76bfc3c3bf9304f51cdb"> 1118</a></span><span class="preprocessor">#define DP83848_PHYCR_FORCE_MDIX_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PHYCR_FORCE_MDIX_SHIFT) &amp; DP83848_PHYCR_FORCE_MDIX_MASK)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aaabec3025e0835de168131a0ac8c2f77"> 1119</a></span><span class="preprocessor">#define DP83848_PHYCR_FORCE_MDIX_GET(x) (((uint16_t)(x) &amp; DP83848_PHYCR_FORCE_MDIX_MASK) &gt;&gt; DP83848_PHYCR_FORCE_MDIX_SHIFT)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span> </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">/*</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment"> * PAUSE_RX (RO)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment"> *</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment"> * Pause Receive Negotiated:</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment"> * Indicates that pause receive should be enabled in the MAC. Based on ANAR[11:10] and</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment"> * ANLPAR[11:10] settings.</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"> * This function shall be enabled according to IEEE 802.3 Annex 28B Table 28B-3, “Pause</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment"> * Resolution”, only if the Auto-Negotiated Highest Common Denominator is a full duplex</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment"> * technology.</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment"> */</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9ec1ae348010672a364fde496f7d51e5"> 1131</a></span><span class="preprocessor">#define DP83848_PHYCR_PAUSE_RX_MASK (0x2000U)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a649f96243abeae3dbaa978607ba76197"> 1132</a></span><span class="preprocessor">#define DP83848_PHYCR_PAUSE_RX_SHIFT (13U)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae3c1c2da8ee4097c8874bc54852fd01d"> 1133</a></span><span class="preprocessor">#define DP83848_PHYCR_PAUSE_RX_GET(x) (((uint16_t)(x) &amp; DP83848_PHYCR_PAUSE_RX_MASK) &gt;&gt; DP83848_PHYCR_PAUSE_RX_SHIFT)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment">/*</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment"> * PAUSE_TX (RO)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment"> *</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment"> * Pause Transmit Negotiated:</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment"> * Indicates that pause transmit should be enabled in the MAC. Based on ANAR[11:10] and</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> * ANLPAR[11:10] settings.</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> * This function shall be enabled according to IEEE 802.3 Annex 28B Table 28B-3, “Pause</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment"> * Resolution”, only if the Auto-Negotiated Highest Common Denominator is a full duplex</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment"> * technology.</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment"> */</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad7ed363286739c4d0e53f3ad17b09e1e"> 1145</a></span><span class="preprocessor">#define DP83848_PHYCR_PAUSE_TX_MASK (0x1000U)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9a261c3d5415edbb25138c79163b087e"> 1146</a></span><span class="preprocessor">#define DP83848_PHYCR_PAUSE_TX_SHIFT (12U)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6daeacccba83295dfe8810f8e51ff8ff"> 1147</a></span><span class="preprocessor">#define DP83848_PHYCR_PAUSE_TX_GET(x) (((uint16_t)(x) &amp; DP83848_PHYCR_PAUSE_TX_MASK) &gt;&gt; DP83848_PHYCR_PAUSE_TX_SHIFT)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">/*</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment"> * BIST_FE (RW)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment"> *</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment"> * BIST Force Error:</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> * 1 = Force BIST Error.</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment"> * This bit forces a single error, and is self clearing.</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment"> */</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ace9690199a219dbde714a81d74ffd734"> 1157</a></span><span class="preprocessor">#define DP83848_PHYCR_BIST_FE_MASK (0x800U)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acfff201c4740e9d5e8023bfe36a481f1"> 1158</a></span><span class="preprocessor">#define DP83848_PHYCR_BIST_FE_SHIFT (11U)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a80302b997e974cd16aa616d9069d1a12"> 1159</a></span><span class="preprocessor">#define DP83848_PHYCR_BIST_FE_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PHYCR_BIST_FE_SHIFT) &amp; DP83848_PHYCR_BIST_FE_MASK)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a4c4983c8c944783314e2133d958657cc"> 1160</a></span><span class="preprocessor">#define DP83848_PHYCR_BIST_FE_GET(x) (((uint16_t)(x) &amp; DP83848_PHYCR_BIST_FE_MASK) &gt;&gt; DP83848_PHYCR_BIST_FE_SHIFT)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment">/*</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment"> * PSR_15 (RW)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment"> *</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment"> * BIST Sequence select:</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment"> * 1 = PSR15 selected.</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment"> * 0 = PSR9 selected.</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment"> */</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a720f0dd95c76501cda02d653d761d061"> 1169</a></span><span class="preprocessor">#define DP83848_PHYCR_PSR_15_MASK (0x400U)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac7b05e0b9d8d8e01d6d1dd7e87fe5e05"> 1170</a></span><span class="preprocessor">#define DP83848_PHYCR_PSR_15_SHIFT (10U)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab9c1cdfd225639199a4ab82eb9a959b7"> 1171</a></span><span class="preprocessor">#define DP83848_PHYCR_PSR_15_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PHYCR_PSR_15_SHIFT) &amp; DP83848_PHYCR_PSR_15_MASK)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9953d969612511185aab6f42dcd54770"> 1172</a></span><span class="preprocessor">#define DP83848_PHYCR_PSR_15_GET(x) (((uint16_t)(x) &amp; DP83848_PHYCR_PSR_15_MASK) &gt;&gt; DP83848_PHYCR_PSR_15_SHIFT)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span> </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">/*</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> * BIST_STATUS (RO)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment"> *</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment"> * BIST Test Status:</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment"> * 1 = BIST pass.</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment"> * 0 = BIST fail. Latched, cleared when BIST is stopped.</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment"> * For a count number of BIST errors, see the BIST Error Count in the CDCTRL1 register.</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment"> */</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6dd6e1abb1e42b038999d2fdbb439ad7"> 1182</a></span><span class="preprocessor">#define DP83848_PHYCR_BIST_STATUS_MASK (0x200U)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a450a8e8ff795a1d1605ee87913650d41"> 1183</a></span><span class="preprocessor">#define DP83848_PHYCR_BIST_STATUS_SHIFT (9U)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2c4d7fb0f7d6c3817d5bfcf140362eb6"> 1184</a></span><span class="preprocessor">#define DP83848_PHYCR_BIST_STATUS_GET(x) (((uint16_t)(x) &amp; DP83848_PHYCR_BIST_STATUS_MASK) &gt;&gt; DP83848_PHYCR_BIST_STATUS_SHIFT)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment">/*</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment"> * BIST_START (RW)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment"> *</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment"> * BIST Start:</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment"> * 1 = BIST start.</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment"> * 0 = BIST stop.</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment"> */</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad909890d8a8bf279a9d33cbf55560959"> 1193</a></span><span class="preprocessor">#define DP83848_PHYCR_BIST_START_MASK (0x100U)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af3e4913e884ee719ce87357aa120f3aa"> 1194</a></span><span class="preprocessor">#define DP83848_PHYCR_BIST_START_SHIFT (8U)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae27b656a861db31121d8b86738e85405"> 1195</a></span><span class="preprocessor">#define DP83848_PHYCR_BIST_START_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PHYCR_BIST_START_SHIFT) &amp; DP83848_PHYCR_BIST_START_MASK)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac5530c2e735c56086056b2b98137e234"> 1196</a></span><span class="preprocessor">#define DP83848_PHYCR_BIST_START_GET(x) (((uint16_t)(x) &amp; DP83848_PHYCR_BIST_START_MASK) &gt;&gt; DP83848_PHYCR_BIST_START_SHIFT)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span> </div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment">/*</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment"> * BP_STRETCH (RW)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment"> *</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment"> * Bypass LED Stretching:</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment"> * This will bypass the LED stretching and the LEDs will reflect the internal value.</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment"> * 1 = Bypass LED stretching.</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment"> * 0 = Normal operation.</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment"> */</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aaf1f636683c7b00a1da3eea40dc8cc38"> 1206</a></span><span class="preprocessor">#define DP83848_PHYCR_BP_STRETCH_MASK (0x80U)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a63201d19eb79c9c5cf1aff16a3a5ab0a"> 1207</a></span><span class="preprocessor">#define DP83848_PHYCR_BP_STRETCH_SHIFT (7U)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a81a342733c9796cbaf645ac4aac88ea8"> 1208</a></span><span class="preprocessor">#define DP83848_PHYCR_BP_STRETCH_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PHYCR_BP_STRETCH_SHIFT) &amp; DP83848_PHYCR_BP_STRETCH_MASK)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a32042094677bc6adbba4ea338516ea16"> 1209</a></span><span class="preprocessor">#define DP83848_PHYCR_BP_STRETCH_GET(x) (((uint16_t)(x) &amp; DP83848_PHYCR_BP_STRETCH_MASK) &gt;&gt; DP83848_PHYCR_BP_STRETCH_SHIFT)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">/*</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment"> * LED_CNFG_0 (RW)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment"> *</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment"> * LED Configuration</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment"> * LED_ CNFG[0] Mode Description</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment"> * 1 Mode 1</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment"> * 0 Mode2</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment"> * In Mode 1, LEDs are configured as follows: LED_LINK = ON for Good Link, OFF for No Link</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment"> * LED_SPEED = ON in 100Mb/s, OFF in 10Mb/s</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment"> * In Mode 2, LEDs are configured as follows: LED_LINK = ON for good Link, BLINK for Activity</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment"> * LED_SPEED = ON in 100Mb/s, OFF in 10Mb/s</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> */</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa3431c97bf7b4338448048d187b4688d"> 1223</a></span><span class="preprocessor">#define DP83848_PHYCR_LED_CNFG_0_MASK (0x20U)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a42c4dc55d237a83bdb1113c991bfa184"> 1224</a></span><span class="preprocessor">#define DP83848_PHYCR_LED_CNFG_0_SHIFT (5U)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a77ebb12f4d364a634a0947559b1677a1"> 1225</a></span><span class="preprocessor">#define DP83848_PHYCR_LED_CNFG_0_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PHYCR_LED_CNFG_0_SHIFT) &amp; DP83848_PHYCR_LED_CNFG_0_MASK)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acb9e273f5be9414f81996405994dfbf3"> 1226</a></span><span class="preprocessor">#define DP83848_PHYCR_LED_CNFG_0_GET(x) (((uint16_t)(x) &amp; DP83848_PHYCR_LED_CNFG_0_MASK) &gt;&gt; DP83848_PHYCR_LED_CNFG_0_SHIFT)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span> </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment">/*</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment"> * PHYADDR_4_0 (RW)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment"> *</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment"> * PHY Address: PHY address for port.</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment"> */</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a04f3c2df2fe029f42272bfd825762707"> 1233</a></span><span class="preprocessor">#define DP83848_PHYCR_PHYADDR_4_0_MASK (0x1FU)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acf7fae04b5ae0c5316e4cce2b4343ff0"> 1234</a></span><span class="preprocessor">#define DP83848_PHYCR_PHYADDR_4_0_SHIFT (0U)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a761d5bf13ec13b4c71de7663ad8708ff"> 1235</a></span><span class="preprocessor">#define DP83848_PHYCR_PHYADDR_4_0_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_PHYCR_PHYADDR_4_0_SHIFT) &amp; DP83848_PHYCR_PHYADDR_4_0_MASK)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#adb0b4c2f338152f565f42b8d0dccc42e"> 1236</a></span><span class="preprocessor">#define DP83848_PHYCR_PHYADDR_4_0_GET(x) (((uint16_t)(x) &amp; DP83848_PHYCR_PHYADDR_4_0_MASK) &gt;&gt; DP83848_PHYCR_PHYADDR_4_0_SHIFT)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span> </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment">/* Bitfield definition for register: 10BTSCR */</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">/*</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment"> * SQUELCH (RW)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment"> *</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"> * Squelch Configuration:</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment"> * Used to set the Squelch ‘ON’ threshold for the receiver.</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment"> * Default Squelch ON is 330-mV peak.</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment"> */</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1cde3310e789a63830afc0598b3a6fdc"> 1246</a></span><span class="preprocessor">#define DP83848_10BTSCR_SQUELCH_MASK (0xE00U)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a14bb33480c0f065ef0d8c53855e604"> 1247</a></span><span class="preprocessor">#define DP83848_10BTSCR_SQUELCH_SHIFT (9U)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a58784101efcd57f6da7dbb1523045a80"> 1248</a></span><span class="preprocessor">#define DP83848_10BTSCR_SQUELCH_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_10BTSCR_SQUELCH_SHIFT) &amp; DP83848_10BTSCR_SQUELCH_MASK)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aaafee99d6ab16a2f37cf6f0f5e7e1f32"> 1249</a></span><span class="preprocessor">#define DP83848_10BTSCR_SQUELCH_GET(x) (((uint16_t)(x) &amp; DP83848_10BTSCR_SQUELCH_MASK) &gt;&gt; DP83848_10BTSCR_SQUELCH_SHIFT)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span> </div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment">/*</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"> * LOOPBACK_10_DIS (RW)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment"> *</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment"> * In half-duplex mode, default 10BASE-T operation loops Transmit data to the Receive data</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment"> * in addition to transmitting the data on the physical medium. This is for consistency with</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment"> * earlier 10BASE2 and 10BASE5 implementations which used a shared medium. Setting</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment"> * this bit disables the loopback function.</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment"> * This bit does not affect loopback due to setting BMCR[14].</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment"> */</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#afd85c0510f8d9bb1e9ee22b69c21413b"> 1260</a></span><span class="preprocessor">#define DP83848_10BTSCR_LOOPBACK_10_DIS_MASK (0x100U)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a482a7c5fe7fc1f782e25a5d2b1d9d46d"> 1261</a></span><span class="preprocessor">#define DP83848_10BTSCR_LOOPBACK_10_DIS_SHIFT (8U)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a5eb04d16e168acac0cc5e9510bff01bf"> 1262</a></span><span class="preprocessor">#define DP83848_10BTSCR_LOOPBACK_10_DIS_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_10BTSCR_LOOPBACK_10_DIS_SHIFT) &amp; DP83848_10BTSCR_LOOPBACK_10_DIS_MASK)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a528ceabff265eebb5db938062a914248"> 1263</a></span><span class="preprocessor">#define DP83848_10BTSCR_LOOPBACK_10_DIS_GET(x) (((uint16_t)(x) &amp; DP83848_10BTSCR_LOOPBACK_10_DIS_MASK) &gt;&gt; DP83848_10BTSCR_LOOPBACK_10_DIS_SHIFT)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span> </div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment">/*</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment"> * LP_DIS (RW)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment"> *</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment"> * Normal Link Pulse Disable:</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment"> * 1 = Transmission of NLPs is disabled.</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment"> * 0 = Transmission of NLPs is enabled.</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment"> */</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#afc3f997808036938f79c6db8a380b233"> 1272</a></span><span class="preprocessor">#define DP83848_10BTSCR_LP_DIS_MASK (0x80U)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad2bd9ee30824e81d022885adab33d85f"> 1273</a></span><span class="preprocessor">#define DP83848_10BTSCR_LP_DIS_SHIFT (7U)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad31fe4f5be185b149ae560f9a738ba6a"> 1274</a></span><span class="preprocessor">#define DP83848_10BTSCR_LP_DIS_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_10BTSCR_LP_DIS_SHIFT) &amp; DP83848_10BTSCR_LP_DIS_MASK)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af1e573ac2923bfd12e86be219663c59b"> 1275</a></span><span class="preprocessor">#define DP83848_10BTSCR_LP_DIS_GET(x) (((uint16_t)(x) &amp; DP83848_10BTSCR_LP_DIS_MASK) &gt;&gt; DP83848_10BTSCR_LP_DIS_SHIFT)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span> </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">/*</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment"> * FORCE_LINK_10 (RW)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> *</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"> * Force 10Mb Good Link:</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment"> * 1 = Forced Good 10 Mb Link.</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"> * 0 = Normal Link Status.</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment"> */</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af0eaab9408100a93f2fb550633359991"> 1284</a></span><span class="preprocessor">#define DP83848_10BTSCR_FORCE_LINK_10_MASK (0x40U)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a445bbe6115c7f683f60279dda55b90b7"> 1285</a></span><span class="preprocessor">#define DP83848_10BTSCR_FORCE_LINK_10_SHIFT (6U)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a60ebbbb2904a08fb21a15b6d950e6e16"> 1286</a></span><span class="preprocessor">#define DP83848_10BTSCR_FORCE_LINK_10_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_10BTSCR_FORCE_LINK_10_SHIFT) &amp; DP83848_10BTSCR_FORCE_LINK_10_MASK)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a532474ab88dba9769141883279584ac9"> 1287</a></span><span class="preprocessor">#define DP83848_10BTSCR_FORCE_LINK_10_GET(x) (((uint16_t)(x) &amp; DP83848_10BTSCR_FORCE_LINK_10_MASK) &gt;&gt; DP83848_10BTSCR_FORCE_LINK_10_SHIFT)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span> </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment">/*</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"> * POLARITY (RO)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"> *</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> * 10Mb Polarity Status:</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment"> * This bit is a duplication of bit 12 in the PHYSTS register. Both bits will be cleared upon a</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> * read of 10BTSCR register, but not upon a read of the PHYSTS register.</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment"> * 1 = Inverted Polarity detected.</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment"> * 0 = Correct Polarity detected.</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment"> */</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aae5bd9bc0c118598d26b29b21092630a"> 1298</a></span><span class="preprocessor">#define DP83848_10BTSCR_POLARITY_MASK (0x10U)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a75330d120f000e3fbda66486d1985ddf"> 1299</a></span><span class="preprocessor">#define DP83848_10BTSCR_POLARITY_SHIFT (4U)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a56b3a1a6e29abc99c3dd2078cd83d1b7"> 1300</a></span><span class="preprocessor">#define DP83848_10BTSCR_POLARITY_GET(x) (((uint16_t)(x) &amp; DP83848_10BTSCR_POLARITY_MASK) &gt;&gt; DP83848_10BTSCR_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span> </div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">/*</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment"> * HEARTBEAT_DIS (RW)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment"> *</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> * Heartbeat Disable: This bit only has influence in half-duplex 10Mb mode.</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> * 1 = Heartbeat function disabled.</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> * 0 = Heartbeat function enabled.</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment"> * When the device is operating at 100 Mb or configured for full duplex operation, this</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment"> * bit will be ignored - the heartbeat function is disabled.</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment"> */</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a52aeb381c019c6a76dfbe70f069509dc"> 1311</a></span><span class="preprocessor">#define DP83848_10BTSCR_HEARTBEAT_DIS_MASK (0x2U)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa65fa992da1495672a63483329c8bbca"> 1312</a></span><span class="preprocessor">#define DP83848_10BTSCR_HEARTBEAT_DIS_SHIFT (1U)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a97f175c652558081505b18e1073a3c49"> 1313</a></span><span class="preprocessor">#define DP83848_10BTSCR_HEARTBEAT_DIS_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_10BTSCR_HEARTBEAT_DIS_SHIFT) &amp; DP83848_10BTSCR_HEARTBEAT_DIS_MASK)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a02fed3a7372137e0866f8b32f5a73ff8"> 1314</a></span><span class="preprocessor">#define DP83848_10BTSCR_HEARTBEAT_DIS_GET(x) (((uint16_t)(x) &amp; DP83848_10BTSCR_HEARTBEAT_DIS_MASK) &gt;&gt; DP83848_10BTSCR_HEARTBEAT_DIS_SHIFT)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span> </div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">/*</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment"> * JABBER_DIS (RW)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment"> *</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment"> * Jabber Disable:</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment"> * Applicable only in 10BASE-T.</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment"> * 1 = Jabber function disabled.</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment"> * 0 = Jabber function enabled.</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment"> */</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3520ec82d2547b14c269b64b374c52e5"> 1324</a></span><span class="preprocessor">#define DP83848_10BTSCR_JABBER_DIS_MASK (0x1U)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ade771dce4092a6f905c261bcf7256d4f"> 1325</a></span><span class="preprocessor">#define DP83848_10BTSCR_JABBER_DIS_SHIFT (0U)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9f127f2d7dac0efbe6109173040a84a1"> 1326</a></span><span class="preprocessor">#define DP83848_10BTSCR_JABBER_DIS_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_10BTSCR_JABBER_DIS_SHIFT) &amp; DP83848_10BTSCR_JABBER_DIS_MASK)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a41d94fd1e9bcc36ce8917ef4725d7ab5"> 1327</a></span><span class="preprocessor">#define DP83848_10BTSCR_JABBER_DIS_GET(x) (((uint16_t)(x) &amp; DP83848_10BTSCR_JABBER_DIS_MASK) &gt;&gt; DP83848_10BTSCR_JABBER_DIS_SHIFT)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span> </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">/* Bitfield definition for register: CDCTRL1 */</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment">/*</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment"> * BIST_ERROR_COUNT (RO)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment"> *</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment"> * BIST ERROR Counter:</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment"> * Counts number of errored data nibbles during Packet BIST. This value will reset when</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment"> * Packet BIST is restarted. The counter sticks when it reaches its max count.</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment"> */</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab0a60f5fe921bb7bbbdde63f85121451"> 1337</a></span><span class="preprocessor">#define DP83848_CDCTRL1_BIST_ERROR_COUNT_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af41793eacecf8b6ac445a1d158e0d975"> 1338</a></span><span class="preprocessor">#define DP83848_CDCTRL1_BIST_ERROR_COUNT_SHIFT (8U)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad4f14c3ca4a16c11926f14fa08ac7c17"> 1339</a></span><span class="preprocessor">#define DP83848_CDCTRL1_BIST_ERROR_COUNT_GET(x) (((uint16_t)(x) &amp; DP83848_CDCTRL1_BIST_ERROR_COUNT_MASK) &gt;&gt; DP83848_CDCTRL1_BIST_ERROR_COUNT_SHIFT)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span> </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">/*</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment"> * BIST_CONT_MODE (RW)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment"> *</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment"> * Packet BIST Continuous Mode:</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment"> * Allows continuous pseudo random data transmission without any break in transmission. This</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"> * can be used for transmit VOD testing. This is used in conjunction with the BIST controls in</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment"> * the PHYCR Register (0x19h). For 10 Mb operation, jabber function must be disabled, bit 0 of</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment"> * the 10BTSCR (0x1Ah), JABBER_DIS = 1.</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment"> */</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8f54e6147e9eb5fc158b1a9044efc7ea"> 1350</a></span><span class="preprocessor">#define DP83848_CDCTRL1_BIST_CONT_MODE_MASK (0x20U)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a43b603302ea696f752ae844ddf128486"> 1351</a></span><span class="preprocessor">#define DP83848_CDCTRL1_BIST_CONT_MODE_SHIFT (5U)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ae1b372a3a3e4d5e01b07203abc4951b4"> 1352</a></span><span class="preprocessor">#define DP83848_CDCTRL1_BIST_CONT_MODE_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_CDCTRL1_BIST_CONT_MODE_SHIFT) &amp; DP83848_CDCTRL1_BIST_CONT_MODE_MASK)</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a5f26d1669a3fe27b3febf58d665ce012"> 1353</a></span><span class="preprocessor">#define DP83848_CDCTRL1_BIST_CONT_MODE_GET(x) (((uint16_t)(x) &amp; DP83848_CDCTRL1_BIST_CONT_MODE_MASK) &gt;&gt; DP83848_CDCTRL1_BIST_CONT_MODE_SHIFT)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span> </div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment">/*</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment"> * CDPATTEN_10 (RW)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment"> *</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment"> * CD Pattern Enable for 10Mb:</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment"> * 1 = Enabled.</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment"> * 0 = Disabled.</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment"> */</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3f9559fb01507bf5855ad722e132428e"> 1362</a></span><span class="preprocessor">#define DP83848_CDCTRL1_CDPATTEN_10_MASK (0x10U)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac8c535378a2538666609a3ae27788c3e"> 1363</a></span><span class="preprocessor">#define DP83848_CDCTRL1_CDPATTEN_10_SHIFT (4U)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a5359227c097ee2316cbd0cc901a6dccc"> 1364</a></span><span class="preprocessor">#define DP83848_CDCTRL1_CDPATTEN_10_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_CDCTRL1_CDPATTEN_10_SHIFT) &amp; DP83848_CDCTRL1_CDPATTEN_10_MASK)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#abcea517d37a61c3b87f9674d8df070a6"> 1365</a></span><span class="preprocessor">#define DP83848_CDCTRL1_CDPATTEN_10_GET(x) (((uint16_t)(x) &amp; DP83848_CDCTRL1_CDPATTEN_10_MASK) &gt;&gt; DP83848_CDCTRL1_CDPATTEN_10_SHIFT)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">/*</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment"> * 10MEG_PATT_GAP ( RW)</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment"> *</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment"> * Defines gap between data or NLP test sequences:</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment"> * 1 = 15 µs.</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment"> * 0 = 10 µs.</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment"> */</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a573174f97915ac748f1256bc93277629"> 1374</a></span><span class="preprocessor">#define DP83848_CDCTRL1_10MEG_PATT_GAP_MASK (0x4U)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7cff09067c6c932224bb8a6994c09d4c"> 1375</a></span><span class="preprocessor">#define DP83848_CDCTRL1_10MEG_PATT_GAP_SHIFT (2U)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a670c83442ec675236b93f659446a06"> 1376</a></span><span class="preprocessor">#define DP83848_CDCTRL1_10MEG_PATT_GAP_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_CDCTRL1_10MEG_PATT_GAP_SHIFT) &amp; DP83848_CDCTRL1_10MEG_PATT_GAP_MASK)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a824ad803f825c7242e1c1f21350e74ef"> 1377</a></span><span class="preprocessor">#define DP83848_CDCTRL1_10MEG_PATT_GAP_GET(x) (((uint16_t)(x) &amp; DP83848_CDCTRL1_10MEG_PATT_GAP_MASK) &gt;&gt; DP83848_CDCTRL1_10MEG_PATT_GAP_SHIFT)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">/*</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment"> * CDPATTSEL_1_0 (RW)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment"> *</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment"> * CD Pattern Select[1:0]:</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment"> * If CDPATTEN_10 = 1:</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment"> * 00 = Data, EOP0 sequence</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment"> * 01 = Data, EOP1 sequence</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment"> * 10 = NLPs</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment"> * 11 = Constant Manchester 1 s (10-MHz sine wave) for harmonic distortion testing.</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment"> */</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ad5e7ebda7bcf54f5e9e8db0378c22ebb"> 1389</a></span><span class="preprocessor">#define DP83848_CDCTRL1_CDPATTSEL_1_0_MASK (0x3U)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ac073c3ef25aa1f0ca36a353530e81ba9"> 1390</a></span><span class="preprocessor">#define DP83848_CDCTRL1_CDPATTSEL_1_0_SHIFT (0U)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3d2f03f1a527df75f5a4b64920ad22b4"> 1391</a></span><span class="preprocessor">#define DP83848_CDCTRL1_CDPATTSEL_1_0_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_CDCTRL1_CDPATTSEL_1_0_SHIFT) &amp; DP83848_CDCTRL1_CDPATTSEL_1_0_MASK)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aef092209133dc9524ff97d1f29668a8f"> 1392</a></span><span class="preprocessor">#define DP83848_CDCTRL1_CDPATTSEL_1_0_GET(x) (((uint16_t)(x) &amp; DP83848_CDCTRL1_CDPATTSEL_1_0_MASK) &gt;&gt; DP83848_CDCTRL1_CDPATTSEL_1_0_SHIFT)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">/* Bitfield definition for register: EDCR */</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment">/*</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment"> * ED_EN (RW)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment"> *</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment"> * Energy Detect Enable:</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment"> * Allow Energy Detect Mode.</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment"> * When Energy Detect is enabled and Auto-Negotiation is disabled through the BMCR</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment"> * register, Auto-MDIX should be disabled through the PHYCR register.</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment"> */</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a37f14bdd50623273f86ae253eb718868"> 1403</a></span><span class="preprocessor">#define DP83848_EDCR_ED_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a588660ef9d2fc6b903c1ae0fd9842c9d"> 1404</a></span><span class="preprocessor">#define DP83848_EDCR_ED_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a54af408da393eb7798536d458945c4ed"> 1405</a></span><span class="preprocessor">#define DP83848_EDCR_ED_EN_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_EDCR_ED_EN_SHIFT) &amp; DP83848_EDCR_ED_EN_MASK)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a25b53e6cf964c38006e89cd7569930c7"> 1406</a></span><span class="preprocessor">#define DP83848_EDCR_ED_EN_GET(x) (((uint16_t)(x) &amp; DP83848_EDCR_ED_EN_MASK) &gt;&gt; DP83848_EDCR_ED_EN_SHIFT)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span> </div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment">/*</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment"> * ED_AUTO_UP (RW)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment"> *</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment"> * Energy Detect Automatic Power Up:</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment"> * Automatically begin power-up sequence when Energy Detect Data Threshold value</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment"> * (EDCR[3:0]) is reached. Alternatively, device could be powered up manually using the</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment"> * ED_MAN bit (ECDR[12]).</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment"> */</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af30cddfd9568515c609c4c6807255cba"> 1416</a></span><span class="preprocessor">#define DP83848_EDCR_ED_AUTO_UP_MASK (0x4000U)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9f7ca3284efd7fd26ae2275a42c66db3"> 1417</a></span><span class="preprocessor">#define DP83848_EDCR_ED_AUTO_UP_SHIFT (14U)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a74a1fe8850b1a0cfb0495c26ba907bff"> 1418</a></span><span class="preprocessor">#define DP83848_EDCR_ED_AUTO_UP_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_EDCR_ED_AUTO_UP_SHIFT) &amp; DP83848_EDCR_ED_AUTO_UP_MASK)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3c5d354c92fada5e16d2a0d903a3784d"> 1419</a></span><span class="preprocessor">#define DP83848_EDCR_ED_AUTO_UP_GET(x) (((uint16_t)(x) &amp; DP83848_EDCR_ED_AUTO_UP_MASK) &gt;&gt; DP83848_EDCR_ED_AUTO_UP_SHIFT)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span> </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">/*</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment"> * ED_AUTO_DOWN (RW)</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment"> *</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment"> * Energy Detect Automatic Power Down:</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment"> * Automatically begin power-down sequence when no energy is detected. Alternatively,</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment"> * device could be powered down using the ED_MAN bit (EDCR[12]).</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment"> */</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a755f29a4e70c912033deaab8379b13b3"> 1428</a></span><span class="preprocessor">#define DP83848_EDCR_ED_AUTO_DOWN_MASK (0x2000U)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a559842482d575c51a29cdc125a8c992a"> 1429</a></span><span class="preprocessor">#define DP83848_EDCR_ED_AUTO_DOWN_SHIFT (13U)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#ab5accf23d92e776f65bd72ac2513c7eb"> 1430</a></span><span class="preprocessor">#define DP83848_EDCR_ED_AUTO_DOWN_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_EDCR_ED_AUTO_DOWN_SHIFT) &amp; DP83848_EDCR_ED_AUTO_DOWN_MASK)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa5ebb2f1b2244aaf7afb5ffa68539567"> 1431</a></span><span class="preprocessor">#define DP83848_EDCR_ED_AUTO_DOWN_GET(x) (((uint16_t)(x) &amp; DP83848_EDCR_ED_AUTO_DOWN_MASK) &gt;&gt; DP83848_EDCR_ED_AUTO_DOWN_SHIFT)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span> </div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment">/*</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment"> * ED_MAN (RW)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment"> *</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment"> * Energy Detect Manual Power Up/Down:</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment"> * Begin power-up/down sequence when this bit is asserted. When set, the Energy Detect</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment"> * algorithm will initiate a change of Energy Detect state regardless of threshold (error or</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment"> * data) and timer values.</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment"> */</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1a1e3aca84df0ce7e2f99aba233f11ba"> 1441</a></span><span class="preprocessor">#define DP83848_EDCR_ED_MAN_MASK (0x1000U)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a5021ba7cceee88ec18ddc0c5a7cee7f8"> 1442</a></span><span class="preprocessor">#define DP83848_EDCR_ED_MAN_SHIFT (12U)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af493c33a1dc94d402ee9f87e967ea621"> 1443</a></span><span class="preprocessor">#define DP83848_EDCR_ED_MAN_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_EDCR_ED_MAN_SHIFT) &amp; DP83848_EDCR_ED_MAN_MASK)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a178b9a45d6c25e8a2293d20c0c120c09"> 1444</a></span><span class="preprocessor">#define DP83848_EDCR_ED_MAN_GET(x) (((uint16_t)(x) &amp; DP83848_EDCR_ED_MAN_MASK) &gt;&gt; DP83848_EDCR_ED_MAN_SHIFT)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span> </div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment">/*</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment"> * ED_BURST_DIS (RW)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment"> *</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment"> * Energy Detect Bust Disable:</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment"> * Disable bursting of energy detect data pulses. By default, Energy Detect (ED) transmits</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment"> * a burst of 4 ED data pulses each time the CD is powered up. When bursting is</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment"> * disabled, only a single ED data pulse will be send each time the CD is powered up.</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment"> */</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#af4833e6f41b141a68da0c9a41256a8b7"> 1454</a></span><span class="preprocessor">#define DP83848_EDCR_ED_BURST_DIS_MASK (0x800U)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#aa725fb37fd7b32144b697e6ab6a5cbb4"> 1455</a></span><span class="preprocessor">#define DP83848_EDCR_ED_BURST_DIS_SHIFT (11U)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a218884dde3aec65ee244dfa4a1d686cd"> 1456</a></span><span class="preprocessor">#define DP83848_EDCR_ED_BURST_DIS_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_EDCR_ED_BURST_DIS_SHIFT) &amp; DP83848_EDCR_ED_BURST_DIS_MASK)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3c889a28bfefd5ef8eae77487419e1fe"> 1457</a></span><span class="preprocessor">#define DP83848_EDCR_ED_BURST_DIS_GET(x) (((uint16_t)(x) &amp; DP83848_EDCR_ED_BURST_DIS_MASK) &gt;&gt; DP83848_EDCR_ED_BURST_DIS_SHIFT)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span> </div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment">/*</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment"> * ED_PWR_STATE (RO)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment"> *</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment"> * Energy Detect Power State:</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment"> * Indicates current Energy Detect Power state. When set, Energy Detect is in the</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment"> * powered up state. When cleared, Energy Detect is in the powered down state. This bit</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment"> * is invalid when Energy Detect is not enabled.</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment"> */</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#adb024272af05ed14a5a53f469cd5435a"> 1467</a></span><span class="preprocessor">#define DP83848_EDCR_ED_PWR_STATE_MASK (0x400U)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a4f5c38c41f9fa07c482b89430f5b8a33"> 1468</a></span><span class="preprocessor">#define DP83848_EDCR_ED_PWR_STATE_SHIFT (10U)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a7528251b8f7be3d014fa9866337bafed"> 1469</a></span><span class="preprocessor">#define DP83848_EDCR_ED_PWR_STATE_GET(x) (((uint16_t)(x) &amp; DP83848_EDCR_ED_PWR_STATE_MASK) &gt;&gt; DP83848_EDCR_ED_PWR_STATE_SHIFT)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span> </div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment">/*</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment"> * ED_ERR_MET (RO)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment"> *</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment"> * Energy Detect Error Threshold Met:</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="comment"> * No action is automatically taken upon receipt of error events. This bit is informational</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment"> * only and would be cleared on a read.</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment"> */</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a94e5b742c868581276baa76cf082e4d1"> 1478</a></span><span class="preprocessor">#define DP83848_EDCR_ED_ERR_MET_MASK (0x200U)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a3ec1f69647c2c44b8aeab7e80689f1e5"> 1479</a></span><span class="preprocessor">#define DP83848_EDCR_ED_ERR_MET_SHIFT (9U)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#acbc6f1eb8279ba97b3490a5918fdb7de"> 1480</a></span><span class="preprocessor">#define DP83848_EDCR_ED_ERR_MET_GET(x) (((uint16_t)(x) &amp; DP83848_EDCR_ED_ERR_MET_MASK) &gt;&gt; DP83848_EDCR_ED_ERR_MET_SHIFT)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span> </div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment">/*</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment"> * ED_DATA_MET (RO)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment"> *</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment"> * Energy Detect Data Threshold Met:</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment"> * The number of data events that occurred met or surpassed the Energy Detect Data</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment"> * Threshold. This bit is cleared on a read.</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment"> */</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a600a24476104163ad38c3d5906b9b0b2"> 1489</a></span><span class="preprocessor">#define DP83848_EDCR_ED_DATA_MET_MASK (0x100U)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a122460d01b53be6105690e9f8ef69869"> 1490</a></span><span class="preprocessor">#define DP83848_EDCR_ED_DATA_MET_SHIFT (8U)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a993667e46afebbd62f0cb7d3c624bfd0"> 1491</a></span><span class="preprocessor">#define DP83848_EDCR_ED_DATA_MET_GET(x) (((uint16_t)(x) &amp; DP83848_EDCR_ED_DATA_MET_MASK) &gt;&gt; DP83848_EDCR_ED_DATA_MET_SHIFT)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span> </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment">/*</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment"> * ED_ERR_COUNT (RW)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="comment"> *</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment"> * Energy Detect Error Threshold:</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment"> * Threshold to determine the number of energy detect error events that should cause the</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment"> * device to take action. Intended to allow averaging of noise that may be on the line.</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment"> * Counter will reset after approximately 2 seconds without any energy detect data</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment"> * events.</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment"> */</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a0f80e46199076f72207eda84227f4874"> 1502</a></span><span class="preprocessor">#define DP83848_EDCR_ED_ERR_COUNT_MASK (0xF0U)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6c0f658bd65b1f7b5882ba2fd5d4ec30"> 1503</a></span><span class="preprocessor">#define DP83848_EDCR_ED_ERR_COUNT_SHIFT (4U)</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a5cec32d10c7b7e256205a23b1aa870a1"> 1504</a></span><span class="preprocessor">#define DP83848_EDCR_ED_ERR_COUNT_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_EDCR_ED_ERR_COUNT_SHIFT) &amp; DP83848_EDCR_ED_ERR_COUNT_MASK)</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a8358a1132621941deab5ddc285d174d3"> 1505</a></span><span class="preprocessor">#define DP83848_EDCR_ED_ERR_COUNT_GET(x) (((uint16_t)(x) &amp; DP83848_EDCR_ED_ERR_COUNT_MASK) &gt;&gt; DP83848_EDCR_ED_ERR_COUNT_SHIFT)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span> </div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment">/*</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment"> * ED_DATA_COUNT (RW)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment"> *</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment"> * Energy Detect Data Threshold:</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment"> * Threshold to determine the number of energy detect events that should cause the</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment"> * device to take actions. Intended to allow averaging of noise that may be on the line.</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment"> * Counter will reset after approximately 2 seconds without any energy detect data</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment"> * events.</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment"> */</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a1bdc58db8f280e9a0f01263d650b76ae"> 1516</a></span><span class="preprocessor">#define DP83848_EDCR_ED_DATA_COUNT_MASK (0xFU)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a6fc20b7226eee6917a4f21202320de2a"> 1517</a></span><span class="preprocessor">#define DP83848_EDCR_ED_DATA_COUNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a9654d61e1362d7aabd142c2709b68c5f"> 1518</a></span><span class="preprocessor">#define DP83848_EDCR_ED_DATA_COUNT_SET(x) (((uint16_t)(x) &lt;&lt; DP83848_EDCR_ED_DATA_COUNT_SHIFT) &amp; DP83848_EDCR_ED_DATA_COUNT_MASK)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="hpm__dp83848__regs_8h.html#a2680467c0f0bde47c34125dc6d349e89"> 1519</a></span><span class="preprocessor">#define DP83848_EDCR_ED_DATA_COUNT_GET(x) (((uint16_t)(x) &amp; DP83848_EDCR_ED_DATA_COUNT_MASK) &gt;&gt; DP83848_EDCR_ED_DATA_COUNT_SHIFT)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span> </div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span> </div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span> </div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span> </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_DP83848_REGS_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcb"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcb">DP83848_REG_Type</a></div><div class="ttdeci">DP83848_REG_Type</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:12</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcba0bf83ad0110c36eb882007747542e2f5"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba0bf83ad0110c36eb882007747542e2f5">DP83848_BMCR</a></div><div class="ttdeci">@ DP83848_BMCR</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:13</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcba0d225f11d5c3179757ef09db3d6492f4"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba0d225f11d5c3179757ef09db3d6492f4">DP83848_10BTSCR</a></div><div class="ttdeci">@ DP83848_10BTSCR</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:28</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcba11f1d95192f1dc8de261e3018ac5f71f"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba11f1d95192f1dc8de261e3018ac5f71f">DP83848_RBR</a></div><div class="ttdeci">@ DP83848_RBR</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:25</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcba199e13f2319dcaf04e48fce44616dbf2"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba199e13f2319dcaf04e48fce44616dbf2">DP83848_ANNPTR</a></div><div class="ttdeci">@ DP83848_ANNPTR</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:20</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcba22a72030ae2218d939b90d3ce14e5e2b"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba22a72030ae2218d939b90d3ce14e5e2b">DP83848_PHYCR</a></div><div class="ttdeci">@ DP83848_PHYCR</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:27</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcba3770633916f25147702e918ba7e4ff94"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba3770633916f25147702e918ba7e4ff94">DP83848_ANAR</a></div><div class="ttdeci">@ DP83848_ANAR</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:17</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcba45dc9f95cc599a985be9cbcf29f36e13"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba45dc9f95cc599a985be9cbcf29f36e13">DP83848_ANER</a></div><div class="ttdeci">@ DP83848_ANER</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:19</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcba4b077990ff1082b3d897060b7d6a3e25"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba4b077990ff1082b3d897060b7d6a3e25">DP83848_PHYIDR2</a></div><div class="ttdeci">@ DP83848_PHYIDR2</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:16</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcba529390dd124e697334f5fdef10eb0b88"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba529390dd124e697334f5fdef10eb0b88">DP83848_RECR</a></div><div class="ttdeci">@ DP83848_RECR</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:23</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcba751a3881f1b39fe4e8dcc6e119f32ce5"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba751a3881f1b39fe4e8dcc6e119f32ce5">DP83848_PHYSTS</a></div><div class="ttdeci">@ DP83848_PHYSTS</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:21</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcba967b65b5568f454d0a2d4ed84b72bd83"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba967b65b5568f454d0a2d4ed84b72bd83">DP83848_BMSR</a></div><div class="ttdeci">@ DP83848_BMSR</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:14</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcba99f095e653930521fe20eede1516688e"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcba99f095e653930521fe20eede1516688e">DP83848_FCSCR</a></div><div class="ttdeci">@ DP83848_FCSCR</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:22</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcbabe734150ab08f360d081f06106eb5ce5"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbabe734150ab08f360d081f06106eb5ce5">DP83848_PCSR</a></div><div class="ttdeci">@ DP83848_PCSR</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:24</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcbac6790126e624e93bac3e9d4e420b16fe"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbac6790126e624e93bac3e9d4e420b16fe">DP83848_CDCTRL1</a></div><div class="ttdeci">@ DP83848_CDCTRL1</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:29</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcbac918442c568a81c3e46f621faf5c1a88"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbac918442c568a81c3e46f621faf5c1a88">DP83848_EDCR</a></div><div class="ttdeci">@ DP83848_EDCR</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:30</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcbacb36b2529e873d0bedfb54f5ab2f0cdf"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbacb36b2529e873d0bedfb54f5ab2f0cdf">DP83848_ANLPAR_BP</a></div><div class="ttdeci">@ DP83848_ANLPAR_BP</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:18</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcbadb946f1861de9fad4871939c6dd8382b"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbadb946f1861de9fad4871939c6dd8382b">DP83848_PHYIDR1</a></div><div class="ttdeci">@ DP83848_PHYIDR1</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:15</div></div>
<div class="ttc" id="ahpm__dp83848__regs_8h_html_a1a89ab12ba0c1afed97511709cd22fcbae4b0d93e4e5b1f0ae7415aa614140dbd"><div class="ttname"><a href="hpm__dp83848__regs_8h.html#a1a89ab12ba0c1afed97511709cd22fcbae4b0d93e4e5b1f0ae7415aa614140dbd">DP83848_LEDCR</a></div><div class="ttdeci">@ DP83848_LEDCR</div><div class="ttdef"><b>Definition</b> hpm_dp83848_regs.h:26</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_409f97388efe006bc3438b95e9edef48.html">components</a></li><li class="navelem"><a class="el" href="dir_9da15277711f469d4d74cee377601090.html">enet_phy</a></li><li class="navelem"><a class="el" href="dir_32f60ef8b683d48ffee4d6727e2c9c77.html">dp83848</a></li><li class="navelem"><a class="el" href="hpm__dp83848__regs_8h.html">hpm_dp83848_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:16 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
