$date
	Sun Jul 16 21:29:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! L $end
$var wire 1 " G $end
$var wire 1 # E $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module cmp $end
$var wire 1 # E $end
$var wire 1 ( Ein $end
$var wire 1 ) En $end
$var wire 1 " G $end
$var wire 1 * Gin $end
$var wire 1 + Gn $end
$var wire 1 ! L $end
$var wire 1 , Lin $end
$var wire 1 - Ln $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1-
0,
1+
0*
0)
1(
1'
1&
0%
0$
1#
0"
0!
$end
#2
0&
#4
1&
0'
#6
0&
#8
1&
1%
1$
#10
0&
#12
0#
0-
1)
1!
0(
1,
1&
0$
#14
0&
#16
1&
0%
1$
#18
0&
#20
1&
1%
#22
0&
#24
0!
1-
0)
1#
0,
1(
1&
1'
#26
0&
#28
1&
0%
0$
0'
#30
0&
#32
1&
1%
1$
#34
0&
#36
0#
0+
1)
1"
0(
1*
1&
0%
#38
0&
#40
1&
1%
0$
#42
0&
#44
1&
0%
#46
0&
#48
1&
