<stg><name>kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixAStrm, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %store_ln724 = store i2 0, i2 %r

]]></Node>
<StgValue><ssdm name="store_ln724"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln724 = br void %VITIS_LOOP_726_2.i

]]></Node>
<StgValue><ssdm name="br_ln724"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_726_2.i:0 %r_2 = load i2 %r

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_726_2.i:1 %icmp_ln724 = icmp_eq  i2 %r_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln724"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_726_2.i:3 %br_ln724 = br i1 %icmp_ln724, void %VITIS_LOOP_726_2.i.split, void %for.end9.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln724"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_726_2.i:2 %add_ln724 = add i2 %r_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln724"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="2">
<![CDATA[
VITIS_LOOP_726_2.i.split:0 %zext_ln727 = zext i2 %r_2

]]></Node>
<StgValue><ssdm name="zext_ln727"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_726_2.i.split:1 %p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %r_2, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_726_2.i.split:2 %sub_ln727 = sub i4 %p_shl, i4 %zext_ln727

]]></Node>
<StgValue><ssdm name="sub_ln727"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_726_2.i.split:3 %zext_ln727_1 = zext i4 %sub_ln727

]]></Node>
<StgValue><ssdm name="zext_ln727_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_726_2.i.split:4 %trunc_ln727 = trunc i4 %sub_ln727

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_726_2.i.split:5 %A_re_addr = getelementptr i16 %A_re, i64 0, i64 %zext_ln727_1

]]></Node>
<StgValue><ssdm name="A_re_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_726_2.i.split:6 %add_ln727 = add i3 %trunc_ln727, i3 1

]]></Node>
<StgValue><ssdm name="add_ln727"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_726_2.i.split:9 %add_ln727_1 = add i4 %sub_ln727, i4 2

]]></Node>
<StgValue><ssdm name="add_ln727_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_726_2.i.split:12 %A_im_addr = getelementptr i16 %A_im, i64 0, i64 %zext_ln727_1

]]></Node>
<StgValue><ssdm name="A_im_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_726_2.i.split:18 %matrixAStrm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %matrixAStrm

]]></Node>
<StgValue><ssdm name="matrixAStrm_read"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_726_2.i.split:19 %trunc_ln727_2 = trunc i32 %matrixAStrm_read

]]></Node>
<StgValue><ssdm name="trunc_ln727_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_726_2.i.split:20 %trunc_ln727_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %matrixAStrm_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln727_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
VITIS_LOOP_726_2.i.split:21 %store_ln727 = store i16 %trunc_ln727_2, i4 %A_re_addr

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
VITIS_LOOP_726_2.i.split:22 %store_ln727 = store i16 %trunc_ln727_1, i4 %A_im_addr

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_726_2.i.split:33 %store_ln724 = store i2 %add_ln724, i2 %r

]]></Node>
<StgValue><ssdm name="store_ln724"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
for.end9.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_726_2.i.split:7 %zext_ln727_2 = zext i3 %add_ln727

]]></Node>
<StgValue><ssdm name="zext_ln727_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_726_2.i.split:8 %A_re_addr_1 = getelementptr i16 %A_re, i64 0, i64 %zext_ln727_2

]]></Node>
<StgValue><ssdm name="A_re_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_726_2.i.split:13 %A_im_addr_1 = getelementptr i16 %A_im, i64 0, i64 %zext_ln727_2

]]></Node>
<StgValue><ssdm name="A_im_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_726_2.i.split:23 %matrixAStrm_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %matrixAStrm

]]></Node>
<StgValue><ssdm name="matrixAStrm_read_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_726_2.i.split:24 %trunc_ln727_4 = trunc i32 %matrixAStrm_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln727_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_726_2.i.split:25 %trunc_ln727_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %matrixAStrm_read_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln727_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
VITIS_LOOP_726_2.i.split:26 %store_ln727 = store i16 %trunc_ln727_4, i4 %A_re_addr_1

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln724" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
VITIS_LOOP_726_2.i.split:27 %store_ln727 = store i16 %trunc_ln727_3, i4 %A_im_addr_1

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_726_2.i.split:10 %zext_ln727_3 = zext i4 %add_ln727_1

]]></Node>
<StgValue><ssdm name="zext_ln727_3"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_726_2.i.split:11 %A_re_addr_2 = getelementptr i16 %A_re, i64 0, i64 %zext_ln727_3

]]></Node>
<StgValue><ssdm name="A_re_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_726_2.i.split:14 %A_im_addr_2 = getelementptr i16 %A_im, i64 0, i64 %zext_ln727_3

]]></Node>
<StgValue><ssdm name="A_im_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_726_2.i.split:15 %specpipeline_ln725 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln725"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_726_2.i.split:16 %speclooptripcount_ln724 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln724"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_726_2.i.split:17 %specloopname_ln724 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln724"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_726_2.i.split:28 %matrixAStrm_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %matrixAStrm

]]></Node>
<StgValue><ssdm name="matrixAStrm_read_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32">
<![CDATA[
VITIS_LOOP_726_2.i.split:29 %trunc_ln727_6 = trunc i32 %matrixAStrm_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln727_6"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_726_2.i.split:30 %trunc_ln727_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %matrixAStrm_read_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln727_5"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
VITIS_LOOP_726_2.i.split:31 %store_ln727 = store i16 %trunc_ln727_6, i4 %A_re_addr_2

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
VITIS_LOOP_726_2.i.split:32 %store_ln727 = store i16 %trunc_ln727_5, i4 %A_im_addr_2

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_726_2.i.split:34 %br_ln724 = br void %VITIS_LOOP_726_2.i

]]></Node>
<StgValue><ssdm name="br_ln724"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
