<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>LPDDR4_FspModeRegs_s Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPDDR4_FspModeRegs_s Struct Reference<div class="ingroups"><a class="el" href="group___data_structure.html">Dynamic Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;lpddr4_structs_if.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aaf6786720115a257ba2af2acab43667d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_d_d_r4___fsp_mode_regs__s.html#aaf6786720115a257ba2af2acab43667d">mr1Data_fN</a> [<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td></tr>
<tr class="separator:aaf6786720115a257ba2af2acab43667d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f5bafca1526a2323f5b26156cfcd34"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_d_d_r4___fsp_mode_regs__s.html#a97f5bafca1526a2323f5b26156cfcd34">mr2Data_fN</a> [<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td></tr>
<tr class="separator:a97f5bafca1526a2323f5b26156cfcd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56281596fd0ab446cdfa84b13d916815"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_d_d_r4___fsp_mode_regs__s.html#a56281596fd0ab446cdfa84b13d916815">mr3Data_fN</a> [<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td></tr>
<tr class="separator:a56281596fd0ab446cdfa84b13d916815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac177d424ac8b8857f349ab70d01a23b3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_d_d_r4___fsp_mode_regs__s.html#ac177d424ac8b8857f349ab70d01a23b3">mr11Data_fN</a> [<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td></tr>
<tr class="separator:ac177d424ac8b8857f349ab70d01a23b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f36b4779365a804c7a45e9ca068a8b1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_d_d_r4___fsp_mode_regs__s.html#a3f36b4779365a804c7a45e9ca068a8b1">mr12Data_fN</a> [<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td></tr>
<tr class="separator:a3f36b4779365a804c7a45e9ca068a8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99fb65ab6bd365e1923f9fba205bca8e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_d_d_r4___fsp_mode_regs__s.html#a99fb65ab6bd365e1923f9fba205bca8e">mr13Data_fN</a> [<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td></tr>
<tr class="separator:a99fb65ab6bd365e1923f9fba205bca8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e05843dd1fa0ee6898390d18c37aa8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_d_d_r4___fsp_mode_regs__s.html#a88e05843dd1fa0ee6898390d18c37aa8">mr14Data_fN</a> [<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td></tr>
<tr class="separator:a88e05843dd1fa0ee6898390d18c37aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861bb6b5fd5331666f287ed8e8329177"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_d_d_r4___fsp_mode_regs__s.html#a861bb6b5fd5331666f287ed8e8329177">mr22Data_fN</a> [<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td></tr>
<tr class="separator:a861bb6b5fd5331666f287ed8e8329177"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Frequency Set Point mode register values </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ac177d424ac8b8857f349ab70d01a23b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPDDR4_FspModeRegs_s::mr11Data_fN[<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MR11 register data for the FSP. </p>

</div>
</div>
<a class="anchor" id="a3f36b4779365a804c7a45e9ca068a8b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPDDR4_FspModeRegs_s::mr12Data_fN[<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MR12 register data for the FSP. </p>

</div>
</div>
<a class="anchor" id="a99fb65ab6bd365e1923f9fba205bca8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPDDR4_FspModeRegs_s::mr13Data_fN[<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MR13 register data for the FSP. </p>

</div>
</div>
<a class="anchor" id="a88e05843dd1fa0ee6898390d18c37aa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPDDR4_FspModeRegs_s::mr14Data_fN[<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MR14 register data for the FSP. </p>

</div>
</div>
<a class="anchor" id="aaf6786720115a257ba2af2acab43667d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPDDR4_FspModeRegs_s::mr1Data_fN[<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MR1 register data for the FSP. </p>

</div>
</div>
<a class="anchor" id="a861bb6b5fd5331666f287ed8e8329177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPDDR4_FspModeRegs_s::mr22Data_fN[<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MR22 register data for the selected frequency. </p>

</div>
</div>
<a class="anchor" id="a97f5bafca1526a2323f5b26156cfcd34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPDDR4_FspModeRegs_s::mr2Data_fN[<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MR2 register data for the FSP. </p>

</div>
</div>
<a class="anchor" id="a56281596fd0ab446cdfa84b13d916815"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t LPDDR4_FspModeRegs_s::mr3Data_fN[<a class="el" href="group___config_info.html#ga04f10aef8c1fdecacc210a074b28ac4a">LPDDR4_MAX_CS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MR3 register data for the FSP. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>lpddr4_structs_if.h</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
