// Seed: 2982555411
module module_0 (
    output supply0 id_0,
    input supply0 id_1
    , id_18,
    input wor id_2,
    output wire id_3,
    output tri1 id_4,
    input tri id_5,
    output supply1 id_6,
    input wire id_7,
    input supply0 id_8,
    output wor id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wand id_12,
    output tri0 id_13,
    input wand id_14,
    output wand id_15
    , id_19,
    input wire id_16
);
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd7
) (
    input  uwire id_0,
    input  wor   _id_1,
    input  tri   id_2,
    output wire  id_3,
    input  wire  id_4
);
  assign id_3 = id_1;
  id_6 :
  assert property (@(posedge id_1) id_2)
  else $signed(7);
  ;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_4,
      id_3,
      id_2,
      id_2,
      id_4,
      id_3,
      id_4,
      id_3,
      id_4
  );
  assign modCall_1.id_6 = 0;
  logic id_7 = "";
  logic [id_1 : -1] id_8;
endmodule
