0.7
2020.1
May 27 2020
20:09:33
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v,1601583476,verilog,,,,ProcessorTB,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/imports/Downloads/fullAdder.v,1601582134,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v,,fullAdder_,,,,,,,,
,,,,,,,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/MemoryController.v,1602528139,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Processor.v,,MemoryController,,,,,,,,
C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sources_1/new/Processor.v,1601937837,verilog,,C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v,,Processor,,,,,,,,
