;buildInfoPackage: chisel3, version: 3.4.2, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit ALU_EX : 
  module ALU_EX : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in_A : UInt<32>, flip in_B : UInt<32>, flip alu_Op : UInt<4>, out : UInt<32>, sum : UInt<32>}
    
    node _sum_T = bits(io.alu_Op, 0, 0) @[ALU_EX.scala 23:48]
    node _sum_T_1 = sub(UInt<1>("h00"), io.in_B) @[ALU_EX.scala 23:54]
    node _sum_T_2 = tail(_sum_T_1, 1) @[ALU_EX.scala 23:54]
    node _sum_T_3 = mux(_sum_T, _sum_T_2, io.in_B) @[ALU_EX.scala 23:34]
    node _sum_T_4 = add(io.in_A, _sum_T_3) @[ALU_EX.scala 23:28]
    node sum = tail(_sum_T_4, 1) @[ALU_EX.scala 23:28]
    node _cmp_T = bits(io.in_A, 31, 31) @[ALU_EX.scala 24:34]
    node _cmp_T_1 = bits(io.in_B, 31, 31) @[ALU_EX.scala 24:59]
    node _cmp_T_2 = eq(_cmp_T, _cmp_T_1) @[ALU_EX.scala 24:45]
    node _cmp_T_3 = bits(sum, 31, 31) @[ALU_EX.scala 24:76]
    node _cmp_T_4 = bits(io.alu_Op, 1, 1) @[ALU_EX.scala 25:27]
    node _cmp_T_5 = bits(io.in_B, 31, 31) @[ALU_EX.scala 25:43]
    node _cmp_T_6 = bits(io.in_A, 31, 31) @[ALU_EX.scala 25:66]
    node _cmp_T_7 = mux(_cmp_T_4, _cmp_T_5, _cmp_T_6) @[ALU_EX.scala 25:13]
    node cmp = mux(_cmp_T_2, _cmp_T_3, _cmp_T_7) @[ALU_EX.scala 24:22]
    node shamt = bits(io.in_B, 4, 0) @[ALU_EX.scala 27:30]
    node _shin_T = bits(io.alu_Op, 3, 3) @[ALU_EX.scala 28:38]
    node _shin_T_1 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47]
    node _shin_T_2 = xor(UInt<32>("h0ffffffff"), _shin_T_1) @[Bitwise.scala 102:21]
    node _shin_T_3 = shr(io.in_A, 16) @[Bitwise.scala 103:21]
    node _shin_T_4 = and(_shin_T_3, _shin_T_2) @[Bitwise.scala 103:31]
    node _shin_T_5 = bits(io.in_A, 15, 0) @[Bitwise.scala 103:46]
    node _shin_T_6 = shl(_shin_T_5, 16) @[Bitwise.scala 103:65]
    node _shin_T_7 = not(_shin_T_2) @[Bitwise.scala 103:77]
    node _shin_T_8 = and(_shin_T_6, _shin_T_7) @[Bitwise.scala 103:75]
    node _shin_T_9 = or(_shin_T_4, _shin_T_8) @[Bitwise.scala 103:39]
    node _shin_T_10 = bits(_shin_T_2, 23, 0) @[Bitwise.scala 102:28]
    node _shin_T_11 = shl(_shin_T_10, 8) @[Bitwise.scala 102:47]
    node _shin_T_12 = xor(_shin_T_2, _shin_T_11) @[Bitwise.scala 102:21]
    node _shin_T_13 = shr(_shin_T_9, 8) @[Bitwise.scala 103:21]
    node _shin_T_14 = and(_shin_T_13, _shin_T_12) @[Bitwise.scala 103:31]
    node _shin_T_15 = bits(_shin_T_9, 23, 0) @[Bitwise.scala 103:46]
    node _shin_T_16 = shl(_shin_T_15, 8) @[Bitwise.scala 103:65]
    node _shin_T_17 = not(_shin_T_12) @[Bitwise.scala 103:77]
    node _shin_T_18 = and(_shin_T_16, _shin_T_17) @[Bitwise.scala 103:75]
    node _shin_T_19 = or(_shin_T_14, _shin_T_18) @[Bitwise.scala 103:39]
    node _shin_T_20 = bits(_shin_T_12, 27, 0) @[Bitwise.scala 102:28]
    node _shin_T_21 = shl(_shin_T_20, 4) @[Bitwise.scala 102:47]
    node _shin_T_22 = xor(_shin_T_12, _shin_T_21) @[Bitwise.scala 102:21]
    node _shin_T_23 = shr(_shin_T_19, 4) @[Bitwise.scala 103:21]
    node _shin_T_24 = and(_shin_T_23, _shin_T_22) @[Bitwise.scala 103:31]
    node _shin_T_25 = bits(_shin_T_19, 27, 0) @[Bitwise.scala 103:46]
    node _shin_T_26 = shl(_shin_T_25, 4) @[Bitwise.scala 103:65]
    node _shin_T_27 = not(_shin_T_22) @[Bitwise.scala 103:77]
    node _shin_T_28 = and(_shin_T_26, _shin_T_27) @[Bitwise.scala 103:75]
    node _shin_T_29 = or(_shin_T_24, _shin_T_28) @[Bitwise.scala 103:39]
    node _shin_T_30 = bits(_shin_T_22, 29, 0) @[Bitwise.scala 102:28]
    node _shin_T_31 = shl(_shin_T_30, 2) @[Bitwise.scala 102:47]
    node _shin_T_32 = xor(_shin_T_22, _shin_T_31) @[Bitwise.scala 102:21]
    node _shin_T_33 = shr(_shin_T_29, 2) @[Bitwise.scala 103:21]
    node _shin_T_34 = and(_shin_T_33, _shin_T_32) @[Bitwise.scala 103:31]
    node _shin_T_35 = bits(_shin_T_29, 29, 0) @[Bitwise.scala 103:46]
    node _shin_T_36 = shl(_shin_T_35, 2) @[Bitwise.scala 103:65]
    node _shin_T_37 = not(_shin_T_32) @[Bitwise.scala 103:77]
    node _shin_T_38 = and(_shin_T_36, _shin_T_37) @[Bitwise.scala 103:75]
    node _shin_T_39 = or(_shin_T_34, _shin_T_38) @[Bitwise.scala 103:39]
    node _shin_T_40 = bits(_shin_T_32, 30, 0) @[Bitwise.scala 102:28]
    node _shin_T_41 = shl(_shin_T_40, 1) @[Bitwise.scala 102:47]
    node _shin_T_42 = xor(_shin_T_32, _shin_T_41) @[Bitwise.scala 102:21]
    node _shin_T_43 = shr(_shin_T_39, 1) @[Bitwise.scala 103:21]
    node _shin_T_44 = and(_shin_T_43, _shin_T_42) @[Bitwise.scala 103:31]
    node _shin_T_45 = bits(_shin_T_39, 30, 0) @[Bitwise.scala 103:46]
    node _shin_T_46 = shl(_shin_T_45, 1) @[Bitwise.scala 103:65]
    node _shin_T_47 = not(_shin_T_42) @[Bitwise.scala 103:77]
    node _shin_T_48 = and(_shin_T_46, _shin_T_47) @[Bitwise.scala 103:75]
    node _shin_T_49 = or(_shin_T_44, _shin_T_48) @[Bitwise.scala 103:39]
    node shin = mux(_shin_T, io.in_A, _shin_T_49) @[ALU_EX.scala 28:24]
    node _shiftr_T = bits(io.alu_Op, 0, 0) @[ALU_EX.scala 29:42]
    node _shiftr_T_1 = bits(shin, 31, 31) @[ALU_EX.scala 29:54]
    node shiftr_hi = and(_shiftr_T, _shiftr_T_1) @[ALU_EX.scala 29:46]
    node _shiftr_T_2 = cat(shiftr_hi, shin) @[Cat.scala 30:58]
    node _shiftr_T_3 = asSInt(_shiftr_T_2) @[ALU_EX.scala 29:76]
    node _shiftr_T_4 = dshr(_shiftr_T_3, shamt) @[ALU_EX.scala 29:83]
    node shiftr = bits(_shiftr_T_4, 31, 0) @[ALU_EX.scala 29:94]
    node _shiftl_T = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47]
    node _shiftl_T_1 = xor(UInt<32>("h0ffffffff"), _shiftl_T) @[Bitwise.scala 102:21]
    node _shiftl_T_2 = shr(shiftr, 16) @[Bitwise.scala 103:21]
    node _shiftl_T_3 = and(_shiftl_T_2, _shiftl_T_1) @[Bitwise.scala 103:31]
    node _shiftl_T_4 = bits(shiftr, 15, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_5 = shl(_shiftl_T_4, 16) @[Bitwise.scala 103:65]
    node _shiftl_T_6 = not(_shiftl_T_1) @[Bitwise.scala 103:77]
    node _shiftl_T_7 = and(_shiftl_T_5, _shiftl_T_6) @[Bitwise.scala 103:75]
    node _shiftl_T_8 = or(_shiftl_T_3, _shiftl_T_7) @[Bitwise.scala 103:39]
    node _shiftl_T_9 = bits(_shiftl_T_1, 23, 0) @[Bitwise.scala 102:28]
    node _shiftl_T_10 = shl(_shiftl_T_9, 8) @[Bitwise.scala 102:47]
    node _shiftl_T_11 = xor(_shiftl_T_1, _shiftl_T_10) @[Bitwise.scala 102:21]
    node _shiftl_T_12 = shr(_shiftl_T_8, 8) @[Bitwise.scala 103:21]
    node _shiftl_T_13 = and(_shiftl_T_12, _shiftl_T_11) @[Bitwise.scala 103:31]
    node _shiftl_T_14 = bits(_shiftl_T_8, 23, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_15 = shl(_shiftl_T_14, 8) @[Bitwise.scala 103:65]
    node _shiftl_T_16 = not(_shiftl_T_11) @[Bitwise.scala 103:77]
    node _shiftl_T_17 = and(_shiftl_T_15, _shiftl_T_16) @[Bitwise.scala 103:75]
    node _shiftl_T_18 = or(_shiftl_T_13, _shiftl_T_17) @[Bitwise.scala 103:39]
    node _shiftl_T_19 = bits(_shiftl_T_11, 27, 0) @[Bitwise.scala 102:28]
    node _shiftl_T_20 = shl(_shiftl_T_19, 4) @[Bitwise.scala 102:47]
    node _shiftl_T_21 = xor(_shiftl_T_11, _shiftl_T_20) @[Bitwise.scala 102:21]
    node _shiftl_T_22 = shr(_shiftl_T_18, 4) @[Bitwise.scala 103:21]
    node _shiftl_T_23 = and(_shiftl_T_22, _shiftl_T_21) @[Bitwise.scala 103:31]
    node _shiftl_T_24 = bits(_shiftl_T_18, 27, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_25 = shl(_shiftl_T_24, 4) @[Bitwise.scala 103:65]
    node _shiftl_T_26 = not(_shiftl_T_21) @[Bitwise.scala 103:77]
    node _shiftl_T_27 = and(_shiftl_T_25, _shiftl_T_26) @[Bitwise.scala 103:75]
    node _shiftl_T_28 = or(_shiftl_T_23, _shiftl_T_27) @[Bitwise.scala 103:39]
    node _shiftl_T_29 = bits(_shiftl_T_21, 29, 0) @[Bitwise.scala 102:28]
    node _shiftl_T_30 = shl(_shiftl_T_29, 2) @[Bitwise.scala 102:47]
    node _shiftl_T_31 = xor(_shiftl_T_21, _shiftl_T_30) @[Bitwise.scala 102:21]
    node _shiftl_T_32 = shr(_shiftl_T_28, 2) @[Bitwise.scala 103:21]
    node _shiftl_T_33 = and(_shiftl_T_32, _shiftl_T_31) @[Bitwise.scala 103:31]
    node _shiftl_T_34 = bits(_shiftl_T_28, 29, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_35 = shl(_shiftl_T_34, 2) @[Bitwise.scala 103:65]
    node _shiftl_T_36 = not(_shiftl_T_31) @[Bitwise.scala 103:77]
    node _shiftl_T_37 = and(_shiftl_T_35, _shiftl_T_36) @[Bitwise.scala 103:75]
    node _shiftl_T_38 = or(_shiftl_T_33, _shiftl_T_37) @[Bitwise.scala 103:39]
    node _shiftl_T_39 = bits(_shiftl_T_31, 30, 0) @[Bitwise.scala 102:28]
    node _shiftl_T_40 = shl(_shiftl_T_39, 1) @[Bitwise.scala 102:47]
    node _shiftl_T_41 = xor(_shiftl_T_31, _shiftl_T_40) @[Bitwise.scala 102:21]
    node _shiftl_T_42 = shr(_shiftl_T_38, 1) @[Bitwise.scala 103:21]
    node _shiftl_T_43 = and(_shiftl_T_42, _shiftl_T_41) @[Bitwise.scala 103:31]
    node _shiftl_T_44 = bits(_shiftl_T_38, 30, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_45 = shl(_shiftl_T_44, 1) @[Bitwise.scala 103:65]
    node _shiftl_T_46 = not(_shiftl_T_41) @[Bitwise.scala 103:77]
    node _shiftl_T_47 = and(_shiftl_T_45, _shiftl_T_46) @[Bitwise.scala 103:75]
    node shiftl = or(_shiftl_T_43, _shiftl_T_47) @[Bitwise.scala 103:39]
    node _out_T = eq(io.alu_Op, UInt<4>("h00")) @[ALU_EX.scala 32:25]
    node _out_T_1 = eq(io.alu_Op, UInt<4>("h01")) @[ALU_EX.scala 32:52]
    node _out_T_2 = or(_out_T, _out_T_1) @[ALU_EX.scala 32:37]
    node _out_T_3 = eq(io.alu_Op, UInt<4>("h05")) @[ALU_EX.scala 33:26]
    node _out_T_4 = eq(io.alu_Op, UInt<4>("h07")) @[ALU_EX.scala 33:53]
    node _out_T_5 = or(_out_T_3, _out_T_4) @[ALU_EX.scala 33:38]
    node _out_T_6 = eq(io.alu_Op, UInt<4>("h09")) @[ALU_EX.scala 34:27]
    node _out_T_7 = eq(io.alu_Op, UInt<4>("h08")) @[ALU_EX.scala 34:54]
    node _out_T_8 = or(_out_T_6, _out_T_7) @[ALU_EX.scala 34:39]
    node _out_T_9 = eq(io.alu_Op, UInt<4>("h06")) @[ALU_EX.scala 35:27]
    node _out_T_10 = eq(io.alu_Op, UInt<4>("h02")) @[ALU_EX.scala 36:27]
    node _out_T_11 = and(io.in_A, io.in_B) @[ALU_EX.scala 36:53]
    node _out_T_12 = eq(io.alu_Op, UInt<4>("h03")) @[ALU_EX.scala 37:27]
    node _out_T_13 = or(io.in_A, io.in_B) @[ALU_EX.scala 37:52]
    node _out_T_14 = eq(io.alu_Op, UInt<4>("h04")) @[ALU_EX.scala 38:27]
    node _out_T_15 = xor(io.in_A, io.in_B) @[ALU_EX.scala 38:53]
    node _out_T_16 = eq(io.alu_Op, UInt<4>("h0a")) @[ALU_EX.scala 39:27]
    node _out_T_17 = eq(io.alu_Op, UInt<4>("h0a")) @[ALU_EX.scala 40:27]
    node _out_T_18 = mux(_out_T_17, io.in_B, UInt<1>("h00")) @[ALU_EX.scala 40:13]
    node _out_T_19 = mux(_out_T_16, io.in_A, _out_T_18) @[ALU_EX.scala 39:13]
    node _out_T_20 = mux(_out_T_14, _out_T_15, _out_T_19) @[ALU_EX.scala 38:13]
    node _out_T_21 = mux(_out_T_12, _out_T_13, _out_T_20) @[ALU_EX.scala 37:13]
    node _out_T_22 = mux(_out_T_10, _out_T_11, _out_T_21) @[ALU_EX.scala 36:13]
    node _out_T_23 = mux(_out_T_9, shiftl, _out_T_22) @[ALU_EX.scala 35:13]
    node _out_T_24 = mux(_out_T_8, shiftr, _out_T_23) @[ALU_EX.scala 34:13]
    node _out_T_25 = mux(_out_T_5, cmp, _out_T_24) @[ALU_EX.scala 33:13]
    node out = mux(_out_T_2, sum, _out_T_25) @[ALU_EX.scala 32:13]
    io.out <= out @[ALU_EX.scala 41:14]
    io.sum <= sum @[ALU_EX.scala 42:10]
    
