{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446450983321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446450983325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 23:56:23 2015 " "Processing started: Sun Nov 01 23:56:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446450983325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446450983325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgb2vga -c rgb2vga " "Command: quartus_sta rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446450983325 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1446450983404 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446450983537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446450983592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446450983593 ""}
{ "Info" "ISTA_SDC_FOUND" "rgb2vga.out.sdc " "Reading SDC File: 'rgb2vga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1446450983902 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446450983907 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446450983907 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446450983907 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446450983907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1446450983907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984015 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1446450984017 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1446450984027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.501 " "Worst-case setup slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.501               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.545               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.545               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.819               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.819               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450984066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.228               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.356               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450984077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.557 " "Worst-case recovery slack is 5.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.557               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.557               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450984082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.865 " "Worst-case removal slack is 0.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.865               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450984088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.100 " "Worst-case minimum pulse width slack is 4.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.100               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.100               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.117               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.117               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 CLOCK_50  " "    9.835               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.247               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.247               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450984092 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.501 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.501" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984282 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984282 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.501  " "Path #1: Setup slack is 0.501 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : adc:inst2\|pixel_adc\[3\] " "From Node    : adc:inst2\|pixel_adc\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111 " "To Node      : genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.890      0.799  R        clock network delay " "     1.890      0.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.089      0.199     uTco  adc:inst2\|pixel_adc\[3\] " "     2.089      0.199     uTco  adc:inst2\|pixel_adc\[3\]" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.089      0.000 FF  CELL  inst2\|pixel_adc\[3\]\|q " "     2.089      0.000 FF  CELL  inst2\|pixel_adc\[3\]\|q" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.891      0.802 FF    IC  inst4\|LessThan4~0\|dataa " "     2.891      0.802 FF    IC  inst4\|LessThan4~0\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 860 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199      0.308 FF  CELL  inst4\|LessThan4~0\|combout " "     3.199      0.308 FF  CELL  inst4\|LessThan4~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 860 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.641      0.442 FF    IC  inst4\|Mux25~1\|dataa " "     3.641      0.442 FF    IC  inst4\|Mux25~1\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.008      0.367 FF  CELL  inst4\|Mux25~1\|combout " "     4.008      0.367 FF  CELL  inst4\|Mux25~1\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.602      0.594 FF    IC  inst4\|a_pixel~28\|datad " "     4.602      0.594 FF    IC  inst4\|a_pixel~28\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.712      0.110 FF  CELL  inst4\|a_pixel~28\|combout " "     4.712      0.110 FF  CELL  inst4\|a_pixel~28\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.956      0.244 FF    IC  inst4\|a_pixel~31\|dataa " "     4.956      0.244 FF    IC  inst4\|a_pixel~31\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.323      0.367 FF  CELL  inst4\|a_pixel~31\|combout " "     5.323      0.367 FF  CELL  inst4\|a_pixel~31\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.950      0.627 FF    IC  inst4\|a_pixel~32\|datab " "     5.950      0.627 FF    IC  inst4\|a_pixel~32\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.299      0.349 FF  CELL  inst4\|a_pixel~32\|combout " "     6.299      0.349 FF  CELL  inst4\|a_pixel~32\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.701      0.402 FF    IC  inst4\|a_pixel~36\|datab " "     6.701      0.402 FF    IC  inst4\|a_pixel~36\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.050      0.349 FF  CELL  inst4\|a_pixel~36\|combout " "     7.050      0.349 FF  CELL  inst4\|a_pixel~36\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.394      0.344 FF    IC  inst4\|process_d~1\|datab " "     7.394      0.344 FF    IC  inst4\|process_d~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.699      0.305 FF  CELL  inst4\|process_d~1\|combout " "     7.699      0.305 FF  CELL  inst4\|process_d~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.905      0.206 FF    IC  inst4\|process_d~2\|datac " "     7.905      0.206 FF    IC  inst4\|process_d~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.147      0.242 FF  CELL  inst4\|process_d~2\|combout " "     8.147      0.242 FF  CELL  inst4\|process_d~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.354      0.207 FF    IC  inst4\|process_d~3\|datac " "     8.354      0.207 FF    IC  inst4\|process_d~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.596      0.242 FF  CELL  inst4\|process_d~3\|combout " "     8.596      0.242 FF  CELL  inst4\|process_d~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.493      0.897 FF    IC  inst4\|Mux55~6\|datad " "     9.493      0.897 FF    IC  inst4\|Mux55~6\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.603      0.110 FF  CELL  inst4\|Mux55~6\|combout " "     9.603      0.110 FF  CELL  inst4\|Mux55~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.824      0.221 FF    IC  inst4\|Mux55~7\|datad " "     9.824      0.221 FF    IC  inst4\|Mux55~7\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.953      0.129 FR  CELL  inst4\|Mux55~7\|combout " "     9.953      0.129 FR  CELL  inst4\|Mux55~7\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.953      0.000 RR    IC  inst4\|pixel_d\[7\]_OTERM25_OTERM61_NEW_REG110\|d " "     9.953      0.000 RR    IC  inst4\|pixel_d\[7\]_OTERM25_OTERM61_NEW_REG110\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.027      0.074 RR  CELL  genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111 " "    10.027      0.074 RR  CELL  genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.190      0.369  R        clock network delay " "    10.190      0.369  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.533      0.343           clock pessimism removed " "    10.533      0.343           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.513     -0.020           clock uncertainty " "    10.513     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.528      0.015     uTsu  genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111 " "    10.528      0.015     uTsu  genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.027 " "Data Arrival Time  :    10.027" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.528 " "Data Required Time :    10.528" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.501  " "Slack              :     0.501 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984284 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.545 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.545" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984287 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984287 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.545  " "Path #1: Setup slack is 3.545 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\] " "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hcount\[21\] " "To Node      : input_detect:input_detect\|\\horizontal:hcount\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.783      0.783  R        clock network delay " "     0.783      0.783  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.982      0.199     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\] " "     0.982      0.199     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.982      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q " "     0.982      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.312      0.330 FF    IC  input_detect\|Add0~2\|dataa " "     1.312      0.330 FF    IC  input_detect\|Add0~2\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.748      0.436 FR  CELL  input_detect\|Add0~2\|cout " "     1.748      0.436 FR  CELL  input_detect\|Add0~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.748      0.000 RR    IC  input_detect\|Add0~4\|cin " "     1.748      0.000 RR    IC  input_detect\|Add0~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.185      0.437 RF  CELL  input_detect\|Add0~4\|combout " "     2.185      0.437 RF  CELL  input_detect\|Add0~4\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.516      0.331 FF    IC  input_detect\|hpeak~0\|datac " "     2.516      0.331 FF    IC  input_detect\|hpeak~0\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.758      0.242 FF  CELL  input_detect\|hpeak~0\|combout " "     2.758      0.242 FF  CELL  input_detect\|hpeak~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.140      0.382 FF    IC  input_detect\|horizontal~1\|dataa " "     3.140      0.382 FF    IC  input_detect\|horizontal~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.487      0.347 FF  CELL  input_detect\|horizontal~1\|combout " "     3.487      0.347 FF  CELL  input_detect\|horizontal~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.939      0.452 FF    IC  input_detect\|video_active~0\|dataa " "     3.939      0.452 FF    IC  input_detect\|video_active~0\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.264      0.325 FR  CELL  input_detect\|video_active~0\|combout " "     4.264      0.325 FR  CELL  input_detect\|video_active~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.600      0.336 RR    IC  input_detect\|\\horizontal:hcount\[21\]~3\|datad " "     4.600      0.336 RR    IC  input_detect\|\\horizontal:hcount\[21\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.720      0.120 RF  CELL  input_detect\|\\horizontal:hcount\[21\]~3\|combout " "     4.720      0.120 RF  CELL  input_detect\|\\horizontal:hcount\[21\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.316      0.596 FF    IC  input_detect\|\\horizontal:hcount\[21\]\|ena " "     5.316      0.596 FF    IC  input_detect\|\\horizontal:hcount\[21\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.902      0.586 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[21\] " "     5.902      0.586 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.093      0.363  R        clock network delay " "     9.093      0.363  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.452      0.359           clock pessimism removed " "     9.452      0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.432     -0.020           clock uncertainty " "     9.432     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.447      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[21\] " "     9.447      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.902 " "Data Arrival Time  :     5.902" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.447 " "Data Required Time :     9.447" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.545  " "Slack              :     3.545 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984289 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.819 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.819" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984292 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.819  " "Path #1: Setup slack is 10.819 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|barcolor\[2\] " "From Node    : vgaout:inst\|barcolor\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.313      0.313  R        clock network delay " "     0.313      0.313  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.512      0.199     uTco  vgaout:inst\|barcolor\[2\] " "     0.512      0.199     uTco  vgaout:inst\|barcolor\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 168 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.512      0.000 FF  CELL  inst\|barcolor\[2\]\|q " "     0.512      0.000 FF  CELL  inst\|barcolor\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 168 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.194      0.682 FF    IC  inst\|vga_out\[2\]~4\|datad " "     1.194      0.682 FF    IC  inst\|vga_out\[2\]~4\|datad" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.304      0.110 FF  CELL  inst\|vga_out\[2\]~4\|combout " "     1.304      0.110 FF  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      1.780 FF    IC  VGAB0~output\|i " "     3.084      1.780 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.070      5.986 FF  CELL  VGAB0~output\|o " "     9.070      5.986 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.070      0.000 FF  CELL  VGAB0 " "     9.070      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.661     -3.339  R        clock network delay " "    21.661     -3.339  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.909      0.248           clock pessimism removed " "    21.909      0.248           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.889     -0.020           clock uncertainty " "    21.889     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.889     -2.000  F  oExt  VGAB0 " "    19.889     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.070 " "Data Arrival Time  :     9.070" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.889 " "Data Required Time :    19.889" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.819  " "Slack              :    10.819 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984294 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984300 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.228  " "Path #1: Hold slack is 0.228 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|pixelOut\[5\] " "From Node    : sdram:inst1\|pixelOut\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.452      0.361  R        clock network delay " "     1.452      0.361  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.651      0.199     uTco  sdram:inst1\|pixelOut\[5\] " "     1.651      0.199     uTco  sdram:inst1\|pixelOut\[5\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.651      0.000 RR  CELL  inst1\|pixelOut\[5\]\|q " "     1.651      0.000 RR  CELL  inst1\|pixelOut\[5\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.190      0.539 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[5\] " "     2.190      0.539 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[5\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.253      0.063 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.253      0.063 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.197      1.106  R        clock network delay " "     2.197      1.106  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838     -0.359           clock pessimism removed " "     1.838     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838      0.000           clock uncertainty " "     1.838      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.025      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.025      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.253 " "Data Arrival Time  :     2.253" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.025 " "Data Required Time :     2.025" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.228  " "Slack              :     0.228 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984302 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.356 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.356" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984305 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984305 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.356  " "Path #1: Hold slack is 0.356 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|col_number\[8\] " "From Node    : vgaout:inst\|col_number\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.089     -0.089  R        clock network delay " "    -0.089     -0.089  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.110      0.199     uTco  vgaout:inst\|col_number\[8\] " "     0.110      0.199     uTco  vgaout:inst\|col_number\[8\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 94 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.110      0.000 RR  CELL  inst\|col_number\[8\]\|q " "     0.110      0.000 RR  CELL  inst\|col_number\[8\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 94 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.709      0.599 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portbaddr\[8\] " "     0.709      0.599 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portbaddr\[8\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.768      0.059 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "     0.768      0.059 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.565      0.565  R        clock network delay " "     0.565      0.565  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.225     -0.340           clock pessimism removed " "     0.225     -0.340           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.225      0.000           clock uncertainty " "     0.225      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.412      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "     0.412      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.768 " "Data Arrival Time  :     0.768" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.412 " "Data Required Time :     0.412" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.356  " "Slack              :     0.356 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984306 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984308 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984308 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.358  " "Path #1: Hold slack is 0.358 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|video_active " "From Node    : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|video_active " "To Node      : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.363      0.363  R        clock network delay " "     0.363      0.363  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.562      0.199     uTco  input_detect:input_detect\|video_active " "     0.562      0.199     uTco  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.562      0.000 RR  CELL  input_detect\|video_active\|q " "     0.562      0.000 RR  CELL  input_detect\|video_active\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.562      0.000 RR    IC  input_detect\|video_active~1\|datac " "     0.562      0.000 RR    IC  input_detect\|video_active~1\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.881      0.319 RR  CELL  input_detect\|video_active~1\|combout " "     0.881      0.319 RR  CELL  input_detect\|video_active~1\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.881      0.000 RR    IC  input_detect\|video_active\|d " "     0.881      0.000 RR    IC  input_detect\|video_active\|d" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.940      0.059 RR  CELL  input_detect:input_detect\|video_active " "     0.940      0.059 RR  CELL  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.784      0.784  R        clock network delay " "     0.784      0.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.425     -0.359           clock pessimism removed " "     0.425     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.425      0.000           clock uncertainty " "     0.425      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.582      0.157      uTh  input_detect:input_detect\|video_active " "     0.582      0.157      uTh  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.940 " "Data Arrival Time  :     0.940" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.582 " "Data Required Time :     0.582" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.358  " "Slack              :     0.358 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984310 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.557 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.557" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984312 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984312 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.557  " "Path #1: Recovery slack is 5.557 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:inst4\|vblank " "From Node    : genlock:inst4\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|a_pixel~27_OTERM1 " "To Node      : genlock:inst4\|a_pixel~27_OTERM1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.870      0.779  R        clock network delay " "     1.870      0.779  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.069      0.199     uTco  genlock:inst4\|vblank " "     2.069      0.199     uTco  genlock:inst4\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.069      0.000 RR  CELL  inst4\|vblank\|q " "     2.069      0.000 RR  CELL  inst4\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.463      0.394 RR    IC  inst4\|hraster~0\|datad " "     2.463      0.394 RR    IC  inst4\|hraster~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.583      0.120 RF  CELL  inst4\|hraster~0\|combout " "     2.583      0.120 RF  CELL  inst4\|hraster~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.293      1.710 FF    IC  inst4\|a_pixel~27_NEW_REG0\|clrn " "     4.293      1.710 FF    IC  inst4\|a_pixel~27_NEW_REG0\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.977      0.684 FR  CELL  genlock:inst4\|a_pixel~27_OTERM1 " "     4.977      0.684 FR  CELL  genlock:inst4\|a_pixel~27_OTERM1" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.196      0.375  R        clock network delay " "    10.196      0.375  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.539      0.343           clock pessimism removed " "    10.539      0.343           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.519     -0.020           clock uncertainty " "    10.519     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.534      0.015     uTsu  genlock:inst4\|a_pixel~27_OTERM1 " "    10.534      0.015     uTsu  genlock:inst4\|a_pixel~27_OTERM1" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.977 " "Data Arrival Time  :     4.977" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.534 " "Data Required Time :    10.534" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.557  " "Slack              :     5.557 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984314 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.865 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.865" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984316 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984316 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.865  " "Path #1: Removal slack is 0.865 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowStoreAck " "From Node    : sdram:inst1\|rowStoreAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|store_req " "To Node      : genlock:inst4\|store_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.470      0.379  R        clock network delay " "     1.470      0.379  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.669      0.199     uTco  sdram:inst1\|rowStoreAck " "     1.669      0.199     uTco  sdram:inst1\|rowStoreAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.669      0.000 RR  CELL  inst1\|rowStoreAck\|q " "     1.669      0.000 RR  CELL  inst1\|rowStoreAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.914      0.245 RR    IC  inst4\|store_req\|clrn " "     1.914      0.245 RR    IC  inst4\|store_req\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.554      0.640 RF  CELL  genlock:inst4\|store_req " "     2.554      0.640 RF  CELL  genlock:inst4\|store_req" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.891      0.800  R        clock network delay " "     1.891      0.800  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.532     -0.359           clock pessimism removed " "     1.532     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.532      0.000           clock uncertainty " "     1.532      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.689      0.157      uTh  genlock:inst4\|store_req " "     1.689      0.157      uTh  genlock:inst4\|store_req" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.554 " "Data Arrival Time  :     2.554" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.689 " "Data Required Time :     1.689" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.865  " "Slack              :     0.865 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984318 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.100 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.100" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984320 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984320 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984320 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.100  " "Path #1: slack is 4.100 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.970      0.514 RR  CELL  CLOCK_50~input\|o " "     5.970      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.304      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     8.304      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.821     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.821     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.821      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     2.821      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.695      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.695      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.695      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.695      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.719      1.024 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     5.719      1.024 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.593      0.874 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.593      0.874 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.335      0.514 RR  CELL  CLOCK_50~input\|o " "    10.335      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.576      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.576      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.920     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     6.920     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.920      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     6.920      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.734      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     8.734      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.734      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     8.734      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.705      0.971 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     9.705      0.971 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.503      0.798 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "    10.503      0.798 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.923      0.420           clock pessimism removed " "    10.923      0.420           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.330 " "Actual Width     :     4.330" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.100 " "Slack            :     4.100" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984322 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.117 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.117" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984323 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984323 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.117  " "Path #1: slack is 4.117 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:horsync " "Node             : input_detect:input_detect\|\\horizontal:horsync" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.514      0.514 RR  CELL  CLOCK_50~input\|o " "     0.514      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.848      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.848      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.635     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.635     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.635      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.635      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.745      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.745      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.745      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.745      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.264      1.009 RR    IC  input_detect\|\\horizontal:horsync\|clk " "     0.264      1.009 RR    IC  input_detect\|\\horizontal:horsync\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.783      0.519 RR  CELL  input_detect:input_detect\|\\horizontal:horsync " "     0.783      0.519 RR  CELL  input_detect:input_detect\|\\horizontal:horsync" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.879      0.514 RR  CELL  CLOCK_50~input\|o " "     4.879      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.120      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.120      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.464     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     1.464     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.464      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     1.464      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.263      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.263      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.263      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.263      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.238      0.975 FF    IC  input_detect\|\\horizontal:horsync\|clk " "     4.238      0.975 FF    IC  input_detect\|\\horizontal:horsync\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.695      0.457 FF  CELL  input_detect:input_detect\|\\horizontal:horsync " "     4.695      0.457 FF  CELL  input_detect:input_detect\|\\horizontal:horsync" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.116      0.421           clock pessimism removed " "     5.116      0.421           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.333 " "Actual Width     :     4.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.117 " "Slack            :     4.117" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984325 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984326 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984326 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984326 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.835  " "Path #1: slack is 9.835 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.679      0.679 FF  CELL  CLOCK_50~input\|o " "    10.679      0.679 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.514      0.514 RR  CELL  CLOCK_50~input\|o " "    20.514      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.835 " "Actual Width     :     9.835" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.835 " "Slack            :     9.835" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984328 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.247 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.247" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984329 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984329 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984329 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984329 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.247  " "Path #1: slack is 12.247 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : vgaout:inst\|\\bar:posx\[0\] " "Node             : vgaout:inst\|\\bar:posx\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.514      0.514 RR  CELL  CLOCK_50~input\|o " "     0.514      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.392      1.878 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.392      1.878 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.091     -5.483 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -3.091     -5.483 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.091      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -3.091      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.195      1.896 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -1.195      1.896 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.195      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -1.195      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.208      0.987 RR    IC  inst\|\\bar:posx\[0\]\|clk " "    -0.208      0.987 RR    IC  inst\|\\bar:posx\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.311      0.519 RR  CELL  vgaout:inst\|\\bar:posx\[0\] " "     0.311      0.519 RR  CELL  vgaout:inst\|\\bar:posx\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLOCK_50 " "    12.500      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  CLOCK_50~input\|i " "    12.500      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.014      0.514 RR  CELL  CLOCK_50~input\|o " "    13.014      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.817      1.803 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    14.817      1.803 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.161     -5.656 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     9.161     -5.656 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.161      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     9.161      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.964      1.803 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    10.964      1.803 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.964      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    10.964      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.916      0.952 FF    IC  inst\|\\bar:posx\[0\]\|clk " "    11.916      0.952 FF    IC  inst\|\\bar:posx\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.373      0.457 FF  CELL  vgaout:inst\|\\bar:posx\[0\] " "    12.373      0.457 FF  CELL  vgaout:inst\|\\bar:posx\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.774      0.401           clock pessimism removed " "    12.774      0.401           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.463 " "Actual Width     :    12.463" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.247 " "Slack            :    12.247" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984331 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446450984333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1446450984363 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1446450984898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446450984991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.383 " "Worst-case setup slack is 1.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.383               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.383               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.082               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.082               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.427               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.427               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450985020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.225 " "Worst-case hold slack is 0.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.225               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.313               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450985032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.840 " "Worst-case recovery slack is 5.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.840               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.840               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450985039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.773 " "Worst-case removal slack is 0.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.773               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450985046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.106 " "Worst-case minimum pulse width slack is 4.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.106               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.106               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.113               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.113               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 CLOCK_50  " "    9.817               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.244               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.244               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450985053 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.383 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.383" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985254 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985254 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.383  " "Path #1: Setup slack is 1.383 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : adc:inst2\|pixel_adc\[3\] " "From Node    : adc:inst2\|pixel_adc\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111 " "To Node      : genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.860      0.769  R        clock network delay " "     1.860      0.769  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.040      0.180     uTco  adc:inst2\|pixel_adc\[3\] " "     2.040      0.180     uTco  adc:inst2\|pixel_adc\[3\]" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.040      0.000 FF  CELL  inst2\|pixel_adc\[3\]\|q " "     2.040      0.000 FF  CELL  inst2\|pixel_adc\[3\]\|q" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.770      0.730 FF    IC  inst4\|LessThan4~0\|dataa " "     2.770      0.730 FF    IC  inst4\|LessThan4~0\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 860 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.039      0.269 FF  CELL  inst4\|LessThan4~0\|combout " "     3.039      0.269 FF  CELL  inst4\|LessThan4~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 860 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.435      0.396 FF    IC  inst4\|Mux25~1\|dataa " "     3.435      0.396 FF    IC  inst4\|Mux25~1\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.758      0.323 FF  CELL  inst4\|Mux25~1\|combout " "     3.758      0.323 FF  CELL  inst4\|Mux25~1\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.289      0.531 FF    IC  inst4\|a_pixel~28\|datad " "     4.289      0.531 FF    IC  inst4\|a_pixel~28\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.384      0.095 FF  CELL  inst4\|a_pixel~28\|combout " "     4.384      0.095 FF  CELL  inst4\|a_pixel~28\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.604      0.220 FF    IC  inst4\|a_pixel~31\|dataa " "     4.604      0.220 FF    IC  inst4\|a_pixel~31\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.927      0.323 FF  CELL  inst4\|a_pixel~31\|combout " "     4.927      0.323 FF  CELL  inst4\|a_pixel~31\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.483      0.556 FF    IC  inst4\|a_pixel~32\|datab " "     5.483      0.556 FF    IC  inst4\|a_pixel~32\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.790      0.307 FF  CELL  inst4\|a_pixel~32\|combout " "     5.790      0.307 FF  CELL  inst4\|a_pixel~32\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.144      0.354 FF    IC  inst4\|a_pixel~36\|datab " "     6.144      0.354 FF    IC  inst4\|a_pixel~36\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.439      0.295 FR  CELL  inst4\|a_pixel~36\|combout " "     6.439      0.295 FR  CELL  inst4\|a_pixel~36\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.699      0.260 RR    IC  inst4\|process_d~1\|datab " "     6.699      0.260 RR    IC  inst4\|process_d~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.027      0.328 RF  CELL  inst4\|process_d~1\|combout " "     7.027      0.328 RF  CELL  inst4\|process_d~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.214      0.187 FF    IC  inst4\|process_d~2\|datac " "     7.214      0.187 FF    IC  inst4\|process_d~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.430      0.216 FF  CELL  inst4\|process_d~2\|combout " "     7.430      0.216 FF  CELL  inst4\|process_d~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.619      0.189 FF    IC  inst4\|process_d~3\|datac " "     7.619      0.189 FF    IC  inst4\|process_d~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.835      0.216 FF  CELL  inst4\|process_d~3\|combout " "     7.835      0.216 FF  CELL  inst4\|process_d~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.645      0.810 FF    IC  inst4\|Mux55~6\|datad " "     8.645      0.810 FF    IC  inst4\|Mux55~6\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.740      0.095 FF  CELL  inst4\|Mux55~6\|combout " "     8.740      0.095 FF  CELL  inst4\|Mux55~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.940      0.200 FF    IC  inst4\|Mux55~7\|datad " "     8.940      0.200 FF    IC  inst4\|Mux55~7\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.056      0.116 FR  CELL  inst4\|Mux55~7\|combout " "     9.056      0.116 FR  CELL  inst4\|Mux55~7\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.056      0.000 RR    IC  inst4\|pixel_d\[7\]_OTERM25_OTERM61_NEW_REG110\|d " "     9.056      0.000 RR    IC  inst4\|pixel_d\[7\]_OTERM25_OTERM61_NEW_REG110\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.123      0.067 RR  CELL  genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111 " "     9.123      0.067 RR  CELL  genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.208      0.387  R        clock network delay " "    10.208      0.387  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.511      0.303           clock pessimism removed " "    10.511      0.303           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.491     -0.020           clock uncertainty " "    10.491     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.506      0.015     uTsu  genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111 " "    10.506      0.015     uTsu  genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.123 " "Data Arrival Time  :     9.123" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.506 " "Data Required Time :    10.506" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.383  " "Slack              :     1.383 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985257 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.082 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.082" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985259 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985259 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.082  " "Path #1: Setup slack is 4.082 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\] " "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\] " "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.751      0.751  R        clock network delay " "     0.751      0.751  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.931      0.180     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\] " "     0.931      0.180     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.931      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q " "     0.931      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.225      0.294 FF    IC  input_detect\|Add0~2\|dataa " "     1.225      0.294 FF    IC  input_detect\|Add0~2\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.601      0.376 FR  CELL  input_detect\|Add0~2\|cout " "     1.601      0.376 FR  CELL  input_detect\|Add0~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.601      0.000 RR    IC  input_detect\|Add0~4\|cin " "     1.601      0.000 RR    IC  input_detect\|Add0~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.009      0.408 RR  CELL  input_detect\|Add0~4\|combout " "     2.009      0.408 RR  CELL  input_detect\|Add0~4\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.300      0.291 RR    IC  input_detect\|hpeak~0\|datac " "     2.300      0.291 RR    IC  input_detect\|hpeak~0\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.520      0.220 RR  CELL  input_detect\|hpeak~0\|combout " "     2.520      0.220 RR  CELL  input_detect\|hpeak~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.846      0.326 RR    IC  input_detect\|horizontal~1\|dataa " "     2.846      0.326 RR    IC  input_detect\|horizontal~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.136      0.290 RR  CELL  input_detect\|horizontal~1\|combout " "     3.136      0.290 RR  CELL  input_detect\|horizontal~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.528      0.392 RR    IC  input_detect\|video_active~0\|dataa " "     3.528      0.392 RR    IC  input_detect\|video_active~0\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.808      0.280 RF  CELL  input_detect\|video_active~0\|combout " "     3.808      0.280 RF  CELL  input_detect\|video_active~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.120      0.312 FF    IC  input_detect\|\\horizontal:hcount\[21\]~3\|datad " "     4.120      0.312 FF    IC  input_detect\|\\horizontal:hcount\[21\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.236      0.116 FR  CELL  input_detect\|\\horizontal:hcount\[21\]~3\|combout " "     4.236      0.116 FR  CELL  input_detect\|\\horizontal:hcount\[21\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.786      0.550 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|ena " "     4.786      0.550 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.339      0.553 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     5.339      0.553 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.109      0.379  R        clock network delay " "     9.109      0.379  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.426      0.317           clock pessimism removed " "     9.426      0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.406     -0.020           clock uncertainty " "     9.406     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.421      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     9.421      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.339 " "Data Arrival Time  :     5.339" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.421 " "Data Required Time :     9.421" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.082  " "Slack              :     4.082 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985261 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.427 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.427" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985264 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985264 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 12.427  " "Path #1: Setup slack is 12.427 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|barcolor\[2\] " "From Node    : vgaout:inst\|barcolor\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.345      0.345  R        clock network delay " "     0.345      0.345  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.525      0.180     uTco  vgaout:inst\|barcolor\[2\] " "     0.525      0.180     uTco  vgaout:inst\|barcolor\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 168 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.525      0.000 FF  CELL  inst\|barcolor\[2\]\|q " "     0.525      0.000 FF  CELL  inst\|barcolor\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 168 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.143      0.618 FF    IC  inst\|vga_out\[2\]~4\|datad " "     1.143      0.618 FF    IC  inst\|vga_out\[2\]~4\|datad" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.238      0.095 FF  CELL  inst\|vga_out\[2\]~4\|combout " "     1.238      0.095 FF  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.835      1.597 FF    IC  VGAB0~output\|i " "     2.835      1.597 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.872      5.037 FF  CELL  VGAB0~output\|o " "     7.872      5.037 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.872      0.000 FF  CELL  VGAB0 " "     7.872      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.100     -2.900  R        clock network delay " "    22.100     -2.900  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.319      0.219           clock pessimism removed " "    22.319      0.219           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.299     -0.020           clock uncertainty " "    22.299     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.299     -2.000  F  oExt  VGAB0 " "    20.299     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.872 " "Data Arrival Time  :     7.872" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.299 " "Data Required Time :    20.299" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.427  " "Slack              :    12.427 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985265 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.225 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.225" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985271 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985271 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.225  " "Path #1: Hold slack is 0.225 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|pixelOut\[5\] " "From Node    : sdram:inst1\|pixelOut\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.470      0.379  R        clock network delay " "     1.470      0.379  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      0.180     uTco  sdram:inst1\|pixelOut\[5\] " "     1.650      0.180     uTco  sdram:inst1\|pixelOut\[5\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      0.000 RR  CELL  inst1\|pixelOut\[5\]\|q " "     1.650      0.000 RR  CELL  inst1\|pixelOut\[5\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.145      0.495 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[5\] " "     2.145      0.495 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[5\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.209      0.064 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.209      0.064 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.132      1.041  R        clock network delay " "     2.132      1.041  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.815     -0.317           clock pessimism removed " "     1.815     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.815      0.000           clock uncertainty " "     1.815      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.984      0.169      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.984      0.169      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.209 " "Data Arrival Time  :     2.209" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.984 " "Data Required Time :     1.984" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.225  " "Slack              :     0.225 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985273 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985276 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985276 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|\\bar:posy\[2\] " "From Node    : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|\\bar:posy\[2\] " "To Node      : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.011     -0.011  R        clock network delay " "    -0.011     -0.011  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.169      0.180     uTco  vgaout:inst\|\\bar:posy\[2\] " "     0.169      0.180     uTco  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.169      0.000 FF  CELL  inst\|\\bar:posy\[2\]\|q " "     0.169      0.000 FF  CELL  inst\|\\bar:posy\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.169      0.000 FF    IC  inst\|posy~5\|datac " "     0.169      0.000 FF    IC  inst\|posy~5\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 166 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.443      0.274 FF  CELL  inst\|posy~5\|combout " "     0.443      0.274 FF  CELL  inst\|posy~5\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 166 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.443      0.000 FF    IC  inst\|\\bar:posy\[2\]\|d " "     0.443      0.000 FF    IC  inst\|\\bar:posy\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.500      0.057 FF  CELL  vgaout:inst\|\\bar:posy\[2\] " "     0.500      0.057 FF  CELL  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.345      0.345  R        clock network delay " "     0.345      0.345  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.044     -0.301           clock pessimism removed " "     0.044     -0.301           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.044      0.000           clock uncertainty " "     0.044      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.188      0.144      uTh  vgaout:inst\|\\bar:posy\[2\] " "     0.188      0.144      uTh  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.500 " "Data Arrival Time  :     0.500" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.188 " "Data Required Time :     0.188" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.313 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.313" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985279 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985279 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.313  " "Path #1: Hold slack is 0.313 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|video_active " "From Node    : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|video_active " "To Node      : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.381      0.381  R        clock network delay " "     0.381      0.381  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.561      0.180     uTco  input_detect:input_detect\|video_active " "     0.561      0.180     uTco  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.561      0.000 FF  CELL  input_detect\|video_active\|q " "     0.561      0.000 FF  CELL  input_detect\|video_active\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.561      0.000 FF    IC  input_detect\|video_active~1\|datac " "     0.561      0.000 FF    IC  input_detect\|video_active~1\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.835      0.274 FF  CELL  input_detect\|video_active~1\|combout " "     0.835      0.274 FF  CELL  input_detect\|video_active~1\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.835      0.000 FF    IC  input_detect\|video_active\|d " "     0.835      0.000 FF    IC  input_detect\|video_active\|d" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.892      0.057 FF  CELL  input_detect:input_detect\|video_active " "     0.892      0.057 FF  CELL  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.752      0.752  R        clock network delay " "     0.752      0.752  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.435     -0.317           clock pessimism removed " "     0.435     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.435      0.000           clock uncertainty " "     0.435      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.579      0.144      uTh  input_detect:input_detect\|video_active " "     0.579      0.144      uTh  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.892 " "Data Arrival Time  :     0.892" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.579 " "Data Required Time :     0.579" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.313  " "Slack              :     0.313 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985281 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.840 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.840" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985283 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.840  " "Path #1: Recovery slack is 5.840 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:inst4\|vblank " "From Node    : genlock:inst4\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|a_pixel~27_OTERM1 " "To Node      : genlock:inst4\|a_pixel~27_OTERM1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.839      0.748  R        clock network delay " "     1.839      0.748  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.019      0.180     uTco  genlock:inst4\|vblank " "     2.019      0.180     uTco  genlock:inst4\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.019      0.000 FF  CELL  inst4\|vblank\|q " "     2.019      0.000 FF  CELL  inst4\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.427      0.408 FF    IC  inst4\|hraster~0\|datad " "     2.427      0.408 FF    IC  inst4\|hraster~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.543      0.116 FR  CELL  inst4\|hraster~0\|combout " "     2.543      0.116 FR  CELL  inst4\|hraster~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.073      1.530 RR    IC  inst4\|a_pixel~27_NEW_REG0\|clrn " "     4.073      1.530 RR    IC  inst4\|a_pixel~27_NEW_REG0\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.673      0.600 RF  CELL  genlock:inst4\|a_pixel~27_OTERM1 " "     4.673      0.600 RF  CELL  genlock:inst4\|a_pixel~27_OTERM1" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.215      0.394  R        clock network delay " "    10.215      0.394  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.518      0.303           clock pessimism removed " "    10.518      0.303           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.498     -0.020           clock uncertainty " "    10.498     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.513      0.015     uTsu  genlock:inst4\|a_pixel~27_OTERM1 " "    10.513      0.015     uTsu  genlock:inst4\|a_pixel~27_OTERM1" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.673 " "Data Arrival Time  :     4.673" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.513 " "Data Required Time :    10.513" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.840  " "Slack              :     5.840 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985285 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.773 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.773" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985287 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985287 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.773  " "Path #1: Removal slack is 0.773 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowStoreAck " "From Node    : sdram:inst1\|rowStoreAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|store_req " "To Node      : genlock:inst4\|store_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.487      0.396  R        clock network delay " "     1.487      0.396  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.667      0.180     uTco  sdram:inst1\|rowStoreAck " "     1.667      0.180     uTco  sdram:inst1\|rowStoreAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.667      0.000 RR  CELL  inst1\|rowStoreAck\|q " "     1.667      0.000 RR  CELL  inst1\|rowStoreAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.890      0.223 RR    IC  inst4\|store_req\|clrn " "     1.890      0.223 RR    IC  inst4\|store_req\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.459      0.569 RF  CELL  genlock:inst4\|store_req " "     2.459      0.569 RF  CELL  genlock:inst4\|store_req" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.859      0.768  R        clock network delay " "     1.859      0.768  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.542     -0.317           clock pessimism removed " "     1.542     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.542      0.000           clock uncertainty " "     1.542      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.686      0.144      uTh  genlock:inst4\|store_req " "     1.686      0.144      uTh  genlock:inst4\|store_req" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.459 " "Data Arrival Time  :     2.459" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.686 " "Data Required Time :     1.686" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.773  " "Slack              :     0.773 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985288 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.106 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.106" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985290 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985290 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985290 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985290 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.106  " "Path #1: slack is 4.106 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.955      0.499 RR  CELL  CLOCK_50~input\|o " "     5.955      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.033      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     8.033      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.170     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.170     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.170      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     3.170      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.838      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.838      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.838      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.838      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.732      0.894 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     5.732      0.894 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.519      0.787 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.519      0.787 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.320      0.499 RR  CELL  CLOCK_50~input\|o " "    10.320      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.315      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.315      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.300     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.300     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.300      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     7.300      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.918      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     8.918      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.918      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     8.918      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.768      0.850 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     9.768      0.850 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.481      0.713 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "    10.481      0.713 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.855      0.374           clock pessimism removed " "    10.855      0.374           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.336 " "Actual Width     :     4.336" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.106 " "Slack            :     4.106" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985292 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.113 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.113" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985294 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985294 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985294 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.113  " "Path #1: slack is 4.113 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:hcount\[0\] " "Node             : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.499      0.499 RR  CELL  CLOCK_50~input\|o " "     0.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.280      0.881 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|clk " "     0.280      0.881 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.750      0.470 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     0.750      0.470 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.864      0.499 RR  CELL  CLOCK_50~input\|o " "     4.864      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.859      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     6.859      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.844     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     1.844     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.844      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     1.844      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.445      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.445      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.445      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.445      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.296      0.851 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|clk " "     4.296      0.851 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.708      0.412 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     4.708      0.412 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.079      0.371           clock pessimism removed " "     5.079      0.371           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.329 " "Actual Width     :     4.329" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.113 " "Slack            :     4.113" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985296 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985297 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985297 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985297 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985297 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.817  " "Path #1: slack is 9.817 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.643      0.643 FF  CELL  CLOCK_50~input\|o " "    10.643      0.643 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.698      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.698      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.894     -4.804 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.894     -4.804 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.894      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     7.894      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.499      0.499 RR  CELL  CLOCK_50~input\|o " "    20.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.494      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    22.494      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.479     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.479     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.479      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    17.479      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.711      0.232           clock pessimism removed " "    17.711      0.232           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.817 " "Actual Width     :     9.817" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.817 " "Slack            :     9.817" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985299 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.244 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.244" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985300 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985300 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985300 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985300 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.244  " "Path #1: slack is 12.244 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : vgaout:inst\|\\bar:posy\[0\] " "Node             : vgaout:inst\|\\bar:posy\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.499      0.499 RR  CELL  CLOCK_50~input\|o " "     0.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.182      1.683 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.182      1.683 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.681     -4.863 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.681     -4.863 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.681      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.681      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.991      1.690 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.991      1.690 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.991      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.991      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.125      0.866 RR    IC  inst\|\\bar:posy\[0\]\|clk " "    -0.125      0.866 RR    IC  inst\|\\bar:posy\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.345      0.470 RR  CELL  vgaout:inst\|\\bar:posy\[0\] " "     0.345      0.470 RR  CELL  vgaout:inst\|\\bar:posy\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLOCK_50 " "    12.500      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  CLOCK_50~input\|i " "    12.500      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.999      0.499 RR  CELL  CLOCK_50~input\|o " "    12.999      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.615      1.616 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    14.615      1.616 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.600     -5.015 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     9.600     -5.015 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.600      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     9.600      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.204      1.604 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    11.204      1.604 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.204      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    11.204      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.038      0.834 FF    IC  inst\|\\bar:posy\[0\]\|clk " "    12.038      0.834 FF    IC  inst\|\\bar:posy\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.450      0.412 FF  CELL  vgaout:inst\|\\bar:posy\[0\] " "    12.450      0.412 FF  CELL  vgaout:inst\|\\bar:posy\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.805      0.355           clock pessimism removed " "    12.805      0.355           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.460 " "Actual Width     :    12.460" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.244 " "Slack            :    12.244" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985302 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446450985304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.954 " "Worst-case setup slack is 3.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.954               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.954               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.984               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.984               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.325               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.325               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450985510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.098               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.183               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450985524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.867 " "Worst-case recovery slack is 6.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.867               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.867               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450985534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.485 " "Worst-case removal slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.485               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450985543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.114 " "Worst-case minimum pulse width slack is 4.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.114               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.114               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.149               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.149               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 CLOCK_50  " "    9.587               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.255               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.255               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446450985552 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.954 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.954" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985783 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985783 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.954  " "Path #1: Setup slack is 3.954 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : adc:inst2\|pixel_adc\[3\] " "From Node    : adc:inst2\|pixel_adc\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111 " "To Node      : genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.525      0.434  R        clock network delay " "     1.525      0.434  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.630      0.105     uTco  adc:inst2\|pixel_adc\[3\] " "     1.630      0.105     uTco  adc:inst2\|pixel_adc\[3\]" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.630      0.000 FF  CELL  inst2\|pixel_adc\[3\]\|q " "     1.630      0.000 FF  CELL  inst2\|pixel_adc\[3\]\|q" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.114      0.484 FF    IC  inst4\|LessThan4~0\|dataa " "     2.114      0.484 FF    IC  inst4\|LessThan4~0\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 860 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.287      0.173 FF  CELL  inst4\|LessThan4~0\|combout " "     2.287      0.173 FF  CELL  inst4\|LessThan4~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 860 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.541      0.254 FF    IC  inst4\|Mux25~1\|dataa " "     2.541      0.254 FF    IC  inst4\|Mux25~1\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.745      0.204 FF  CELL  inst4\|Mux25~1\|combout " "     2.745      0.204 FF  CELL  inst4\|Mux25~1\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.105      0.360 FF    IC  inst4\|a_pixel~28\|datad " "     3.105      0.360 FF    IC  inst4\|a_pixel~28\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.168      0.063 FF  CELL  inst4\|a_pixel~28\|combout " "     3.168      0.063 FF  CELL  inst4\|a_pixel~28\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.302      0.134 FF    IC  inst4\|a_pixel~31\|dataa " "     3.302      0.134 FF    IC  inst4\|a_pixel~31\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.506      0.204 FF  CELL  inst4\|a_pixel~31\|combout " "     3.506      0.204 FF  CELL  inst4\|a_pixel~31\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.885      0.379 FF    IC  inst4\|a_pixel~32\|datab " "     3.885      0.379 FF    IC  inst4\|a_pixel~32\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.077      0.192 FF  CELL  inst4\|a_pixel~32\|combout " "     4.077      0.192 FF  CELL  inst4\|a_pixel~32\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.307      0.230 FF    IC  inst4\|a_pixel~36\|datab " "     4.307      0.230 FF    IC  inst4\|a_pixel~36\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.500      0.193 FF  CELL  inst4\|a_pixel~36\|combout " "     4.500      0.193 FF  CELL  inst4\|a_pixel~36\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.769      0.269 FF    IC  inst4\|process_d~0\|datab " "     4.769      0.269 FF    IC  inst4\|process_d~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.943      0.174 FF  CELL  inst4\|process_d~0\|combout " "     4.943      0.174 FF  CELL  inst4\|process_d~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.192      0.249 FF    IC  inst4\|process_d~3\|dataa " "     5.192      0.249 FF    IC  inst4\|process_d~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.371      0.179 FF  CELL  inst4\|process_d~3\|combout " "     5.371      0.179 FF  CELL  inst4\|process_d~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.939      0.568 FF    IC  inst4\|Mux55~6\|datad " "     5.939      0.568 FF    IC  inst4\|Mux55~6\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.002      0.063 FF  CELL  inst4\|Mux55~6\|combout " "     6.002      0.063 FF  CELL  inst4\|Mux55~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.122      0.120 FF    IC  inst4\|Mux55~7\|datad " "     6.122      0.120 FF    IC  inst4\|Mux55~7\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.185      0.063 FF  CELL  inst4\|Mux55~7\|combout " "     6.185      0.063 FF  CELL  inst4\|Mux55~7\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.185      0.000 FF    IC  inst4\|pixel_d\[7\]_OTERM25_OTERM61_NEW_REG110\|d " "     6.185      0.000 FF    IC  inst4\|pixel_d\[7\]_OTERM25_OTERM61_NEW_REG110\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.235      0.050 FF  CELL  genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111 " "     6.235      0.050 FF  CELL  genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.994      0.173  R        clock network delay " "     9.994      0.173  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.202      0.208           clock pessimism removed " "    10.202      0.208           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.182     -0.020           clock uncertainty " "    10.182     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.189      0.007     uTsu  genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111 " "    10.189      0.007     uTsu  genlock:inst4\|pixel_d\[7\]_OTERM25_OTERM61_OTERM111" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.235 " "Data Arrival Time  :     6.235" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.189 " "Data Required Time :    10.189" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.954  " "Slack              :     3.954 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985786 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.984 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985788 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985788 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.984  " "Path #1: Setup slack is 4.984 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP1 " "From Node    : FP1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\] " "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -1.631     -1.631  R        clock network delay " "    -1.631     -1.631  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.369      2.000  F  iExt  FP1 " "     0.369      2.000  F  iExt  FP1" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.369      0.000 FF    IC  FP1~input\|i " "     0.369      0.000 FF    IC  FP1~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.986      0.617 FF  CELL  FP1~input\|o " "     0.986      0.617 FF  CELL  FP1~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.186      2.200 FF    IC  input_detect\|\\horizontal:hcount\[21\]~3\|dataa " "     3.186      2.200 FF    IC  input_detect\|\\horizontal:hcount\[21\]~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.379      0.193 FF  CELL  input_detect\|\\horizontal:hcount\[21\]~3\|combout " "     3.379      0.193 FF  CELL  input_detect\|\\horizontal:hcount\[21\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.737      0.358 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|ena " "     3.737      0.358 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.060      0.323 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     4.060      0.323 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.895      0.165  R        clock network delay " "     8.895      0.165  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.057      0.162           clock pessimism removed " "     9.057      0.162           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.037     -0.020           clock uncertainty " "     9.037     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.044      0.007     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     9.044      0.007     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.060 " "Data Arrival Time  :     4.060" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.044 " "Data Required Time :     9.044" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.984  " "Slack              :     4.984 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985789 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.325 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.325" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985792 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985792 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.325  " "Path #1: Setup slack is 15.325 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|barcolor\[2\] " "From Node    : vgaout:inst\|barcolor\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.123      0.123  R        clock network delay " "     0.123      0.123  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.228      0.105     uTco  vgaout:inst\|barcolor\[2\] " "     0.228      0.105     uTco  vgaout:inst\|barcolor\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 168 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.228      0.000 FF  CELL  inst\|barcolor\[2\]\|q " "     0.228      0.000 FF  CELL  inst\|barcolor\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 168 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.640      0.412 FF    IC  inst\|vga_out\[2\]~4\|datad " "     0.640      0.412 FF    IC  inst\|vga_out\[2\]~4\|datad" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.703      0.063 FF  CELL  inst\|vga_out\[2\]~4\|combout " "     0.703      0.063 FF  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.818      1.115 FF    IC  VGAB0~output\|i " "     1.818      1.115 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.737      3.919 FF  CELL  VGAB0~output\|o " "     5.737      3.919 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.737      0.000 FF  CELL  VGAB0 " "     5.737      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.931     -2.069  R        clock network delay " "    22.931     -2.069  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.082      0.151           clock pessimism removed " "    23.082      0.151           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.062     -0.020           clock uncertainty " "    23.062     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.062     -2.000  F  oExt  VGAB0 " "    21.062     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.737 " "Data Arrival Time  :     5.737" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.062 " "Data Required Time :    21.062" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.325  " "Slack              :    15.325 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985794 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.098 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.098" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985799 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985799 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985799 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.098  " "Path #1: Hold slack is 0.098 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|pixelOut\[5\] " "From Node    : sdram:inst1\|pixelOut\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.255      0.164  R        clock network delay " "     1.255      0.164  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.360      0.105     uTco  sdram:inst1\|pixelOut\[5\] " "     1.360      0.105     uTco  sdram:inst1\|pixelOut\[5\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.360      0.000 RR  CELL  inst1\|pixelOut\[5\]\|q " "     1.360      0.000 RR  CELL  inst1\|pixelOut\[5\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.647      0.287 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[5\] " "     1.647      0.287 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[5\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.683      0.036 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.683      0.036 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.699      0.608  R        clock network delay " "     1.699      0.608  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.481     -0.218           clock pessimism removed " "     1.481     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.481      0.000           clock uncertainty " "     1.481      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.585      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.585      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.683 " "Data Arrival Time  :     1.683" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.585 " "Data Required Time :     1.585" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.098  " "Slack              :     0.098 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985801 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985803 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985803 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.183  " "Path #1: Hold slack is 0.183 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|col_number\[8\] " "From Node    : vgaout:inst\|col_number\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.120     -0.120  R        clock network delay " "    -0.120     -0.120  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.015      0.105     uTco  vgaout:inst\|col_number\[8\] " "    -0.015      0.105     uTco  vgaout:inst\|col_number\[8\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 94 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.015      0.000 RR  CELL  inst\|col_number\[8\]\|q " "    -0.015      0.000 RR  CELL  inst\|col_number\[8\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 94 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.306      0.321 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portbaddr\[8\] " "     0.306      0.321 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portbaddr\[8\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.344      0.038 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "     0.344      0.038 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.264      0.264  R        clock network delay " "     0.264      0.264  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.057     -0.207           clock pessimism removed " "     0.057     -0.207           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.057      0.000           clock uncertainty " "     0.057      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.161      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "     0.161      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.344 " "Data Arrival Time  :     0.344" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.161 " "Data Required Time :     0.161" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.183  " "Slack              :     0.183 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985805 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985807 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985807 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.186  " "Path #1: Hold slack is 0.186 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|video_active " "From Node    : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|video_active " "To Node      : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.167      0.167  R        clock network delay " "     0.167      0.167  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.272      0.105     uTco  input_detect:input_detect\|video_active " "     0.272      0.105     uTco  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.272      0.000 RR  CELL  input_detect\|video_active\|q " "     0.272      0.000 RR  CELL  input_detect\|video_active\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.272      0.000 RR    IC  input_detect\|video_active~1\|datac " "     0.272      0.000 RR    IC  input_detect\|video_active~1\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.443      0.171 RR  CELL  input_detect\|video_active~1\|combout " "     0.443      0.171 RR  CELL  input_detect\|video_active~1\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.443      0.000 RR    IC  input_detect\|video_active\|d " "     0.443      0.000 RR    IC  input_detect\|video_active\|d" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.474      0.031 RR  CELL  input_detect:input_detect\|video_active " "     0.474      0.031 RR  CELL  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.421      0.421  R        clock network delay " "     0.421      0.421  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.204     -0.217           clock pessimism removed " "     0.204     -0.217           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.204      0.000           clock uncertainty " "     0.204      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.288      0.084      uTh  input_detect:input_detect\|video_active " "     0.288      0.084      uTh  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.474 " "Data Arrival Time  :     0.474" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.288 " "Data Required Time :     0.288" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.186  " "Slack              :     0.186 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985808 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.867 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.867" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985810 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985810 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.867  " "Path #1: Recovery slack is 6.867 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:inst4\|vblank " "From Node    : genlock:inst4\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|a_pixel~27_OTERM1 " "To Node      : genlock:inst4\|a_pixel~27_OTERM1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.509      0.418  R        clock network delay " "     1.509      0.418  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      0.105     uTco  genlock:inst4\|vblank " "     1.614      0.105     uTco  genlock:inst4\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      0.000 RR  CELL  inst4\|vblank\|q " "     1.614      0.000 RR  CELL  inst4\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.821      0.207 RR    IC  inst4\|hraster~0\|datad " "     1.821      0.207 RR    IC  inst4\|hraster~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.887      0.066 RF  CELL  inst4\|hraster~0\|combout " "     1.887      0.066 RF  CELL  inst4\|hraster~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.935      1.048 FF    IC  inst4\|a_pixel~27_NEW_REG0\|clrn " "     2.935      1.048 FF    IC  inst4\|a_pixel~27_NEW_REG0\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.326      0.391 FR  CELL  genlock:inst4\|a_pixel~27_OTERM1 " "     3.326      0.391 FR  CELL  genlock:inst4\|a_pixel~27_OTERM1" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.998      0.177  R        clock network delay " "     9.998      0.177  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.206      0.208           clock pessimism removed " "    10.206      0.208           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.186     -0.020           clock uncertainty " "    10.186     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.193      0.007     uTsu  genlock:inst4\|a_pixel~27_OTERM1 " "    10.193      0.007     uTsu  genlock:inst4\|a_pixel~27_OTERM1" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.326 " "Data Arrival Time  :     3.326" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.193 " "Data Required Time :    10.193" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.867  " "Slack              :     6.867 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985812 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.485 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.485" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985814 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985814 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985814 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985814 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.485  " "Path #1: Removal slack is 0.485 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowStoreAck " "From Node    : sdram:inst1\|rowStoreAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|store_req " "To Node      : genlock:inst4\|store_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.267      0.176  R        clock network delay " "     1.267      0.176  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.372      0.105     uTco  sdram:inst1\|rowStoreAck " "     1.372      0.105     uTco  sdram:inst1\|rowStoreAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.372      0.000 RR  CELL  inst1\|rowStoreAck\|q " "     1.372      0.000 RR  CELL  inst1\|rowStoreAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.506      0.134 RR    IC  inst4\|store_req\|clrn " "     1.506      0.134 RR    IC  inst4\|store_req\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.872      0.366 RF  CELL  genlock:inst4\|store_req " "     1.872      0.366 RF  CELL  genlock:inst4\|store_req" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.521      0.430  R        clock network delay " "     1.521      0.430  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.303     -0.218           clock pessimism removed " "     1.303     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.303      0.000           clock uncertainty " "     1.303      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.387      0.084      uTh  genlock:inst4\|store_req " "     1.387      0.084      uTh  genlock:inst4\|store_req" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.872 " "Data Arrival Time  :     1.872" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.387 " "Data Required Time :     1.387" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.485  " "Slack              :     0.485 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985815 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.114 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.114" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985817 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985817 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985817 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.114  " "Path #1: slack is 4.114 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.694      0.238 RR  CELL  CLOCK_50~input\|o " "     5.694      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.105      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.105      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.825     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.825     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.825      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     3.825      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.958      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.958      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.958      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.958      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.591      0.633 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     5.591      0.633 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.079      0.488 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.079      0.488 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.059      0.238 RR  CELL  CLOCK_50~input\|o " "    10.059      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.414      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    11.414      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.028     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     8.028     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.028      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     8.028      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.120      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     9.120      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.120      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     9.120      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.717      0.597 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     9.717      0.597 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.165      0.448 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "    10.165      0.448 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.423      0.258           clock pessimism removed " "    10.423      0.258           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.344 " "Actual Width     :     4.344" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.114 " "Slack            :     4.114" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985819 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.149 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.149" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985820 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985820 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985820 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.149  " "Path #1: slack is 4.149 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:hcount\[0\] " "Node             : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.238      0.238 RR  CELL  CLOCK_50~input\|o " "     0.238      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.649      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     1.649      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.631     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -1.631     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.631      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -1.631      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.494      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.494      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.494      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.494      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.124      0.618 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|clk " "     0.124      0.618 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.419      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     0.419      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.603      0.238 RR  CELL  CLOCK_50~input\|o " "     4.603      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.958      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     5.958      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.572     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.572     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.572      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     2.572      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.660      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.660      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.660      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.660      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.263      0.603 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|clk " "     4.263      0.603 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.530      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     4.530      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.784      0.254           clock pessimism removed " "     4.784      0.254           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.365 " "Actual Width     :     4.365" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.149 " "Slack            :     4.149" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985822 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.587 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.587" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985823 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985823 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985823 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.587  " "Path #1: slack is 9.587 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.617      0.617 FF  CELL  CLOCK_50~input\|o " "    10.617      0.617 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.731      1.114 FF    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    11.731      1.114 FF    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.494     -3.237 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     8.494     -3.237 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.494      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     8.494      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.238      0.238 RR  CELL  CLOCK_50~input\|o " "    20.238      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.317      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    21.317      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.931     -3.386 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.931     -3.386 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.931      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    17.931      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.081      0.150           clock pessimism removed " "    18.081      0.150           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.587 " "Actual Width     :     9.587" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.587 " "Slack            :     9.587" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985825 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.255 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.255" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985826 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985826 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985826 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.255  " "Path #1: slack is 12.255 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLOCK_50 " "    12.500      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  CLOCK_50~input\|i " "    12.500      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.738      0.238 RR  CELL  CLOCK_50~input\|o " "    12.738      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.862      1.124 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    13.862      1.124 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.582     -3.280 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    10.582     -3.280 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.582      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    10.582      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.718      1.136 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    11.718      1.136 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.718      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    11.718      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.331      0.613 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    12.331      0.613 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.778      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    12.778      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLOCK_50 " "    25.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  CLOCK_50~input\|i " "    25.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.238      0.238 RR  CELL  CLOCK_50~input\|o " "    25.238      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.317      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    26.317      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.931     -3.386 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    22.931     -3.386 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.931      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    22.931      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.026      1.095 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    24.026      1.095 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.026      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    24.026      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.606      0.580 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    24.606      0.580 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.022      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    25.022      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.263      0.241           clock pessimism removed " "    25.263      0.241           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.485 " "Actual Width     :    12.485" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.255 " "Slack            :    12.255" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446450985828 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446450986212 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446450986212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446450986443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 23:56:26 2015 " "Processing ended: Sun Nov 01 23:56:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446450986443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446450986443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446450986443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446450986443 ""}
