

================================================================
== Vitis HLS Report for 'solve_1'
================================================================
* Date:           Tue Apr  4 19:45:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  43.744 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+------+-------+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+------+-------+---------+
        |grp_solve_1_Pipeline_VITIS_LOOP_99_1_fu_222                    |solve_1_Pipeline_VITIS_LOOP_99_1                    |        ?|        ?|         ?|         ?|     ?|      ?|       no|
        |grp_solve_1_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_230    |solve_1_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2    |        ?|        ?|         ?|         ?|     ?|      ?|       no|
        |grp_gesvj_double_5_6_1_1_s_fu_243                              |gesvj_double_5_6_1_1_s                              |     8621|    25157|  0.517 ms|  1.509 ms|  8621|  25157|       no|
        |grp_merge_arrays_fu_252                                        |merge_arrays                                        |        8|        8|  0.480 us|  0.480 us|     8|      8|       no|
        |grp_merge_arrays_1_fu_261                                      |merge_arrays_1                                      |       14|       14|  0.840 us|  0.840 us|    14|     14|       no|
        |grp_merge_arrays_2_fu_268                                      |merge_arrays_2                                      |        8|        8|  0.480 us|  0.480 us|     8|      8|       no|
        |grp_solve_1_Pipeline_VITIS_LOOP_117_2_fu_275                   |solve_1_Pipeline_VITIS_LOOP_117_2                   |        3|        ?|  0.180 us|         ?|     3|      ?|       no|
        |grp_solve_1_Pipeline_VITIS_LOOP_122_4_fu_291                   |solve_1_Pipeline_VITIS_LOOP_122_4                   |        2|        2|  0.120 us|  0.120 us|     2|      2|       no|
        |grp_solve_1_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6_fu_306  |solve_1_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6  |        ?|        ?|         ?|         ?|     ?|      ?|       no|
        |grp_solve_1_Pipeline_VITIS_LOOP_158_9_fu_328                   |solve_1_Pipeline_VITIS_LOOP_158_9                   |        4|        ?|  0.240 us|         ?|     4|      ?|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+------+-------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_120_3   |        4|        ?|         4|          -|          -|  1 ~ ?|        no|
        |- VITIS_LOOP_145_7   |       38|        ?|    38 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_150_8  |       24|       24|         4|          -|          -|      6|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     141|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       16|   233|     5888|   36549|    3|
|Memory               |        0|     -|      452|     460|    0|
|Multiplexer          |        -|     -|        -|     676|    -|
|Register             |        -|     -|      765|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       16|   233|     7105|   37826|    3|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        1|     7|       ~0|       8|   ~0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     3|       ~0|       4|   ~0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+-----+------+-------+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+-----+------+-------+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U686                            |dadd_64ns_64ns_64_1_full_dsp_1                      |        0|    3|     0|    708|    0|
    |ddiv_64ns_64ns_64_5_no_dsp_1_U688                              |ddiv_64ns_64ns_64_5_no_dsp_1                        |        0|    0|     0|      0|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U687                             |dmul_64ns_64ns_64_1_max_dsp_1                       |        0|    8|     0|    106|    0|
    |fpext_32ns_64_1_no_dsp_1_U685                                  |fpext_32ns_64_1_no_dsp_1                            |        0|    0|     0|      0|    0|
    |grp_gesvj_double_5_6_1_1_s_fu_243                              |gesvj_double_5_6_1_1_s                              |       16|  210|  4645|  30393|    3|
    |grp_merge_arrays_fu_252                                        |merge_arrays                                        |        0|    0|   208|    748|    0|
    |grp_merge_arrays_1_fu_261                                      |merge_arrays_1                                      |        0|    0|   207|    754|    0|
    |grp_merge_arrays_2_fu_268                                      |merge_arrays_2                                      |        0|    0|   396|   1332|    0|
    |mul_3ns_3ns_6_1_1_U689                                         |mul_3ns_3ns_6_1_1                                   |        0|    0|     0|      8|    0|
    |mux_53_32_1_1_U691                                             |mux_53_32_1_1                                       |        0|    0|     0|     26|    0|
    |mux_63_32_1_1_U690                                             |mux_63_32_1_1                                       |        0|    0|     0|     31|    0|
    |grp_solve_1_Pipeline_VITIS_LOOP_117_2_fu_275                   |solve_1_Pipeline_VITIS_LOOP_117_2                   |        0|    0|     5|    148|    0|
    |grp_solve_1_Pipeline_VITIS_LOOP_122_4_fu_291                   |solve_1_Pipeline_VITIS_LOOP_122_4                   |        0|    0|     5|    690|    0|
    |grp_solve_1_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6_fu_306  |solve_1_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6  |        0|    0|   174|    465|    0|
    |grp_solve_1_Pipeline_VITIS_LOOP_158_9_fu_328                   |solve_1_Pipeline_VITIS_LOOP_158_9                   |        0|   11|   147|    912|    0|
    |grp_solve_1_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_230    |solve_1_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2    |        0|    1|    96|    183|    0|
    |grp_solve_1_Pipeline_VITIS_LOOP_99_1_fu_222                    |solve_1_Pipeline_VITIS_LOOP_99_1                    |        0|    0|     5|     45|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                          |                                                    |       16|  233|  5888|  36549|    3|
    +---------------------------------------------------------------+----------------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |             Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |At_U        |solve_1_At_RAM_AUTO_1R1W        |        0|  64|  65|    0|    30|   64|     1|         1920|
    |U_U         |solve_1_U_RAM_AUTO_1R1W         |        0|  64|  65|    0|    25|   64|     1|         1600|
    |V_U         |solve_1_V_RAM_AUTO_1R1W         |        0|  64|  65|    0|    36|   64|     1|         2304|
    |idxTemp_U   |solve_1_idxTemp_RAM_AUTO_1R1W   |        0|   4|   5|    0|    12|    3|     1|           36|
    |temp_U      |solve_1_temp_RAM_AUTO_1R1W      |        0|  64|  65|    0|     6|   64|     1|          384|
    |temp_1_U    |solve_1_temp_RAM_AUTO_1R1W      |        0|  64|  65|    0|     6|   64|     1|          384|
    |W_U         |solve_1_temp_RAM_AUTO_1R1W      |        0|  64|  65|    0|     6|   64|     1|          384|
    |temp_i_2_U  |solve_1_temp_i_2_RAM_AUTO_0R0W  |        0|  64|  65|    0|     6|   64|     1|          384|
    +------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                |        0| 452| 460|    0|   127|  451|     8|         7396|
    +------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_444_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln145_fu_555_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln150_fu_593_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln153_fu_625_p2              |         +|   0|  0|  13|           6|           6|
    |sub_ln153_fu_619_p2              |         -|   0|  0|  13|           6|           6|
    |sub_ln160_fu_385_p2              |         -|   0|  0|  13|           6|           6|
    |icmp_ln120_fu_439_p2             |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln128_1_fu_457_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln128_2_fu_464_p2           |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln128_3_fu_471_p2           |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln128_fu_450_p2             |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln145_fu_550_p2             |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln150_fu_587_p2             |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln99_fu_392_p2              |      icmp|   0|  0|   8|           3|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln128_1_fu_484_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln128_2_fu_490_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln128_fu_478_p2               |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 141|          55|          41|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |At_address0       |   14|          3|    5|         15|
    |At_ce0            |   14|          3|    1|          3|
    |At_we0            |    9|          2|    1|          2|
    |U_address0        |   14|          3|    5|         15|
    |U_ce0             |   14|          3|    1|          3|
    |U_we0             |    9|          2|    1|          2|
    |V_address0        |   14|          3|    6|         18|
    |V_ce0             |   14|          3|    1|          3|
    |V_we0             |    9|          2|    1|          2|
    |W_address0        |   20|          4|    3|         12|
    |W_ce0             |   20|          4|    1|          4|
    |W_ce1             |    9|          2|    1|          2|
    |W_we0             |    9|          2|    1|          2|
    |ap_NS_fsm         |  145|         29|    1|         29|
    |arr_10_fu_148     |    9|          2|   32|         64|
    |arr_6_fu_132      |    9|          2|   32|         64|
    |arr_7_fu_136      |    9|          2|   32|         64|
    |arr_8_fu_140      |    9|          2|   32|         64|
    |arr_9_fu_144      |    9|          2|   32|         64|
    |grp_fu_348_p0     |   14|          3|   64|        192|
    |grp_fu_348_p1     |   14|          3|   64|        192|
    |i_6_fu_152        |    9|          2|    3|          6|
    |i_fu_128          |    9|          2|    3|          6|
    |idxTemp_address0  |   20|          4|    4|         16|
    |idxTemp_address1  |   14|          3|    4|         12|
    |idxTemp_ce0       |   20|          4|    1|          4|
    |idxTemp_ce1       |   14|          3|    1|          3|
    |idxTemp_d0        |   14|          3|    3|          9|
    |idxTemp_we0       |   14|          3|    1|          3|
    |j_reg_199         |    9|          2|    3|          6|
    |s_1_reg_210       |    9|          2|   64|        128|
    |temp_1_address0   |   14|          3|    3|          9|
    |temp_1_ce0        |   14|          3|    1|          3|
    |temp_1_ce1        |    9|          2|    1|          2|
    |temp_1_we0        |    9|          2|    1|          2|
    |temp_address0     |   14|          3|    3|          9|
    |temp_ce0          |   14|          3|    1|          3|
    |temp_ce1          |    9|          2|    1|          2|
    |temp_we0          |    9|          2|    1|          2|
    |x_address0        |   14|          3|    3|          9|
    |x_ce0             |   14|          3|    1|          3|
    |x_ce1             |    9|          2|    1|          2|
    |x_d0              |   14|          3|   32|         96|
    |x_we0             |   14|          3|    1|          3|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  676|        143|  454|       1154|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |W_load_reg_903                                                              |  64|   0|   64|          0|
    |add_ln145_reg_888                                                           |   3|   0|    3|          0|
    |add_ln150_reg_911                                                           |   3|   0|    3|          0|
    |add_ln153_reg_916                                                           |   6|   0|    6|          0|
    |ap_CS_fsm                                                                   |  28|   0|   28|          0|
    |arr_10_fu_148                                                               |  32|   0|   32|          0|
    |arr_6_fu_132                                                                |  32|   0|   32|          0|
    |arr_7_fu_136                                                                |  32|   0|   32|          0|
    |arr_8_fu_140                                                                |  32|   0|   32|          0|
    |arr_9_fu_144                                                                |  32|   0|   32|          0|
    |conv_reg_936                                                                |  64|   0|   64|          0|
    |grp_gesvj_double_5_6_1_1_s_fu_243_ap_start_reg                              |   1|   0|    1|          0|
    |grp_merge_arrays_1_fu_261_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_merge_arrays_2_fu_268_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_merge_arrays_fu_252_ap_start_reg                                        |   1|   0|    1|          0|
    |grp_solve_1_Pipeline_VITIS_LOOP_117_2_fu_275_ap_start_reg                   |   1|   0|    1|          0|
    |grp_solve_1_Pipeline_VITIS_LOOP_122_4_fu_291_ap_start_reg                   |   1|   0|    1|          0|
    |grp_solve_1_Pipeline_VITIS_LOOP_133_5_VITIS_LOOP_135_6_fu_306_ap_start_reg  |   1|   0|    1|          0|
    |grp_solve_1_Pipeline_VITIS_LOOP_158_9_fu_328_ap_start_reg                   |   1|   0|    1|          0|
    |grp_solve_1_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_230_ap_start_reg    |   1|   0|    1|          0|
    |grp_solve_1_Pipeline_VITIS_LOOP_99_1_fu_222_ap_start_reg                    |   1|   0|    1|          0|
    |i_6_fu_152                                                                  |   3|   0|    3|          0|
    |i_7_reg_797                                                                 |   3|   0|    3|          0|
    |i_fu_128                                                                    |   3|   0|    3|          0|
    |icmp_ln128_1_reg_810                                                        |   1|   0|    1|          0|
    |icmp_ln128_2_reg_815                                                        |   1|   0|    1|          0|
    |icmp_ln128_3_reg_820                                                        |   1|   0|    1|          0|
    |icmp_ln128_reg_805                                                          |   1|   0|    1|          0|
    |icmp_ln99_reg_703                                                           |   1|   0|    1|          0|
    |index_1_reg_720                                                             |  32|   0|   32|          0|
    |index_2_reg_727                                                             |  32|   0|   32|          0|
    |index_3_reg_734                                                             |  32|   0|   32|          0|
    |index_4_reg_741                                                             |  32|   0|   32|          0|
    |index_5_reg_748                                                             |  32|   0|   32|          0|
    |index_reg_713                                                               |  32|   0|   32|          0|
    |j_reg_199                                                                   |   3|   0|    3|          0|
    |mul_ln133_reg_862                                                           |   6|   0|    6|          0|
    |or_ln128_2_reg_825                                                          |   1|   0|    1|          0|
    |reg_359                                                                     |  64|   0|   64|          0|
    |s_1_reg_210                                                                 |  64|   0|   64|          0|
    |sub_ln160_reg_698                                                           |   5|   0|    6|          1|
    |trunc_ln147_reg_893                                                         |   6|   0|    6|          0|
    |trunc_ln158_reg_926                                                         |   5|   0|    5|          0|
    |wi_reg_946                                                                  |  64|   0|   64|          0|
    |zext_ln160_reg_707                                                          |   3|   0|    6|          3|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 765|   0|  769|          4|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       solve.1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       solve.1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|       solve.1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|       solve.1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|       solve.1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|       solve.1|  return value|
|A_address0  |  out|    5|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|x_address0  |  out|    3|   ap_memory|             x|         array|
|x_ce0       |  out|    1|   ap_memory|             x|         array|
|x_we0       |  out|    1|   ap_memory|             x|         array|
|x_d0        |  out|   32|   ap_memory|             x|         array|
|x_address1  |  out|    3|   ap_memory|             x|         array|
|x_ce1       |  out|    1|   ap_memory|             x|         array|
|x_q1        |   in|   32|   ap_memory|             x|         array|
|b_address0  |  out|    3|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   32|   ap_memory|             b|         array|
|n_offset    |   in|    3|     ap_none|      n_offset|        scalar|
+------------+-----+-----+------------+--------------+--------------+

