Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:37:57 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          1.58
  Critical Path Slack:          -0.06
  Critical Path Clk Period:      0.90
  Total Negative Slack:         -0.11
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.74
  Critical Path Slack:          -0.11
  Critical Path Clk Period:      0.90
  Total Negative Slack:         -0.93
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.82
  Critical Path Slack:          -0.12
  Critical Path Clk Period:      0.90
  Total Negative Slack:         -0.12
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.23
  Total Hold Violation:        -11.09
  No. of Hold Violations:       56.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.76
  Critical Path Slack:          -0.07
  Critical Path Clk Period:      0.90
  Total Negative Slack:         -0.07
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.24
  Total Hold Violation:        -25.35
  No. of Hold Violations:      120.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                568
  Buf/Inv Cell Count:             116
  Buf Cell Count:                  16
  Inv Cell Count:                 100
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       464
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   181002.598095
  Noncombinational Area:
                        120837.658639
  Buf/Inv Area:            301.923075
  Total Buffer Area:            34.31
  Total Inverter Area:         267.61
  Macro/Black Box Area: 209907.328125
  Net Area:               1210.382716
  -----------------------------------
  Cell Area:            511747.584859
  Design Area:          512957.967575


  Design Rules
  -----------------------------------
  Total Number of Nets:           706
  Nets With Violations:            84
  Max Trans Violations:            20
  Max Cap Violations:              74
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                  9.42
  Mapping Optimization:              311.90
  -----------------------------------------
  Overall Compile Time:              332.34
  Overall Compile Wall Clock Time:   334.69

  --------------------------------------------------------------------

  Design  WNS: 0.12  TNS: 1.13  Number of Violating Paths: 12


  Design (Hold)  WNS: 0.24  TNS: 36.44  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
