#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 22 23:04:00 2022
# Process ID: 32924
# Current directory: C:/Users/Dadingdang/Xilinx Project/ES_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38412 C:\Users\Dadingdang\Xilinx Project\ES_design\ES_design.xpr
# Log file: C:/Users/Dadingdang/Xilinx Project/ES_design/vivado.log
# Journal file: C:/Users/Dadingdang/Xilinx Project/ES_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
set_property -dict [list CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} CONFIG.CHANNEL_ENABLE_VP_VN {true}] [get_ips xadc_wiz_0]
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat Oct 22 23:06:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Oct 22 23:09:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Oct 22 23:10:50 2022] Launched impl_1...
Run output will be captured here: C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/impl_1/main_progress.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {is25lp080d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/impl_1/main_progress.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_hw
set_property -dict [list CONFIG.CHANNEL_ENABLE_VAUXP2_VAUXN2 {true}] [get_ips xadc_wiz_0]
generate_target all [get_files  {{C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xadc_wiz_0'...
catch { config_ip_cache -export [get_ips -all xadc_wiz_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}] -no_script -sync -force -quiet
reset_run xadc_wiz_0_synth_1
launch_runs -jobs 16 xadc_wiz_0_synth_1
[Sat Oct 22 23:18:59 2022] Launched xadc_wiz_0_synth_1...
Run output will be captured here: C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/xadc_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}] -directory {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files} -ipstatic_source_dir {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/modelsim} {questa=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/questa} {riviera=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/riviera} {activehdl=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.OT_ALARM {false} CONFIG.VCCINT_ALARM {false}] [get_ips xadc_wiz_0]
generate_target all [get_files  {{C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xadc_wiz_0'...
catch { config_ip_cache -export [get_ips -all xadc_wiz_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}] -no_script -sync -force -quiet
reset_run xadc_wiz_0_synth_1
launch_runs -jobs 16 xadc_wiz_0_synth_1
[Sat Oct 22 23:21:48 2022] Launched xadc_wiz_0_synth_1...
Run output will be captured here: C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/xadc_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci}}] -directory {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files} -ipstatic_source_dir {C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/modelsim} {questa=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/questa} {riviera=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/riviera} {activehdl=C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat Oct 22 23:23:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Oct 22 23:24:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat Oct 22 23:35:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Oct 22 23:37:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/Dadingdang/Xilinx Project/ES_design/ES_design.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 22 23:40:48 2022...
