

================================================================
== Vitis HLS Report for 'decision_function_16'
================================================================
* Date:           Thu Jan 23 13:48:11 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_494 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_495 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_496 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_497 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read1423 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read1019, i18 243" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_418 = icmp_slt  i18 %p_read_495, i18 22" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_418' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_419 = icmp_slt  i18 %p_read2029, i18 262137" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_419' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_420 = icmp_slt  i18 %p_read1120, i18 9" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_420' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_421 = icmp_slt  i18 %p_read_497, i18 416" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_421' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_422 = icmp_slt  i18 %p_read1120, i18 30" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_422' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_423 = icmp_slt  i18 %p_read_497, i18 383" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_423' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_424 = icmp_slt  i18 %p_read1019, i18 204" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_424' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_425 = icmp_slt  i18 %p_read413, i18 263" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_425' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_426 = icmp_slt  i18 %p_read1019, i18 199" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_426' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_427 = icmp_slt  i18 %p_read_494, i18 183" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_427' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_428 = icmp_slt  i18 %p_read817, i18 452" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_428' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_429 = icmp_slt  i18 %p_read413, i18 1487" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_429' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_430 = icmp_slt  i18 %p_read110, i18 260729" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_430' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_431 = icmp_slt  i18 %p_read_496, i18 1" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_431' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_432 = icmp_slt  i18 %p_read817, i18 470" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_432' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_433 = icmp_slt  i18 %p_read1221, i18 25" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_433' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_434 = icmp_slt  i18 %p_read817, i18 450" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_434' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_435 = icmp_slt  i18 %p_read211, i18 9019" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_435' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_436 = icmp_slt  i18 %p_read514, i18 466" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_436' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_437 = icmp_slt  i18 %p_read716, i18 641" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_437' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_438 = icmp_slt  i18 %p_read211, i18 16595" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_438' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_439 = icmp_slt  i18 %p_read615, i18 839" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_439' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_440 = icmp_slt  i18 %p_read312, i18 9511" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_440' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_441 = icmp_slt  i18 %p_read918, i18 51" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_441' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_442 = icmp_slt  i18 %p_read, i18 34" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_442' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_443 = icmp_slt  i18 %p_read514, i18 1809" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_443' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_444 = icmp_slt  i18 %p_read2029, i18 1" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_444' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_445 = icmp_slt  i18 %p_read1322, i18 24814" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_445' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_446 = icmp_slt  i18 %p_read716, i18 446" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_446' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %p_read1423, i32 1, i32 17" [firmware/BDT.h:86]   --->   Operation 59 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.10ns)   --->   "%icmp_ln86_1401 = icmp_slt  i17 %tmp, i17 1" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_1401' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_418, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_201 = xor i1 %icmp_ln86_418, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_201' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_201" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_404 = and i1 %icmp_ln86_420, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_404' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_81)   --->   "%xor_ln104_203 = xor i1 %icmp_ln86_420, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_203' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_81 = and i1 %and_ln102, i1 %xor_ln104_203" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_81' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_408 = and i1 %icmp_ln86_424, i1 %and_ln102_404" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_408' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_207 = xor i1 %icmp_ln86_424, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_207' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln102_409 = and i1 %icmp_ln86_425, i1 %and_ln104_81" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_409' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_432 = and i1 %icmp_ln86_433, i1 %xor_ln104_207" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_432' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_417 = and i1 %and_ln102_432, i1 %and_ln102_404" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_417' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_408, i1 %and_ln102_417" [firmware/BDT.h:117]   --->   Operation 72 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 73 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln102_405 = and i1 %icmp_ln86_421, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_405' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_82)   --->   "%xor_ln104_204 = xor i1 %icmp_ln86_421, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_204' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_82 = and i1 %and_ln104, i1 %xor_ln104_204" [firmware/BDT.h:104]   --->   Operation 76 'and' 'and_ln104_82' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_413)   --->   "%xor_ln104_208 = xor i1 %icmp_ln86_425, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_208' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%and_ln102_410 = and i1 %icmp_ln86_426, i1 %and_ln102_405" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_410' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_409)   --->   "%and_ln102_416 = and i1 %icmp_ln86_432, i1 %and_ln102_408" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_416' <Predicate = (and_ln102_408 & and_ln102_404 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_411)   --->   "%and_ln102_418 = and i1 %icmp_ln86_434, i1 %and_ln102_409" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_418' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_413)   --->   "%and_ln102_433 = and i1 %icmp_ln86_435, i1 %xor_ln104_208" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_433' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_413)   --->   "%and_ln102_419 = and i1 %and_ln102_433, i1 %and_ln104_81" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_419' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_409)   --->   "%xor_ln117 = xor i1 %and_ln102_416, i1 1" [firmware/BDT.h:117]   --->   Operation 83 'xor' 'xor_ln117' <Predicate = (and_ln102_408 & and_ln102_404 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_409)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117' <Predicate = (and_ln102_408 & and_ln102_404 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_409)   --->   "%select_ln117 = select i1 %and_ln102_408, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117' <Predicate = (and_ln102_404 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_409)   --->   "%select_ln117_408 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_408' <Predicate = (and_ln102_404 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_409)   --->   "%zext_ln117_45 = zext i2 %select_ln117_408" [firmware/BDT.h:117]   --->   Operation 87 'zext' 'zext_ln117_45' <Predicate = (and_ln102_404 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_411)   --->   "%or_ln117_388 = or i1 %and_ln102_404, i1 %and_ln102_418" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_388' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_409 = select i1 %and_ln102_404, i3 %zext_ln117_45, i3 4" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_409' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns)   --->   "%or_ln117_389 = or i1 %and_ln102_404, i1 %and_ln102_409" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_389' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_411)   --->   "%select_ln117_410 = select i1 %or_ln117_388, i3 %select_ln117_409, i3 5" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_410' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_413)   --->   "%or_ln117_390 = or i1 %or_ln117_389, i1 %and_ln102_419" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_390' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_411 = select i1 %or_ln117_389, i3 %select_ln117_410, i3 6" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_411' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_413)   --->   "%select_ln117_412 = select i1 %or_ln117_390, i3 %select_ln117_411, i3 7" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_412' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_413)   --->   "%zext_ln117_46 = zext i3 %select_ln117_412" [firmware/BDT.h:117]   --->   Operation 95 'zext' 'zext_ln117_46' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_413 = select i1 %and_ln102, i4 %zext_ln117_46, i4 8" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_413' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.97ns)   --->   "%or_ln117_392 = or i1 %and_ln102, i1 %and_ln102_410" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_392' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln102_403 = and i1 %icmp_ln86_419, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_403' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_80)   --->   "%xor_ln104_202 = xor i1 %icmp_ln86_419, i1 1" [firmware/BDT.h:104]   --->   Operation 99 'xor' 'xor_ln104_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_80 = and i1 %xor_ln104_202, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 100 'and' 'and_ln104_80' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns)   --->   "%and_ln102_406 = and i1 %icmp_ln86_422, i1 %and_ln102_403" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_406' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_417)   --->   "%xor_ln104_209 = xor i1 %icmp_ln86_426, i1 1" [firmware/BDT.h:104]   --->   Operation 102 'xor' 'xor_ln104_209' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%and_ln102_411 = and i1 %icmp_ln86_427, i1 %and_ln104_82" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_411' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%and_ln102_412 = and i1 %icmp_ln86_428, i1 %and_ln102_406" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_412' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_415)   --->   "%and_ln102_420 = and i1 %icmp_ln86_436, i1 %and_ln102_410" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_420' <Predicate = (icmp_ln86 & or_ln117_392)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_417)   --->   "%and_ln102_434 = and i1 %icmp_ln86_437, i1 %xor_ln104_209" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_434' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_417)   --->   "%and_ln102_421 = and i1 %and_ln102_434, i1 %and_ln102_405" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_421' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_419)   --->   "%and_ln102_422 = and i1 %icmp_ln86_438, i1 %and_ln102_411" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_422' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_415)   --->   "%or_ln117_391 = or i1 %and_ln102, i1 %and_ln102_420" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_391' <Predicate = (icmp_ln86 & or_ln117_392)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_415)   --->   "%select_ln117_414 = select i1 %or_ln117_391, i4 %select_ln117_413, i4 9" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_414' <Predicate = (icmp_ln86 & or_ln117_392)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_417)   --->   "%or_ln117_393 = or i1 %or_ln117_392, i1 %and_ln102_421" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_393' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_415 = select i1 %or_ln117_392, i4 %select_ln117_414, i4 10" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_415' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln117_394 = or i1 %and_ln102, i1 %and_ln102_405" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_394' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_417)   --->   "%select_ln117_416 = select i1 %or_ln117_393, i4 %select_ln117_415, i4 11" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_416' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_419)   --->   "%or_ln117_395 = or i1 %or_ln117_394, i1 %and_ln102_422" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_395' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_417 = select i1 %or_ln117_394, i4 %select_ln117_416, i4 12" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_417' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.97ns)   --->   "%or_ln117_396 = or i1 %or_ln117_394, i1 %and_ln102_411" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_396' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_419)   --->   "%select_ln117_418 = select i1 %or_ln117_395, i4 %select_ln117_417, i4 13" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_418' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_419 = select i1 %or_ln117_396, i4 %select_ln117_418, i4 14" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_419' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_83)   --->   "%xor_ln104_205 = xor i1 %icmp_ln86_422, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_83 = and i1 %and_ln102_403, i1 %xor_ln104_205" [firmware/BDT.h:104]   --->   Operation 121 'and' 'and_ln104_83' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.97ns)   --->   "%and_ln102_407 = and i1 %icmp_ln86_423, i1 %and_ln104_80" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_84)   --->   "%xor_ln104_206 = xor i1 %icmp_ln86_423, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_84 = and i1 %and_ln104_80, i1 %xor_ln104_206" [firmware/BDT.h:104]   --->   Operation 124 'and' 'and_ln104_84' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_421)   --->   "%xor_ln104_210 = xor i1 %icmp_ln86_427, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_210' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_425)   --->   "%xor_ln104_211 = xor i1 %icmp_ln86_428, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns)   --->   "%and_ln102_413 = and i1 %icmp_ln86_429, i1 %and_ln104_83" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_413' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_421)   --->   "%and_ln102_435 = and i1 %icmp_ln86_439, i1 %xor_ln104_210" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_435' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_421)   --->   "%and_ln102_423 = and i1 %and_ln102_435, i1 %and_ln104_82" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_423' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_423)   --->   "%and_ln102_424 = and i1 %icmp_ln86_440, i1 %and_ln102_412" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_425)   --->   "%and_ln102_436 = and i1 %icmp_ln86_441, i1 %xor_ln104_211" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_425)   --->   "%and_ln102_425 = and i1 %and_ln102_436, i1 %and_ln102_406" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_421)   --->   "%or_ln117_397 = or i1 %or_ln117_396, i1 %and_ln102_423" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_397' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_421)   --->   "%select_ln117_420 = select i1 %or_ln117_397, i4 %select_ln117_419, i4 15" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_420' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_421)   --->   "%zext_ln117_47 = zext i4 %select_ln117_420" [firmware/BDT.h:117]   --->   Operation 135 'zext' 'zext_ln117_47' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_423)   --->   "%or_ln117_398 = or i1 %icmp_ln86, i1 %and_ln102_424" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_421 = select i1 %icmp_ln86, i5 %zext_ln117_47, i5 16" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_421' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.97ns)   --->   "%or_ln117_399 = or i1 %icmp_ln86, i1 %and_ln102_412" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_399' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_423)   --->   "%select_ln117_422 = select i1 %or_ln117_398, i5 %select_ln117_421, i5 17" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_422' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_425)   --->   "%or_ln117_400 = or i1 %or_ln117_399, i1 %and_ln102_425" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_423 = select i1 %or_ln117_399, i5 %select_ln117_422, i5 18" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_423' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.97ns)   --->   "%or_ln117_401 = or i1 %icmp_ln86, i1 %and_ln102_406" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_401' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_425)   --->   "%select_ln117_424 = select i1 %or_ln117_400, i5 %select_ln117_423, i5 19" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_424' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_425 = select i1 %or_ln117_401, i5 %select_ln117_424, i5 20" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_425' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.97ns)   --->   "%or_ln117_403 = or i1 %or_ln117_401, i1 %and_ln102_413" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_403' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_405 = or i1 %icmp_ln86, i1 %and_ln102_403" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_405' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_429)   --->   "%xor_ln104_212 = xor i1 %icmp_ln86_429, i1 1" [firmware/BDT.h:104]   --->   Operation 147 'xor' 'xor_ln104_212' <Predicate = (or_ln117_405)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.97ns)   --->   "%and_ln102_414 = and i1 %icmp_ln86_430, i1 %and_ln102_407" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_414' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_427)   --->   "%and_ln102_426 = and i1 %icmp_ln86_442, i1 %and_ln102_413" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_426' <Predicate = (or_ln117_403 & or_ln117_405)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_429)   --->   "%and_ln102_437 = and i1 %icmp_ln86_443, i1 %xor_ln104_212" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_437' <Predicate = (or_ln117_405)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_429)   --->   "%and_ln102_427 = and i1 %and_ln102_437, i1 %and_ln104_83" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_427' <Predicate = (or_ln117_405)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_431)   --->   "%and_ln102_428 = and i1 %icmp_ln86_444, i1 %and_ln102_414" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_427)   --->   "%or_ln117_402 = or i1 %or_ln117_401, i1 %and_ln102_426" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_402' <Predicate = (or_ln117_403 & or_ln117_405)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_427)   --->   "%select_ln117_426 = select i1 %or_ln117_402, i5 %select_ln117_425, i5 21" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_426' <Predicate = (or_ln117_403 & or_ln117_405)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_429)   --->   "%or_ln117_404 = or i1 %or_ln117_403, i1 %and_ln102_427" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_404' <Predicate = (or_ln117_405)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_427 = select i1 %or_ln117_403, i5 %select_ln117_426, i5 22" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_427' <Predicate = (or_ln117_405)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_429)   --->   "%select_ln117_428 = select i1 %or_ln117_404, i5 %select_ln117_427, i5 23" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_428' <Predicate = (or_ln117_405)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_431)   --->   "%or_ln117_406 = or i1 %or_ln117_405, i1 %and_ln102_428" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_429 = select i1 %or_ln117_405, i5 %select_ln117_428, i5 24" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_429' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.97ns)   --->   "%or_ln117_407 = or i1 %or_ln117_405, i1 %and_ln102_414" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_431)   --->   "%select_ln117_430 = select i1 %or_ln117_406, i5 %select_ln117_429, i5 25" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_430' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_431 = select i1 %or_ln117_407, i5 %select_ln117_430, i5 26" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_431' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_433)   --->   "%xor_ln104_213 = xor i1 %icmp_ln86_430, i1 1" [firmware/BDT.h:104]   --->   Operation 163 'xor' 'xor_ln104_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.97ns)   --->   "%and_ln102_415 = and i1 %icmp_ln86_431, i1 %and_ln104_84" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_415' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_433)   --->   "%and_ln102_438 = and i1 %icmp_ln86_445, i1 %xor_ln104_213" [firmware/BDT.h:102]   --->   Operation 165 'and' 'and_ln102_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_433)   --->   "%and_ln102_429 = and i1 %and_ln102_438, i1 %and_ln102_407" [firmware/BDT.h:102]   --->   Operation 166 'and' 'and_ln102_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_435)   --->   "%and_ln102_430 = and i1 %icmp_ln86_446, i1 %and_ln102_415" [firmware/BDT.h:102]   --->   Operation 167 'and' 'and_ln102_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_433)   --->   "%or_ln117_408 = or i1 %or_ln117_407, i1 %and_ln102_429" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.97ns)   --->   "%or_ln117_409 = or i1 %or_ln117_405, i1 %and_ln102_407" [firmware/BDT.h:117]   --->   Operation 169 'or' 'or_ln117_409' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_433)   --->   "%select_ln117_432 = select i1 %or_ln117_408, i5 %select_ln117_431, i5 27" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_432' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_435)   --->   "%or_ln117_410 = or i1 %or_ln117_409, i1 %and_ln102_430" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_433 = select i1 %or_ln117_409, i5 %select_ln117_432, i5 28" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_433' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.97ns)   --->   "%or_ln117_411 = or i1 %or_ln117_409, i1 %and_ln102_415" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_411' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_435)   --->   "%select_ln117_434 = select i1 %or_ln117_410, i5 %select_ln117_433, i5 29" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_434' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_435 = select i1 %or_ln117_411, i5 %select_ln117_434, i5 30" [firmware/BDT.h:117]   --->   Operation 175 'select' 'select_ln117_435' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 176 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_214 = xor i1 %icmp_ln86_431, i1 1" [firmware/BDT.h:104]   --->   Operation 177 'xor' 'xor_ln104_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_439 = and i1 %icmp_ln86_1401, i1 %xor_ln104_214" [firmware/BDT.h:102]   --->   Operation 178 'and' 'and_ln102_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_431 = and i1 %and_ln102_439, i1 %and_ln104_84" [firmware/BDT.h:102]   --->   Operation 179 'and' 'and_ln102_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_412 = or i1 %or_ln117_411, i1 %and_ln102_431" [firmware/BDT.h:117]   --->   Operation 180 'or' 'or_ln117_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_436 = select i1 %or_ln117_412, i5 %select_ln117_435, i5 31" [firmware/BDT.h:117]   --->   Operation 181 'select' 'select_ln117_436' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 3665, i5 1, i12 645, i5 2, i12 1671, i5 3, i12 3779, i5 4, i12 2019, i5 5, i12 3999, i5 6, i12 3795, i5 7, i12 1275, i5 8, i12 3610, i5 9, i12 321, i5 10, i12 1762, i5 11, i12 320, i5 12, i12 3902, i5 13, i12 376, i5 14, i12 3943, i5 15, i12 3586, i5 16, i12 3935, i5 17, i12 721, i5 18, i12 3455, i5 19, i12 139, i5 20, i12 103, i5 21, i12 1697, i5 22, i12 4092, i5 23, i12 532, i5 24, i12 3449, i5 25, i12 124, i5 26, i12 4049, i5 27, i12 3705, i5 28, i12 1243, i5 29, i12 237, i5 30, i12 3575, i5 31, i12 3, i12 0, i5 %select_ln117_436" [firmware/BDT.h:118]   --->   Operation 182 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 183 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read_495', firmware/BDT.h:86) on port 'p_read17' (firmware/BDT.h:86) [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_418', firmware/BDT.h:86) [43]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [75]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_404', firmware/BDT.h:102) [81]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_408', firmware/BDT.h:102) [93]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [135]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_416', firmware/BDT.h:102) [109]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_408', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_409', firmware/BDT.h:117) [140]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_410', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_411', firmware/BDT.h:117) [144]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_412', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_413', firmware/BDT.h:117) [148]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_420', firmware/BDT.h:102) [115]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_391', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_414', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_415', firmware/BDT.h:117) [152]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_416', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_417', firmware/BDT.h:117) [156]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_418', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_419', firmware/BDT.h:117) [160]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_210', firmware/BDT.h:104) [100]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_435', firmware/BDT.h:102) [119]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_423', firmware/BDT.h:102) [120]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_397', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_420', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_421', firmware/BDT.h:117) [164]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_422', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_423', firmware/BDT.h:117) [168]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_424', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_425', firmware/BDT.h:117) [172]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_426', firmware/BDT.h:102) [124]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_402', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_426', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_427', firmware/BDT.h:117) [176]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_428', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_429', firmware/BDT.h:117) [180]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_430', firmware/BDT.h:117) [182]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_431', firmware/BDT.h:117) [184]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_409', firmware/BDT.h:117) [185]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_433', firmware/BDT.h:117) [188]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_434', firmware/BDT.h:117) [190]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_435', firmware/BDT.h:117) [192]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_214', firmware/BDT.h:104) [108]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_439', firmware/BDT.h:102) [131]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_431', firmware/BDT.h:102) [132]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_412', firmware/BDT.h:117) [191]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_436', firmware/BDT.h:117) [193]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [194]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
