

================================================================
== Vitis HLS Report for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1'
================================================================
* Date:           Sat Apr 12 12:18:48 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.698 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:71->../layer.h:233]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%conv7_i_i_7_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_7"   --->   Operation 5 'read' 'conv7_i_i_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%conv7_i_i_6_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_6"   --->   Operation 6 'read' 'conv7_i_i_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv7_i_i_5_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_5"   --->   Operation 7 'read' 'conv7_i_i_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv7_i_i_4_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_4"   --->   Operation 8 'read' 'conv7_i_i_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv7_i_i_3_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_3"   --->   Operation 9 'read' 'conv7_i_i_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv7_i_i_2_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_2"   --->   Operation 10 'read' 'conv7_i_i_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv7_i_i_1_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_1"   --->   Operation 11 'read' 'conv7_i_i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv7_i_i_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i"   --->   Operation 12 'read' 'conv7_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_1 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 13 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_2 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 14 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_3 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 15 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read12 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 16 'read' 'p_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv7_i_i_7_cast = sext i25 %conv7_i_i_7_read"   --->   Operation 17 'sext' 'conv7_i_i_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv7_i_i_6_cast = sext i25 %conv7_i_i_6_read"   --->   Operation 18 'sext' 'conv7_i_i_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv7_i_i_5_cast = sext i25 %conv7_i_i_5_read"   --->   Operation 19 'sext' 'conv7_i_i_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv7_i_i_4_cast = sext i25 %conv7_i_i_4_read"   --->   Operation 20 'sext' 'conv7_i_i_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv7_i_i_3_cast = sext i25 %conv7_i_i_3_read"   --->   Operation 21 'sext' 'conv7_i_i_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv7_i_i_2_cast = sext i25 %conv7_i_i_2_read"   --->   Operation 22 'sext' 'conv7_i_i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv7_i_i_1_cast = sext i25 %conv7_i_i_1_read"   --->   Operation 23 'sext' 'conv7_i_i_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv7_i_i_cast = sext i25 %conv7_i_i_read"   --->   Operation 24 'sext' 'conv7_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln71 = store i3 0, i3 %i" [../layer.h:71->../layer.h:233]   --->   Operation 25 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_72_2.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [../layer.h:71->../layer.h:233]   --->   Operation 27 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.74ns)   --->   "%icmp_ln71 = icmp_eq  i3 %i_1, i3 4" [../layer.h:71->../layer.h:233]   --->   Operation 28 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.74ns)   --->   "%i_2 = add i3 %i_1, i3 1" [../layer.h:71->../layer.h:233]   --->   Operation 29 'add' 'i_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.VITIS_LOOP_72_2.i.279, void %VITIS_LOOP_237_2.preheader.exitStub" [../layer.h:71->../layer.h:233]   --->   Operation 30 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i3 %i_1" [../layer.h:71->../layer.h:233]   --->   Operation 31 'zext' 'zext_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i3 %i_1" [../layer.h:71->../layer.h:233]   --->   Operation 32 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:71->../layer.h:233]   --->   Operation 33 'specpipeline' 'specpipeline_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../layer.h:71->../layer.h:233]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87" [../layer.h:71->../layer.h:233]   --->   Operation 35 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.60ns)   --->   "%tmp = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %p_read12, i2 1, i25 %p_read_3, i2 2, i25 %p_read_2, i2 3, i25 %p_read_1, i25 0, i2 %trunc_ln71" [../layer.h:71->../layer.h:233]   --->   Operation 36 'sparsemux' 'tmp' <Predicate = (!icmp_ln71)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_i_i = sext i25 %tmp" [../layer.h:71->../layer.h:233]   --->   Operation 37 'sext' 'conv_i_i' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [../layer.h:74->../layer.h:233]   --->   Operation 38 'specregionbegin' 'rbegin6' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.81ns)   --->   "%mul_ln79 = mul i50 %conv_i_i, i50 %conv7_i_i_cast" [../layer.h:79->../layer.h:233]   --->   Operation 39 'mul' 'mul_ln79' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 40 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 41 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 42 'partselect' 'temp' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin6" [../layer.h:79->../layer.h:233]   --->   Operation 43 'specregionend' 'rend34' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%update_temp_mat_addr = getelementptr i25 %update_temp_mat, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 44 'getelementptr' 'update_temp_mat_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%update_temp_mat_8_addr = getelementptr i25 %update_temp_mat_8, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 45 'getelementptr' 'update_temp_mat_8_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%update_temp_mat_9_addr = getelementptr i25 %update_temp_mat_9, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 46 'getelementptr' 'update_temp_mat_9_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%update_temp_mat_10_addr = getelementptr i25 %update_temp_mat_10, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 47 'getelementptr' 'update_temp_mat_10_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%update_temp_mat_11_addr = getelementptr i25 %update_temp_mat_11, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 48 'getelementptr' 'update_temp_mat_11_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%update_temp_mat_12_addr = getelementptr i25 %update_temp_mat_12, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 49 'getelementptr' 'update_temp_mat_12_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%update_temp_mat_13_addr = getelementptr i25 %update_temp_mat_13, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 50 'getelementptr' 'update_temp_mat_13_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [../layer.h:74->../layer.h:233]   --->   Operation 51 'specregionbegin' 'rbegin3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (3.81ns)   --->   "%mul_ln79_1 = mul i50 %conv_i_i, i50 %conv7_i_i_1_cast" [../layer.h:79->../layer.h:233]   --->   Operation 52 'mul' 'mul_ln79_1' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_1, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 53 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_1, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 54 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_1 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_1, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 55 'partselect' 'temp_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (3.81ns)   --->   "%mul_ln79_2 = mul i50 %conv_i_i, i50 %conv7_i_i_2_cast" [../layer.h:79->../layer.h:233]   --->   Operation 56 'mul' 'mul_ln79_2' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_2, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 57 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_2, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 58 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%temp_2 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_2, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 59 'partselect' 'temp_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (3.81ns)   --->   "%mul_ln79_3 = mul i50 %conv_i_i, i50 %conv7_i_i_3_cast" [../layer.h:79->../layer.h:233]   --->   Operation 60 'mul' 'mul_ln79_3' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_3, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 61 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_3, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 62 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_3 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_3, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 63 'partselect' 'temp_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (3.81ns)   --->   "%mul_ln79_4 = mul i50 %conv_i_i, i50 %conv7_i_i_4_cast" [../layer.h:79->../layer.h:233]   --->   Operation 64 'mul' 'mul_ln79_4' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_4, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 65 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_4, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 66 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_4 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_4, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 67 'partselect' 'temp_4' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (3.81ns)   --->   "%mul_ln79_5 = mul i50 %conv_i_i, i50 %conv7_i_i_5_cast" [../layer.h:79->../layer.h:233]   --->   Operation 68 'mul' 'mul_ln79_5' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_5, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 69 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_5, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 70 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_5 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_5, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 71 'partselect' 'temp_5' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (3.81ns)   --->   "%mul_ln79_6 = mul i50 %conv_i_i, i50 %conv7_i_i_6_cast" [../layer.h:79->../layer.h:233]   --->   Operation 72 'mul' 'mul_ln79_6' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_6, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 73 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_6, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 74 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%temp_6 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_6, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 75 'partselect' 'temp_6' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (3.81ns)   --->   "%mul_ln79_7 = mul i50 %conv_i_i, i50 %conv7_i_i_7_cast" [../layer.h:79->../layer.h:233]   --->   Operation 76 'mul' 'mul_ln79_7' <Predicate = (!icmp_ln71)> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_7, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:233]   --->   Operation 77 'specfucore' 'specfucore_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_7, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:233]   --->   Operation 78 'specfucore' 'specfucore_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%temp_7 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_7, i32 17, i32 41" [../layer.h:79->../layer.h:233]   --->   Operation 79 'partselect' 'temp_7' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin3" [../layer.h:79->../layer.h:233]   --->   Operation 80 'specregionend' 'rend4' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%update_temp_mat_14_addr = getelementptr i25 %update_temp_mat_14, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:233]   --->   Operation 81 'getelementptr' 'update_temp_mat_14_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp, i2 %update_temp_mat_addr" [../layer.h:81->../layer.h:233]   --->   Operation 82 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 83 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_1, i2 %update_temp_mat_8_addr" [../layer.h:81->../layer.h:233]   --->   Operation 83 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 84 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_2, i2 %update_temp_mat_9_addr" [../layer.h:81->../layer.h:233]   --->   Operation 84 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 85 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_3, i2 %update_temp_mat_10_addr" [../layer.h:81->../layer.h:233]   --->   Operation 85 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 86 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_4, i2 %update_temp_mat_11_addr" [../layer.h:81->../layer.h:233]   --->   Operation 86 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 87 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_5, i2 %update_temp_mat_12_addr" [../layer.h:81->../layer.h:233]   --->   Operation 87 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 88 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_6, i2 %update_temp_mat_13_addr" [../layer.h:81->../layer.h:233]   --->   Operation 88 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 89 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_7, i2 %update_temp_mat_14_addr" [../layer.h:81->../layer.h:233]   --->   Operation 89 'store' 'store_ln81' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln71 = store i3 %i_2, i3 %i" [../layer.h:71->../layer.h:233]   --->   Operation 90 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.48>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln71 = br void %VITIS_LOOP_72_2.i" [../layer.h:71->../layer.h:233]   --->   Operation 91 'br' 'br_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 5.698ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln71', ../layer.h:71->../layer.h:233) of constant 0 on local variable 'i', ../layer.h:71->../layer.h:233 [42]  (0.489 ns)
	'load' operation 3 bit ('i', ../layer.h:71->../layer.h:233) on local variable 'i', ../layer.h:71->../layer.h:233 [45]  (0.000 ns)
	'sparsemux' operation 25 bit ('tmp', ../layer.h:71->../layer.h:233) [55]  (0.605 ns)
	'mul' operation 50 bit ('mul_ln79', ../layer.h:79->../layer.h:233) [58]  (3.814 ns)
	'store' operation 0 bit ('store_ln81', ../layer.h:81->../layer.h:233) of variable 'temp', ../layer.h:79->../layer.h:233 on array 'update_temp_mat' [101]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
