

================================================================
== Vitis HLS Report for 'B_IO_L2_in_boundary_x0'
================================================================
* Date:           Thu Sep 15 14:03:28 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.420 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    34821|    34821|  0.116 ms|  0.116 ms|  34821|  34821|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3                                |     2048|     2048|         2|          1|          1|   2048|       yes|
        |- B_IO_L2_in_boundary_x0_loop_4_B_IO_L2_in_boundary_x0_loop_5_B_IO_L2_in_boundary_x0_loop_6  |    32769|    32769|         3|          1|          1|  32768|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      334|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |       29|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      180|     -|
|Register             |        -|      -|      134|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       29|      0|      134|      514|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_B_pong_V_U  |B_IO_L2_in_x0_local_B_pong_V  |       29|  0|   0|    0|  2048|  256|     1|       524288|
    +------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                              |       29|  0|   0|    0|  2048|  256|     1|       524288|
    +------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_497_fu_276_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_498_fu_320_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_499_fu_366_p2           |         +|   0|  0|  14|           7|           1|
    |add_ln691_500_fu_384_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_226_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln776_fu_270_p2               |         +|   0|  0|  18|          11|          11|
    |add_ln890_119_fu_404_p2           |         +|   0|  0|  19|          12|           1|
    |add_ln890_120_fu_286_p2           |         +|   0|  0|  23|          16|           1|
    |add_ln890_fu_214_p2               |         +|   0|  0|  19|          12|           1|
    |empty_952_fu_308_p2               |         +|   0|  0|  18|          11|          11|
    |empty_954_fu_437_p2               |         +|   0|  0|  18|          11|          11|
    |and_ln890_fu_360_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln89039_fu_232_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_387_fu_314_p2          |      icmp|   0|  0|  13|          16|          17|
    |icmp_ln890_388_fu_326_p2          |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln890_389_fu_354_p2          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_220_p2              |      icmp|   0|  0|  12|          12|          13|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |or_ln691_fu_390_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln691_fu_396_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln890_304_fu_246_p3        |    select|   0|  0|   7|           1|           7|
    |select_ln890_305_fu_332_p3        |    select|   0|  0|   7|           1|           1|
    |select_ln890_306_fu_340_p3        |    select|   0|  0|   6|           1|           6|
    |select_ln890_307_fu_424_p3        |    select|   0|  0|  11|           1|          11|
    |select_ln890_308_fu_443_p3        |    select|   0|  0|  11|           1|          11|
    |select_ln890_309_fu_376_p3        |    select|   0|  0|   7|           1|           7|
    |select_ln890_310_fu_410_p3        |    select|   0|  0|  12|           1|           1|
    |select_ln890_fu_238_p3            |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln890_fu_348_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 334|         178|         156|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  31|          6|    1|          6|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |   9|          2|    1|          2|
    |ap_phi_mux_c4_V_phi_fu_141_p4   |   9|          2|    7|         14|
    |ap_phi_mux_c5_V_phi_fu_174_p4   |   9|          2|    6|         12|
    |c4_V_reg_137                    |   9|          2|    7|         14|
    |c5_V_4_reg_148                  |   9|          2|    6|         12|
    |c5_V_reg_170                    |   9|          2|    6|         12|
    |c6_V_reg_192                    |   9|          2|    7|         14|
    |c7_V_reg_203                    |   9|          2|    5|         10|
    |fifo_B_B_IO_L2_in_1_x015_blk_n  |   9|          2|    1|          2|
    |fifo_B_PE_0_1_x069_blk_n        |   9|          2|    1|          2|
    |indvar_flatten26_reg_159        |   9|          2|   16|         32|
    |indvar_flatten8_reg_181         |   9|          2|   12|         24|
    |indvar_flatten_reg_126          |   9|          2|   12|         24|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 180|         39|   91|        187|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln691_498_reg_493                 |   6|   0|    6|          0|
    |add_ln776_reg_469                     |  11|   0|   11|          0|
    |and_ln890_reg_509                     |   1|   0|    1|          0|
    |ap_CS_fsm                             |   5|   0|    5|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |c4_V_reg_137                          |   7|   0|    7|          0|
    |c5_V_4_reg_148                        |   6|   0|    6|          0|
    |c5_V_reg_170                          |   6|   0|    6|          0|
    |c6_V_reg_192                          |   7|   0|    7|          0|
    |c7_V_reg_203                          |   5|   0|    5|          0|
    |empty_952_reg_484                     |  11|   0|   11|          0|
    |empty_953_reg_514                     |   6|   0|    6|          0|
    |icmp_ln890_387_reg_489                |   1|   0|    1|          0|
    |icmp_ln890_387_reg_489_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln890_388_reg_498                |   1|   0|    1|          0|
    |icmp_ln890_reg_460                    |   1|   0|    1|          0|
    |indvar_flatten26_reg_159              |  16|   0|   16|          0|
    |indvar_flatten8_reg_181               |  12|   0|   12|          0|
    |indvar_flatten_reg_126                |  12|   0|   12|          0|
    |select_ln890_304_reg_464              |   7|   0|    7|          0|
    |select_ln890_306_reg_503              |   6|   0|    6|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 134|   0|  134|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|    B_IO_L2_in_boundary_x0|  return value|
|fifo_B_B_IO_L2_in_1_x015_dout     |   in|  256|     ap_fifo|  fifo_B_B_IO_L2_in_1_x015|       pointer|
|fifo_B_B_IO_L2_in_1_x015_empty_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x015|       pointer|
|fifo_B_B_IO_L2_in_1_x015_read     |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x015|       pointer|
|fifo_B_PE_0_1_x069_din            |  out|  256|     ap_fifo|        fifo_B_PE_0_1_x069|       pointer|
|fifo_B_PE_0_1_x069_full_n         |   in|    1|     ap_fifo|        fifo_B_PE_0_1_x069|       pointer|
|fifo_B_PE_0_1_x069_write          |  out|    1|     ap_fifo|        fifo_B_PE_0_1_x069|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_0_1_x069, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_1_x015, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.20ns)   --->   "%local_B_pong_V = alloca i64 1" [./dut.cpp:765]   --->   Operation 11 'alloca' 'local_B_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln765 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_B_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:765]   --->   Operation 12 'specmemcore' 'specmemcore_ln765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln766 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_B_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:766]   --->   Operation 13 'specmemcore' 'specmemcore_ln766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln771 = br void" [./dut.cpp:771]   --->   Operation 14 'br' 'br_ln771' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void, i12 %add_ln890, void %.split8"   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c4_V = phi i7 0, void, i7 %select_ln890_304, void %.split8"   --->   Operation 16 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c5_V_4 = phi i6 0, void, i6 %add_ln691_497, void %.split8"   --->   Operation 17 'phi' 'c5_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.74ns)   --->   "%add_ln890 = add i12 %indvar_flatten, i12 1"   --->   Operation 18 'add' 'add_ln890' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.62ns)   --->   "%icmp_ln890 = icmp_eq  i12 %indvar_flatten, i12 2048"   --->   Operation 19 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split8, void %.preheader.preheader.preheader"   --->   Operation 20 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c4_V, i7 1"   --->   Operation 21 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.61ns)   --->   "%icmp_ln89039 = icmp_eq  i6 %c5_V_4, i6 32"   --->   Operation 22 'icmp' 'icmp_ln89039' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %icmp_ln89039, i6 0, i6 %c5_V_4"   --->   Operation 23 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.30ns)   --->   "%select_ln890_304 = select i1 %icmp_ln89039, i7 %add_ln691, i7 %c4_V"   --->   Operation 24 'select' 'select_ln890_304' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln776 = trunc i7 %select_ln890_304" [./dut.cpp:776]   --->   Operation 25 'trunc' 'trunc_ln776' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_335_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln776, i5 0"   --->   Operation 26 'bitconcatenate' 'tmp_335_cast' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln776 = zext i6 %select_ln890" [./dut.cpp:776]   --->   Operation 27 'zext' 'zext_ln776' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.73ns)   --->   "%add_ln776 = add i11 %tmp_335_cast, i11 %zext_ln776" [./dut.cpp:776]   --->   Operation 28 'add' 'add_ln776' <Predicate = (!icmp_ln890)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln691_497 = add i6 %select_ln890, i6 1"   --->   Operation 29 'add' 'add_ln691_497' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3_str"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln776_1 = zext i11 %add_ln776" [./dut.cpp:776]   --->   Operation 32 'zext' 'zext_ln776_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr = getelementptr i256 %local_B_pong_V, i64 0, i64 %zext_ln776_1" [./dut.cpp:776]   --->   Operation 33 'getelementptr' 'local_B_pong_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln773 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_432" [./dut.cpp:773]   --->   Operation 34 'specpipeline' 'specpipeline_ln773' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln773 = specloopname void @_ssdm_op_SpecLoopName, void @empty_197" [./dut.cpp:773]   --->   Operation 35 'specloopname' 'specloopname_ln773' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_1_x015" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 37 [1/1] (1.20ns)   --->   "%store_ln776 = store i256 %tmp, i11 %local_B_pong_V_addr" [./dut.cpp:776]   --->   Operation 37 'store' 'store_ln776' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.38>
ST_4 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln780 = br void %.preheader.preheader" [./dut.cpp:780]   --->   Operation 39 'br' 'br_ln780' <Predicate = true> <Delay = 0.38>

State 5 <SV = 3> <Delay = 1.95>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten26 = phi i16 %add_ln890_120, void %.preheader, i16 0, void %.preheader.preheader.preheader"   --->   Operation 40 'phi' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %select_ln890_306, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 41 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i12 %select_ln890_310, void %.preheader, i12 0, void %.preheader.preheader.preheader"   --->   Operation 42 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %select_ln890_309, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 43 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %select_ln691, void %.preheader, i5 0, void %.preheader.preheader.preheader"   --->   Operation 44 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.78ns)   --->   "%add_ln890_120 = add i16 %indvar_flatten26, i16 1"   --->   Operation 45 'add' 'add_ln890_120' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln780 = zext i6 %c5_V" [./dut.cpp:780]   --->   Operation 46 'zext' 'zext_ln780' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty = trunc i7 %c6_V"   --->   Operation 47 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty, i5 0"   --->   Operation 48 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.73ns)   --->   "%empty_952 = add i11 %tmp_cast, i11 %zext_ln780"   --->   Operation 49 'add' 'empty_952' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.67ns)   --->   "%icmp_ln890_387 = icmp_eq  i16 %indvar_flatten26, i16 32768"   --->   Operation 50 'icmp' 'icmp_ln890_387' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_387, void %.preheader, void"   --->   Operation 51 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln691_498 = add i6 %c5_V, i6 1"   --->   Operation 52 'add' 'add_ln691_498' <Predicate = (!icmp_ln890_387)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.62ns)   --->   "%icmp_ln890_388 = icmp_eq  i12 %indvar_flatten8, i12 1024"   --->   Operation 53 'icmp' 'icmp_ln890_388' <Predicate = (!icmp_ln890_387)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.30ns)   --->   "%select_ln890_305 = select i1 %icmp_ln890_388, i7 0, i7 %c6_V"   --->   Operation 54 'select' 'select_ln890_305' <Predicate = (!icmp_ln890_387)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.29ns)   --->   "%select_ln890_306 = select i1 %icmp_ln890_388, i6 %add_ln691_498, i6 %c5_V"   --->   Operation 55 'select' 'select_ln890_306' <Predicate = (!icmp_ln890_387)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln890)   --->   "%xor_ln890 = xor i1 %icmp_ln890_388, i1 1"   --->   Operation 56 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_387)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.63ns)   --->   "%icmp_ln890_389 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 57 'icmp' 'icmp_ln890_389' <Predicate = (!icmp_ln890_387)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln890 = and i1 %icmp_ln890_389, i1 %xor_ln890"   --->   Operation 58 'and' 'and_ln890' <Predicate = (!icmp_ln890_387)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln691_499 = add i7 %select_ln890_305, i7 1"   --->   Operation 59 'add' 'add_ln691_499' <Predicate = (!icmp_ln890_387)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_953 = trunc i7 %add_ln691_499"   --->   Operation 60 'trunc' 'empty_953' <Predicate = (!icmp_ln890_387)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.30ns)   --->   "%select_ln890_309 = select i1 %and_ln890, i7 %add_ln691_499, i7 %select_ln890_305"   --->   Operation 61 'select' 'select_ln890_309' <Predicate = (!icmp_ln890_387)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln691_500 = add i5 %c7_V, i5 1"   --->   Operation 62 'add' 'add_ln691_500' <Predicate = (!icmp_ln890_387)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691 = or i1 %and_ln890, i1 %icmp_ln890_388"   --->   Operation 63 'or' 'or_ln691' <Predicate = (!icmp_ln890_387)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln691 = select i1 %or_ln691, i5 1, i5 %add_ln691_500"   --->   Operation 64 'select' 'select_ln691' <Predicate = (!icmp_ln890_387)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.74ns)   --->   "%add_ln890_119 = add i12 %indvar_flatten8, i12 1"   --->   Operation 65 'add' 'add_ln890_119' <Predicate = (!icmp_ln890_387)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.29ns)   --->   "%select_ln890_310 = select i1 %icmp_ln890_388, i12 1, i12 %add_ln890_119"   --->   Operation 66 'select' 'select_ln890_310' <Predicate = (!icmp_ln890_387)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 4> <Delay = 2.23>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_308)   --->   "%zext_ln890 = zext i6 %add_ln691_498"   --->   Operation 67 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_387 & icmp_ln890_388 & !and_ln890)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln782 = zext i6 %select_ln890_306" [./dut.cpp:782]   --->   Operation 68 'zext' 'zext_ln782' <Predicate = (!icmp_ln890_387 & and_ln890)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_308)   --->   "%select_ln890_307 = select i1 %icmp_ln890_388, i11 %zext_ln890, i11 %empty_952"   --->   Operation 69 'select' 'select_ln890_307' <Predicate = (!icmp_ln890_387 & !and_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_336_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_953, i5 0"   --->   Operation 70 'bitconcatenate' 'tmp_336_cast' <Predicate = (!icmp_ln890_387 & and_ln890)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.73ns)   --->   "%empty_954 = add i11 %tmp_336_cast, i11 %zext_ln782"   --->   Operation 71 'add' 'empty_954' <Predicate = (!icmp_ln890_387 & and_ln890)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln890_308 = select i1 %and_ln890, i11 %empty_954, i11 %select_ln890_307"   --->   Operation 72 'select' 'select_ln890_308' <Predicate = (!icmp_ln890_387)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%select_ln890_364_cast = zext i11 %select_ln890_308"   --->   Operation 73 'zext' 'select_ln890_364_cast' <Predicate = (!icmp_ln890_387)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_4 = getelementptr i256 %local_B_pong_V, i64 0, i64 %select_ln890_364_cast"   --->   Operation 74 'getelementptr' 'local_B_pong_V_addr_4' <Predicate = (!icmp_ln890_387)> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (1.20ns)   --->   "%local_B_pong_V_load = load i11 %local_B_pong_V_addr_4"   --->   Operation 75 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_387)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>

State 7 <SV = 5> <Delay = 2.41>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_boundary_x0_loop_4_B_IO_L2_in_boundary_x0_loop_5_B_IO_L2_in_boundary_x0_loop_6_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_387)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_387)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_boundary_x0_loop_5_B_IO_L2_in_boundary_x0_loop_6_str"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_387)> <Delay = 0.00>
ST_7 : Operation 79 [1/2] (1.20ns)   --->   "%local_B_pong_V_load = load i11 %local_B_pong_V_addr_4"   --->   Operation 79 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_387)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2048> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln784 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_432" [./dut.cpp:784]   --->   Operation 80 'specpipeline' 'specpipeline_ln784' <Predicate = (!icmp_ln890_387)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln784 = specloopname void @_ssdm_op_SpecLoopName, void @empty_226" [./dut.cpp:784]   --->   Operation 81 'specloopname' 'specloopname_ln784' <Predicate = (!icmp_ln890_387)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_0_1_x069, i256 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'write' 'write_ln174' <Predicate = (!icmp_ln890_387)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!icmp_ln890_387)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln792 = ret" [./dut.cpp:792]   --->   Operation 84 'ret' 'ret_ln792' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_B_IO_L2_in_1_x015]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_PE_0_1_x069]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
local_B_pong_V        (alloca           ) [ 001111110]
specmemcore_ln765     (specmemcore      ) [ 000000000]
specmemcore_ln766     (specmemcore      ) [ 000000000]
br_ln771              (br               ) [ 011100000]
indvar_flatten        (phi              ) [ 001000000]
c4_V                  (phi              ) [ 001000000]
c5_V_4                (phi              ) [ 001000000]
add_ln890             (add              ) [ 011100000]
icmp_ln890            (icmp             ) [ 001100000]
br_ln890              (br               ) [ 000000000]
add_ln691             (add              ) [ 000000000]
icmp_ln89039          (icmp             ) [ 000000000]
select_ln890          (select           ) [ 000000000]
select_ln890_304      (select           ) [ 011100000]
trunc_ln776           (trunc            ) [ 000000000]
tmp_335_cast          (bitconcatenate   ) [ 000000000]
zext_ln776            (zext             ) [ 000000000]
add_ln776             (add              ) [ 001100000]
add_ln691_497         (add              ) [ 011100000]
specloopname_ln0      (specloopname     ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
zext_ln776_1          (zext             ) [ 000000000]
local_B_pong_V_addr   (getelementptr    ) [ 000000000]
specpipeline_ln773    (specpipeline     ) [ 000000000]
specloopname_ln773    (specloopname     ) [ 000000000]
tmp                   (read             ) [ 000000000]
store_ln776           (store            ) [ 000000000]
br_ln0                (br               ) [ 011100000]
br_ln780              (br               ) [ 000011110]
indvar_flatten26      (phi              ) [ 000001000]
c5_V                  (phi              ) [ 000001000]
indvar_flatten8       (phi              ) [ 000001000]
c6_V                  (phi              ) [ 000001000]
c7_V                  (phi              ) [ 000001000]
add_ln890_120         (add              ) [ 000011110]
zext_ln780            (zext             ) [ 000000000]
empty                 (trunc            ) [ 000000000]
tmp_cast              (bitconcatenate   ) [ 000000000]
empty_952             (add              ) [ 000001100]
icmp_ln890_387        (icmp             ) [ 000001110]
br_ln890              (br               ) [ 000000000]
add_ln691_498         (add              ) [ 000001100]
icmp_ln890_388        (icmp             ) [ 000001100]
select_ln890_305      (select           ) [ 000000000]
select_ln890_306      (select           ) [ 000011110]
xor_ln890             (xor              ) [ 000000000]
icmp_ln890_389        (icmp             ) [ 000000000]
and_ln890             (and              ) [ 000001100]
add_ln691_499         (add              ) [ 000000000]
empty_953             (trunc            ) [ 000001100]
select_ln890_309      (select           ) [ 000011110]
add_ln691_500         (add              ) [ 000000000]
or_ln691              (or               ) [ 000000000]
select_ln691          (select           ) [ 000011110]
add_ln890_119         (add              ) [ 000000000]
select_ln890_310      (select           ) [ 000011110]
zext_ln890            (zext             ) [ 000000000]
zext_ln782            (zext             ) [ 000000000]
select_ln890_307      (select           ) [ 000000000]
tmp_336_cast          (bitconcatenate   ) [ 000000000]
empty_954             (add              ) [ 000000000]
select_ln890_308      (select           ) [ 000000000]
select_ln890_364_cast (zext             ) [ 000000000]
local_B_pong_V_addr_4 (getelementptr    ) [ 000001010]
specloopname_ln0      (specloopname     ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
specloopname_ln0      (specloopname     ) [ 000000000]
local_B_pong_V_load   (load             ) [ 000000000]
specpipeline_ln784    (specpipeline     ) [ 000000000]
specloopname_ln784    (specloopname     ) [ 000000000]
write_ln174           (write            ) [ 000000000]
br_ln0                (br               ) [ 000011110]
ret_ln792             (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_B_IO_L2_in_1_x015">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_x015"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_PE_0_1_x069">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_1_x069"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_184"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_432"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_197"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_boundary_x0_loop_4_B_IO_L2_in_boundary_x0_loop_5_B_IO_L2_in_boundary_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_boundary_x0_loop_5_B_IO_L2_in_boundary_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_226"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="local_B_pong_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_pong_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="256" slack="0"/>
<pin id="90" dir="0" index="1" bw="256" slack="0"/>
<pin id="91" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln174_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="256" slack="0"/>
<pin id="97" dir="0" index="2" bw="256" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="local_B_pong_V_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="11" slack="0"/>
<pin id="105" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="0"/>
<pin id="109" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="11" slack="0"/>
<pin id="113" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="256" slack="0"/>
<pin id="115" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln776/3 local_B_pong_V_load/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="local_B_pong_V_addr_4_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_4/6 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indvar_flatten_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="1"/>
<pin id="128" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="c4_V_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="1"/>
<pin id="139" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="c4_V_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="c5_V_4_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="1"/>
<pin id="150" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_4 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="c5_V_4_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_4/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="indvar_flatten26_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="1"/>
<pin id="161" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten26 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="indvar_flatten26_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten26/5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="c5_V_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="1"/>
<pin id="172" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="c5_V_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/5 "/>
</bind>
</comp>

<comp id="181" class="1005" name="indvar_flatten8_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="1"/>
<pin id="183" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten8_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="c6_V_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="1"/>
<pin id="194" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="c6_V_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="c7_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="1"/>
<pin id="205" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="c7_V_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln890_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln890_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="12" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln691_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln89039_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89039/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln890_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln890_304_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="7" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_304/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln776_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln776/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_335_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_335_cast/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln776_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln776/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln776_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="0" index="1" bw="6" slack="0"/>
<pin id="273" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln776/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln691_497_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_497/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln776_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln776_1/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln890_120_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_120/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln780_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln780/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="empty_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="0"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="empty_952_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="0"/>
<pin id="311" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_952/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln890_387_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_387/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln691_498_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_498/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln890_388_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="12" slack="0"/>
<pin id="328" dir="0" index="1" bw="12" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_388/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln890_305_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="7" slack="0"/>
<pin id="335" dir="0" index="2" bw="7" slack="0"/>
<pin id="336" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_305/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln890_306_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_306/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="xor_ln890_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln890/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln890_389_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_389/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="and_ln890_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln890/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln691_499_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_499/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="empty_953_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_953/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln890_309_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="7" slack="0"/>
<pin id="379" dir="0" index="2" bw="7" slack="0"/>
<pin id="380" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_309/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln691_500_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_500/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_ln691_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln691/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln691_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="0"/>
<pin id="399" dir="0" index="2" bw="5" slack="0"/>
<pin id="400" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln691/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln890_119_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_119/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln890_310_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="12" slack="0"/>
<pin id="413" dir="0" index="2" bw="12" slack="0"/>
<pin id="414" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_310/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln890_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="1"/>
<pin id="420" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln782_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="1"/>
<pin id="423" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln782/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln890_307_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="11" slack="0"/>
<pin id="427" dir="0" index="2" bw="11" slack="1"/>
<pin id="428" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_307/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_336_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="1"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_336_cast/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="empty_954_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="0" index="1" bw="6" slack="0"/>
<pin id="440" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_954/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln890_308_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="11" slack="0"/>
<pin id="446" dir="0" index="2" bw="11" slack="0"/>
<pin id="447" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_308/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln890_364_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln890_364_cast/6 "/>
</bind>
</comp>

<comp id="455" class="1005" name="add_ln890_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="12" slack="0"/>
<pin id="457" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="460" class="1005" name="icmp_ln890_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="464" class="1005" name="select_ln890_304_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_304 "/>
</bind>
</comp>

<comp id="469" class="1005" name="add_ln776_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="11" slack="1"/>
<pin id="471" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln776 "/>
</bind>
</comp>

<comp id="474" class="1005" name="add_ln691_497_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_497 "/>
</bind>
</comp>

<comp id="479" class="1005" name="add_ln890_120_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_120 "/>
</bind>
</comp>

<comp id="484" class="1005" name="empty_952_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="1"/>
<pin id="486" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_952 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln890_387_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_387 "/>
</bind>
</comp>

<comp id="493" class="1005" name="add_ln691_498_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="1"/>
<pin id="495" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_498 "/>
</bind>
</comp>

<comp id="498" class="1005" name="icmp_ln890_388_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln890_388 "/>
</bind>
</comp>

<comp id="503" class="1005" name="select_ln890_306_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_306 "/>
</bind>
</comp>

<comp id="509" class="1005" name="and_ln890_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln890 "/>
</bind>
</comp>

<comp id="514" class="1005" name="empty_953_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="1"/>
<pin id="516" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_953 "/>
</bind>
</comp>

<comp id="519" class="1005" name="select_ln890_309_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_309 "/>
</bind>
</comp>

<comp id="524" class="1005" name="select_ln691_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln691 "/>
</bind>
</comp>

<comp id="529" class="1005" name="select_ln890_310_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="12" slack="0"/>
<pin id="531" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_310 "/>
</bind>
</comp>

<comp id="534" class="1005" name="local_B_pong_V_addr_4_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="1"/>
<pin id="536" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="82" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="116"><net_src comp="88" pin="2"/><net_sink comp="107" pin=4"/></net>

<net id="117"><net_src comp="101" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="107" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="130" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="130" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="141" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="152" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="152" pin="4"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="232" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="226" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="141" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="238" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="258" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="238" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="290"><net_src comp="163" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="62" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="174" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="196" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="292" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="163" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="174" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="185" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="24" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="196" pin="4"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="326" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="320" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="174" pin="4"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="326" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="207" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="70" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="348" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="332" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="360" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="366" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="332" pin="3"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="207" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="72" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="360" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="326" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="72" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="384" pin="2"/><net_sink comp="396" pin=2"/></net>

<net id="408"><net_src comp="185" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="326" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="28" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="404" pin="2"/><net_sink comp="410" pin=2"/></net>

<net id="429"><net_src comp="418" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="36" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="38" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="421" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="449"><net_src comp="424" pin="3"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="443" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="458"><net_src comp="214" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="463"><net_src comp="220" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="246" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="472"><net_src comp="270" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="477"><net_src comp="276" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="482"><net_src comp="286" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="487"><net_src comp="308" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="492"><net_src comp="314" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="320" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="501"><net_src comp="326" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="506"><net_src comp="340" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="512"><net_src comp="360" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="517"><net_src comp="372" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="522"><net_src comp="376" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="527"><net_src comp="396" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="532"><net_src comp="410" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="537"><net_src comp="118" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="107" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_PE_0_1_x069 | {7 }
 - Input state : 
	Port: B_IO_L2_in_boundary_x0 : fifo_B_B_IO_L2_in_1_x015 | {3 }
  - Chain level:
	State 1
		specmemcore_ln765 : 1
		specmemcore_ln766 : 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln89039 : 1
		select_ln890 : 2
		select_ln890_304 : 2
		trunc_ln776 : 3
		tmp_335_cast : 4
		zext_ln776 : 3
		add_ln776 : 5
		add_ln691_497 : 3
	State 3
		local_B_pong_V_addr : 1
		store_ln776 : 2
	State 4
	State 5
		add_ln890_120 : 1
		zext_ln780 : 1
		empty : 1
		tmp_cast : 2
		empty_952 : 3
		icmp_ln890_387 : 1
		br_ln890 : 2
		add_ln691_498 : 1
		icmp_ln890_388 : 1
		select_ln890_305 : 2
		select_ln890_306 : 2
		xor_ln890 : 2
		icmp_ln890_389 : 1
		and_ln890 : 2
		add_ln691_499 : 3
		empty_953 : 4
		select_ln890_309 : 2
		add_ln691_500 : 1
		or_ln691 : 2
		select_ln691 : 2
		add_ln890_119 : 1
		select_ln890_310 : 2
	State 6
		select_ln890_307 : 1
		empty_954 : 1
		select_ln890_308 : 2
		select_ln890_364_cast : 3
		local_B_pong_V_addr_4 : 4
		local_B_pong_V_load : 5
	State 7
		write_ln174 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln890_fu_214       |    0    |    19   |
|          |       add_ln691_fu_226       |    0    |    14   |
|          |       add_ln776_fu_270       |    0    |    18   |
|          |     add_ln691_497_fu_276     |    0    |    13   |
|          |     add_ln890_120_fu_286     |    0    |    23   |
|    add   |       empty_952_fu_308       |    0    |    18   |
|          |     add_ln691_498_fu_320     |    0    |    13   |
|          |     add_ln691_499_fu_366     |    0    |    14   |
|          |     add_ln691_500_fu_384     |    0    |    12   |
|          |     add_ln890_119_fu_404     |    0    |    19   |
|          |       empty_954_fu_437       |    0    |    18   |
|----------|------------------------------|---------|---------|
|          |      select_ln890_fu_238     |    0    |    6    |
|          |    select_ln890_304_fu_246   |    0    |    7    |
|          |    select_ln890_305_fu_332   |    0    |    7    |
|          |    select_ln890_306_fu_340   |    0    |    6    |
|  select  |    select_ln890_309_fu_376   |    0    |    7    |
|          |      select_ln691_fu_396     |    0    |    5    |
|          |    select_ln890_310_fu_410   |    0    |    12   |
|          |    select_ln890_307_fu_424   |    0    |    11   |
|          |    select_ln890_308_fu_443   |    0    |    11   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln890_fu_220      |    0    |    12   |
|          |      icmp_ln89039_fu_232     |    0    |    10   |
|   icmp   |     icmp_ln890_387_fu_314    |    0    |    13   |
|          |     icmp_ln890_388_fu_326    |    0    |    12   |
|          |     icmp_ln890_389_fu_354    |    0    |    9    |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln890_fu_348       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |       and_ln890_fu_360       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    or    |        or_ln691_fu_390       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |        tmp_read_fu_88        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln174_write_fu_94   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln776_fu_254      |    0    |    0    |
|   trunc  |         empty_fu_296         |    0    |    0    |
|          |       empty_953_fu_372       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      tmp_335_cast_fu_258     |    0    |    0    |
|bitconcatenate|        tmp_cast_fu_300       |    0    |    0    |
|          |      tmp_336_cast_fu_430     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln776_fu_266      |    0    |    0    |
|          |      zext_ln776_1_fu_282     |    0    |    0    |
|   zext   |       zext_ln780_fu_292      |    0    |    0    |
|          |       zext_ln890_fu_418      |    0    |    0    |
|          |       zext_ln782_fu_421      |    0    |    0    |
|          | select_ln890_364_cast_fu_450 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   315   |
|----------|------------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_B_pong_V|   29   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   29   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_497_reg_474    |    6   |
|    add_ln691_498_reg_493    |    6   |
|      add_ln776_reg_469      |   11   |
|    add_ln890_120_reg_479    |   16   |
|      add_ln890_reg_455      |   12   |
|      and_ln890_reg_509      |    1   |
|         c4_V_reg_137        |    7   |
|        c5_V_4_reg_148       |    6   |
|         c5_V_reg_170        |    6   |
|         c6_V_reg_192        |    7   |
|         c7_V_reg_203        |    5   |
|      empty_952_reg_484      |   11   |
|      empty_953_reg_514      |    6   |
|    icmp_ln890_387_reg_489   |    1   |
|    icmp_ln890_388_reg_498   |    1   |
|      icmp_ln890_reg_460     |    1   |
|   indvar_flatten26_reg_159  |   16   |
|   indvar_flatten8_reg_181   |   12   |
|    indvar_flatten_reg_126   |   12   |
|local_B_pong_V_addr_4_reg_534|   11   |
|     select_ln691_reg_524    |    5   |
|   select_ln890_304_reg_464  |    7   |
|   select_ln890_306_reg_503  |    6   |
|   select_ln890_309_reg_519  |    7   |
|   select_ln890_310_reg_529  |   12   |
+-----------------------------+--------+
|            Total            |   191  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   315  |
|   Memory  |   29   |    -   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   191  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |    0   |   191  |   324  |
+-----------+--------+--------+--------+--------+
