WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Batch_mode.tcl -notrace
Launching Build for 1400 J0015_Sensor_FPGA - d2s_top
Opening Project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 338.313 ; gain = 127.398
Reset_run synth_1
Reset_run impl_1
launch_runs impl_1 -jobs 20
[Mon Apr 08 18:43:52 2019] Launched synth_1...
Run output will be captured here: C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/synth_1/runme.log
[Mon Apr 08 18:43:52 2019] Launched impl_1...
Run output will be captured here: C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/runme.log
get_property STATS.WNS [get_runs impl_1]
get_property STATS.WHS [get_runs impl_1]
[Mon Apr 08 18:43:52 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log d2s_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source d2s_top.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source d2s_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp' for cell 'u_alpha_filter/u_alpha_x_of_n'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_subtract/float_subtract.dcp' for cell 'u_alpha_filter/u_beta_calc'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp' for cell 'u_alpha_filter/u_fixed_to_float'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp' for cell 'u_alpha_filter/u_y_of_n'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_4kx16/rfile_4kx16.dcp' for cell 'u_bpr/u_rfile_4kx16'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_4kx8/rfile_4kx8.dcp' for cell 'u_bpr/u_rfile_4kx8'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/dpram_message_buffer/dpram_message_buffer.dcp' for cell 'u_cmd_lnk/u_dpram_message_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_valid_start_char/rom_valid_start_char.dcp' for cell 'u_cmd_lnk/u_rom_valid_start_char'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx176_fwft/fifo_8kx176_fwft.dcp' for cell 'u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mult_16u_58s/mult_16u_58s.dcp' for cell 'u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/arctan_lwm/arctan_lwm.dcp' for cell 'u_cpld_downlink_ntrfc/u_calc_aoa/u_az_arctan_lwm'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mult_16u_24s/mult_16u_24s.dcp' for cell 'u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/radians_2_degrees/radians_2_degrees.dcp' for cell 'u_cpld_downlink_ntrfc/u_calc_aoa/u_az_radians_2_degrees'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/divider_16_div_16/divider_16_div_16.dcp' for cell 'u_cpld_downlink_ntrfc/u_calc_pwr/u_divider_16_div_16'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_by_100/multiply_by_100.dcp' for cell 'u_cpld_downlink_ntrfc/u_calc_pwr/u_multiply_by_100'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_32x16_fwft/fifo_32x16_fwft.dcp' for cell 'u_cpld_downlink_ntrfc/u_lvds_dnlink_acoustic/u_fifo_32x16_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft.dcp' for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft.dcp' for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_ngs/u_fifo_72x16_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp' for cell 'u_cpld_downlink_ntrfc/u_ngs_calc_nuc/u_ch0_product'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_cpld_cmd_decode/rom_cpld_cmd_decode.dcp' for cell 'u_cpld_i2c_ntrfc/u_rom_cpld_cmd_decode'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_1kx16/rfile_1kx16.dcp' for cell 'u_emif_slv/u_rfile_1kx16'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp' for cell 'u_fault_log/etc_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft.dcp' for cell 'u_fault_log/fl_rd_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft.dcp' for cell 'u_fault_log/fl_wr_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft.dcp' for cell 'u_fpa_readout_ctrl/u_fifo_irvideo_adc_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/sys_mon/sys_mon.dcp' for cell 'u_fpga_monitor/u_sys_mon'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.dcp' for cell 'u_hssl/u_dl0_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_64x128/rfile_64x128.dcp' for cell 'u_hssl/u_dl0_lwm_rfile'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_128x256/rfile_128x256.dcp' for cell 'u_hssl/u_dl0_test_rfile'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_32x256/rfile_32x256.dcp' for cell 'u_hssl/u_dl1_hfi_acoustic_rfile'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_8x192/rfile_8x192.dcp' for cell 'u_hssl/u_dlx_omap_irs_rfile'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_8x96/rfile_8x96.dcp' for cell 'u_hssl/u_dlx_raw_irs_rfile'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_16x96/rfile_16x96.dcp' for cell 'u_hssl/u_dlx_xtrp_pos_cmd_rfile'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/dpram_bpm_buffer/dpram_bpm_buffer.dcp' for cell 'u_hssl/u_dpram_bpm_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_scale_factor/rom_scale_factor.dcp' for cell 'u_hssl/u_pri_rom_scale_factor'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_dlx/rom_dlx.dcp' for cell 'u_hssl/u_rom_dlx'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_prbs7/rom_prbs7.dcp' for cell 'u_hssl/u_dlx_tx_phase_buffer/u_rom_prbs7'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_compare_gt/float_compare_gt.dcp' for cell 'u_hssl/u_hfi_acoustic/u_float_compare_gt'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_compare_lt/float_compare_lt.dcp' for cell 'u_hssl/u_hfi_acoustic/u_float_compare_lt'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mem32x256/mem32x256.dcp' for cell 'u_hssl/u_hfi_acoustic/u_mem_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft.dcp' for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_rd_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft.dcp' for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_wr_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_axi_interconnect/d2s_axi_interconnect.dcp' for cell 'u_mpmc/u_d2s_axi_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_mig/d2s_mig.dcp' for cell 'u_mpmc/u_d2s_mig'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_nuc_coef/fifo_nuc_coef.dcp' for cell 'u_nuc/u_fifo_nuc_coef'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_to_fixed/float_to_fixed.dcp' for cell 'u_nuc/u_nuc_quadratic/comp_float_to_fixed'
INFO: [Netlist 29-17] Analyzing 3821 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_32x16_fwft/fifo_32x16_fwft/fifo_32x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_dnlink_acoustic/u_fifo_32x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_32x16_fwft/fifo_32x16_fwft/fifo_32x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_dnlink_acoustic/u_fifo_32x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx176_fwft/fifo_8kx176_fwft/fifo_8kx176_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx176_fwft/fifo_8kx176_fwft/fifo_8kx176_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft.xdc] for cell 'u_fault_log/fl_rd_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft.xdc] for cell 'u_fault_log/fl_rd_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft.xdc] for cell 'u_fault_log/fl_wr_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft.xdc] for cell 'u_fault_log/fl_wr_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_mig/d2s_mig/user_design/constraints/d2s_mig.xdc] for cell 'u_mpmc/u_d2s_mig'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_mig/d2s_mig/user_design/constraints/d2s_mig.xdc] for cell 'u_mpmc/u_d2s_mig'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_nuc_coef/fifo_nuc_coef/fifo_nuc_coef.xdc] for cell 'u_nuc/u_fifo_nuc_coef/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_nuc_coef/fifo_nuc_coef/fifo_nuc_coef.xdc] for cell 'u_nuc/u_fifo_nuc_coef/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_wr_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_wr_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_rd_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_rd_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft.xdc] for cell 'u_fpa_readout_ctrl/u_fifo_irvideo_adc_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft.xdc] for cell 'u_fpa_readout_ctrl/u_fifo_irvideo_adc_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.xdc] for cell 'u_hssl/u_dl0_data_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.xdc] for cell 'u_hssl/u_dl0_data_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.xdc] for cell 'u_hssl/u_dl1_data_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.xdc] for cell 'u_hssl/u_dl1_data_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_ngs/u_fifo_72x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_ngs/u_fifo_72x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_qls/u_fifo_72x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_qls/u_fifo_72x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_sil/u_fifo_72x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_sil/u_fifo_72x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/etc_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/etc_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/loc_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/loc_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/por_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/por_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_0/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_0/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_1/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_1/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_2/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_2/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_3/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_3/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_4/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_4/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_5/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_5/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_6/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_6/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_7/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_7/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/sys_mon/sys_mon.xdc] for cell 'u_fpga_monitor/u_sys_mon/inst'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/sys_mon/sys_mon.xdc] for cell 'u_fpga_monitor/u_sys_mon/inst'
Parsing XDC File [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc:1052]
INFO: [Timing 38-2] Deriving generated clocks [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc:1052]
set_clock_groups: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.980 ; gain = 625.898
WARNING: [Vivado 12-2489] -delay contains time 2.906977 which will be rounded to 2.907 to ensure it is an integer multiple of 1 picosecond [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc:1094]
WARNING: [Vivado 12-2489] -delay contains time 3.048780 which will be rounded to 3.049 to ensure it is an integer multiple of 1 picosecond [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc:1276]
WARNING: [Vivado 12-2489] -delay contains time 2.976190 which will be rounded to 2.976 to ensure it is an integer multiple of 1 picosecond [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc:1578]
Finished Parsing XDC File [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/arctan_lwm/arctan_lwm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/arctan_lwm/arctan_lwm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/radians_2_degrees/radians_2_degrees.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/radians_2_degrees/radians_2_degrees.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_32x16_fwft/fifo_32x16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx176_fwft/fifo_8kx176_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/dpram_message_buffer/dpram_message_buffer.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/dpram_bpm_buffer/dpram_bpm_buffer.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/divider_16_div_16/divider_16_div_16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_mig/d2s_mig.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_axi_interconnect/d2s_axi_interconnect.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_nuc_coef/fifo_nuc_coef.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_by_100/multiply_by_100.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mult_16u_58s/mult_16u_58s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mult_16u_58s/mult_16u_58s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mult_16u_24s/mult_16u_24s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mult_16u_24s/mult_16u_24s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mem32x256/mem32x256.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_to_fixed/float_to_fixed.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_subtract/float_subtract.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_subtract/float_subtract.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_compare_lt/float_compare_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_compare_gt/float_compare_gt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/sys_mon/sys_mon.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_valid_start_char/rom_valid_start_char.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_scale_factor/rom_scale_factor.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_scale_factor/rom_scale_factor.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_prbs7/rom_prbs7.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_dlx/rom_dlx.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_cpld_cmd_decode/rom_cpld_cmd_decode.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_128x256/rfile_128x256.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_64x128/rfile_64x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_32x256/rfile_32x256.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_16x96/rfile_16x96.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_8x192/rfile_8x192.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_8x96/rfile_8x96.dcp'
INFO: [Common 17-14] Message 'Project 1-538' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_32x16_fwft/fifo_32x16_fwft/fifo_32x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_dnlink_acoustic/u_fifo_32x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_32x16_fwft/fifo_32x16_fwft/fifo_32x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_dnlink_acoustic/u_fifo_32x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0'
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0'
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft_clocks.xdc] for cell 'u_fault_log/fl_rd_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft_clocks.xdc] for cell 'u_fault_log/fl_rd_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft_clocks.xdc] for cell 'u_fault_log/fl_wr_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft_clocks.xdc] for cell 'u_fault_log/fl_wr_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_axi_interconnect/d2s_axi_interconnect_impl_clocks.xdc] for cell 'u_mpmc/u_d2s_axi_interconnect/inst'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_axi_interconnect/d2s_axi_interconnect_impl_clocks.xdc] for cell 'u_mpmc/u_d2s_axi_interconnect/inst'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_axi_interconnect/d2s_axi_interconnect_clocks.xdc] for cell 'u_mpmc/u_d2s_axi_interconnect/inst'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_axi_interconnect/d2s_axi_interconnect_clocks.xdc] for cell 'u_mpmc/u_d2s_axi_interconnect/inst'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_nuc_coef/fifo_nuc_coef/fifo_nuc_coef_clocks.xdc] for cell 'u_nuc/u_fifo_nuc_coef/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_nuc_coef/fifo_nuc_coef/fifo_nuc_coef_clocks.xdc] for cell 'u_nuc/u_fifo_nuc_coef/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft_clocks.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_wr_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft_clocks.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_wr_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft_clocks.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_rd_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft_clocks.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_rd_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft_clocks.xdc] for cell 'u_fpa_readout_ctrl/u_fifo_irvideo_adc_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft_clocks.xdc] for cell 'u_fpa_readout_ctrl/u_fifo_irvideo_adc_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_ngs/u_fifo_72x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_ngs/u_fifo_72x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_qls/u_fifo_72x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_qls/u_fifo_72x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_sil/u_fifo_72x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_sil/u_fifo_72x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/etc_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/etc_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/loc_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/loc_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/por_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/por_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_0/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_0/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_1/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_1/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_2/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_2/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_3/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_3/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_4/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_4/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_5/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_5/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_6/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_6/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_7/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_7/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 999 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 30 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 604 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 258 instances
  RAM64X1D_1 => RAM64X1D (inverted pins: WCLK) (RAMD64E, RAMD64E): 20 instances

link_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:24 . Memory (MB): peak = 1566.980 ; gain = 1320.609
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1566.980 ; gain = 0.000
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 27564fba3

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 180 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22f9fab0f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1566.980 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 2387 cells.
Phase 2 Constant propagation | Checksum: 1fa1925e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1566.980 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 16869 unconnected nets.
INFO: [Opt 31-11] Eliminated 3794 unconnected cells.
Phase 3 Sweep | Checksum: 117092a88

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1566.980 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u_cnr/clkout1_BUFG_inst to drive 4 load(s) on clock net u_cnr/clkout1_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 11cb4ec82

Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 1566.980 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1566.980 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11cb4ec82

Time (s): cpu = 00:00:57 ; elapsed = 00:00:56 . Memory (MB): peak = 1566.980 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 44 BRAM(s) out of a total of 134 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 44 newly gated: 22 Total Ports: 268
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 23a0ab2e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.719 . Memory (MB): peak = 2636.953 ; gain = 0.000
Ending Power Optimization Task | Checksum: 23a0ab2e5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2636.953 ; gain = 1069.973
INFO: [Common 17-83] Releasing license: Implementation
182 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:54 ; elapsed = 00:01:48 . Memory (MB): peak = 2636.953 ; gain = 1069.973
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/d2s_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/d2s_top_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[10]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[11]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][7]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][9]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][10]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][11]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][4]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][5]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][6]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[10]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[11]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[12]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[1] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][9]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][10]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][11]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][12]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][6]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][7]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][8]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_alpha_filter/u_beta_calc/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_alpha_filter/u_y_of_n/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_hssl/u_hfi_acoustic/u_alpha_filter/u_beta_calc/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_hssl/u_hfi_acoustic/u_alpha_filter/u_y_of_n/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_hssl/u_hfi_acoustic/u_bandpass_filter/u_x_of_n_sum_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_hssl/u_hfi_acoustic/u_bandpass_filter/u_x_of_n_sum_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_hssl/u_hfi_acoustic/u_bandpass_filter/u_y_of_n_sum_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_hssl/u_hfi_acoustic/u_bandpass_filter/u_y_of_n_sum_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings, 8 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.656 . Memory (MB): peak = 2636.953 ; gain = 0.000
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 640110af

Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: c68c8980

Time (s): cpu = 00:02:31 ; elapsed = 00:03:17 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: c68c8980

Time (s): cpu = 00:02:32 ; elapsed = 00:03:17 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: c68c8980

Time (s): cpu = 00:02:33 ; elapsed = 00:03:19 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1cefdd670

Time (s): cpu = 00:09:15 ; elapsed = 00:25:27 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cefdd670

Time (s): cpu = 00:09:19 ; elapsed = 00:25:28 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11499ab61

Time (s): cpu = 00:10:30 ; elapsed = 00:25:57 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 6657a9bd

Time (s): cpu = 00:10:34 ; elapsed = 00:25:59 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 4ed2de66

Time (s): cpu = 00:10:34 ; elapsed = 00:25:59 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10c06400d

Time (s): cpu = 00:10:56 ; elapsed = 00:26:07 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10c06400d

Time (s): cpu = 00:10:58 ; elapsed = 00:26:08 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 139003435

Time (s): cpu = 00:11:52 ; elapsed = 00:26:58 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d0e39c2a

Time (s): cpu = 00:11:57 ; elapsed = 00:27:03 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 15bb9219a

Time (s): cpu = 00:12:00 ; elapsed = 00:27:05 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 15bb9219a

Time (s): cpu = 00:12:41 ; elapsed = 00:27:16 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15bb9219a

Time (s): cpu = 00:12:44 ; elapsed = 00:27:17 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.335. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d1fbb36c

Time (s): cpu = 00:14:02 ; elapsed = 00:27:42 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d1fbb36c

Time (s): cpu = 00:14:04 ; elapsed = 00:27:44 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d1fbb36c

Time (s): cpu = 00:14:07 ; elapsed = 00:27:45 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d1fbb36c

Time (s): cpu = 00:14:09 ; elapsed = 00:27:46 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 111e3f2ba

Time (s): cpu = 00:14:10 ; elapsed = 00:27:47 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 111e3f2ba

Time (s): cpu = 00:14:10 ; elapsed = 00:27:48 . Memory (MB): peak = 2636.953 ; gain = 0.000
Ending Placer Task | Checksum: 978374ed

Time (s): cpu = 00:14:11 ; elapsed = 00:27:48 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
210 Infos, 345 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:14:34 ; elapsed = 00:28:02 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/d2s_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 2636.953 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.359 . Memory (MB): peak = 2636.953 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.953 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.468 . Memory (MB): peak = 2636.953 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 72869199 ConstDB: 0 ShapeSum: 24fce354 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 528f917b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 528f917b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 528f917b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 528f917b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 2636.953 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c1d1201f

Time (s): cpu = 00:02:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.225 | TNS=-0.225 | WHS=-1.278 | THS=-5188.640|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1915fefb2

Time (s): cpu = 00:03:18 ; elapsed = 00:01:18 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.225 | TNS=-0.225 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 179b3a058

Time (s): cpu = 00:03:19 ; elapsed = 00:01:20 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 15ae26cda

Time (s): cpu = 00:03:20 ; elapsed = 00:01:20 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f9b52177

Time (s): cpu = 00:04:53 ; elapsed = 00:01:48 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10372
 Number of Nodes with overlaps = 920
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 13679d175

Time (s): cpu = 00:09:43 ; elapsed = 00:03:17 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 999140fe

Time (s): cpu = 00:09:45 ; elapsed = 00:03:19 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 999140fe

Time (s): cpu = 00:09:46 ; elapsed = 00:03:19 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 999140fe

Time (s): cpu = 00:09:47 ; elapsed = 00:03:20 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 999140fe

Time (s): cpu = 00:09:48 ; elapsed = 00:03:20 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 999140fe

Time (s): cpu = 00:09:48 ; elapsed = 00:03:21 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bdd2e732

Time (s): cpu = 00:10:02 ; elapsed = 00:03:25 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=-0.238 | THS=-0.266 |

Phase 6.1 Hold Fix Iter | Checksum: 113b7d772

Time (s): cpu = 00:10:04 ; elapsed = 00:03:26 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 13ecd0097

Time (s): cpu = 00:10:04 ; elapsed = 00:03:26 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.5024 %
  Global Horizontal Routing Utilization  = 17.7221 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cdb59b58

Time (s): cpu = 00:10:07 ; elapsed = 00:03:27 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cdb59b58

Time (s): cpu = 00:10:07 ; elapsed = 00:03:28 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d3c7ce6b

Time (s): cpu = 00:10:17 ; elapsed = 00:03:37 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1b5823bff

Time (s): cpu = 00:10:30 ; elapsed = 00:03:42 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.016  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b5823bff

Time (s): cpu = 00:10:31 ; elapsed = 00:03:42 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:32 ; elapsed = 00:03:43 . Memory (MB): peak = 2636.953 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
225 Infos, 345 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:55 ; elapsed = 00:03:56 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/d2s_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/d2s_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 2636.953 ; gain = 0.000
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/d2s_top_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:01:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2790.934 ; gain = 153.980
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 2841.129 ; gain = 50.195
Command: report_power -file d2s_top_power_routed.rpt -pb d2s_top_power_summary_routed.pb -rpx d2s_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
237 Infos, 447 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2970.719 ; gain = 129.590
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2970.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 08 19:32:27 2019...
[Mon Apr 08 19:32:31 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:52 ; elapsed = 00:48:39 . Memory (MB): peak = 364.844 ; gain = 5.824
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Mon Apr 08 19:32:32 2019] Launched impl_1...
Run output will be captured here: C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/runme.log
[Mon Apr 08 19:32:32 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log d2s_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source d2s_top.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source d2s_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp' for cell 'u_alpha_filter/u_alpha_x_of_n'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_subtract/float_subtract.dcp' for cell 'u_alpha_filter/u_beta_calc'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp' for cell 'u_alpha_filter/u_fixed_to_float'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp' for cell 'u_alpha_filter/u_y_of_n'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_4kx16/rfile_4kx16.dcp' for cell 'u_bpr/u_rfile_4kx16'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_4kx8/rfile_4kx8.dcp' for cell 'u_bpr/u_rfile_4kx8'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/dpram_message_buffer/dpram_message_buffer.dcp' for cell 'u_cmd_lnk/u_dpram_message_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_valid_start_char/rom_valid_start_char.dcp' for cell 'u_cmd_lnk/u_rom_valid_start_char'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx176_fwft/fifo_8kx176_fwft.dcp' for cell 'u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mult_16u_58s/mult_16u_58s.dcp' for cell 'u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/arctan_lwm/arctan_lwm.dcp' for cell 'u_cpld_downlink_ntrfc/u_calc_aoa/u_az_arctan_lwm'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mult_16u_24s/mult_16u_24s.dcp' for cell 'u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/radians_2_degrees/radians_2_degrees.dcp' for cell 'u_cpld_downlink_ntrfc/u_calc_aoa/u_az_radians_2_degrees'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/divider_16_div_16/divider_16_div_16.dcp' for cell 'u_cpld_downlink_ntrfc/u_calc_pwr/u_divider_16_div_16'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_by_100/multiply_by_100.dcp' for cell 'u_cpld_downlink_ntrfc/u_calc_pwr/u_multiply_by_100'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_32x16_fwft/fifo_32x16_fwft.dcp' for cell 'u_cpld_downlink_ntrfc/u_lvds_dnlink_acoustic/u_fifo_32x16_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft.dcp' for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft.dcp' for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_ngs/u_fifo_72x16_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp' for cell 'u_cpld_downlink_ntrfc/u_ngs_calc_nuc/u_ch0_product'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_cpld_cmd_decode/rom_cpld_cmd_decode.dcp' for cell 'u_cpld_i2c_ntrfc/u_rom_cpld_cmd_decode'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_1kx16/rfile_1kx16.dcp' for cell 'u_emif_slv/u_rfile_1kx16'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp' for cell 'u_fault_log/etc_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft.dcp' for cell 'u_fault_log/fl_rd_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft.dcp' for cell 'u_fault_log/fl_wr_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft.dcp' for cell 'u_fpa_readout_ctrl/u_fifo_irvideo_adc_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/sys_mon/sys_mon.dcp' for cell 'u_fpga_monitor/u_sys_mon'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.dcp' for cell 'u_hssl/u_dl0_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_64x128/rfile_64x128.dcp' for cell 'u_hssl/u_dl0_lwm_rfile'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_128x256/rfile_128x256.dcp' for cell 'u_hssl/u_dl0_test_rfile'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_32x256/rfile_32x256.dcp' for cell 'u_hssl/u_dl1_hfi_acoustic_rfile'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_8x192/rfile_8x192.dcp' for cell 'u_hssl/u_dlx_omap_irs_rfile'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_8x96/rfile_8x96.dcp' for cell 'u_hssl/u_dlx_raw_irs_rfile'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_16x96/rfile_16x96.dcp' for cell 'u_hssl/u_dlx_xtrp_pos_cmd_rfile'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/dpram_bpm_buffer/dpram_bpm_buffer.dcp' for cell 'u_hssl/u_dpram_bpm_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_scale_factor/rom_scale_factor.dcp' for cell 'u_hssl/u_pri_rom_scale_factor'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_dlx/rom_dlx.dcp' for cell 'u_hssl/u_rom_dlx'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_prbs7/rom_prbs7.dcp' for cell 'u_hssl/u_dlx_tx_phase_buffer/u_rom_prbs7'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_compare_gt/float_compare_gt.dcp' for cell 'u_hssl/u_hfi_acoustic/u_float_compare_gt'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_compare_lt/float_compare_lt.dcp' for cell 'u_hssl/u_hfi_acoustic/u_float_compare_lt'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mem32x256/mem32x256.dcp' for cell 'u_hssl/u_hfi_acoustic/u_mem_buffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft.dcp' for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_rd_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft.dcp' for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_wr_fwft'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_axi_interconnect/d2s_axi_interconnect.dcp' for cell 'u_mpmc/u_d2s_axi_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_mig/d2s_mig.dcp' for cell 'u_mpmc/u_d2s_mig'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_nuc_coef/fifo_nuc_coef.dcp' for cell 'u_nuc/u_fifo_nuc_coef'
INFO: [Project 1-454] Reading design checkpoint 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_to_fixed/float_to_fixed.dcp' for cell 'u_nuc/u_nuc_quadratic/comp_float_to_fixed'
INFO: [Netlist 29-17] Analyzing 3821 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_32x16_fwft/fifo_32x16_fwft/fifo_32x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_dnlink_acoustic/u_fifo_32x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_32x16_fwft/fifo_32x16_fwft/fifo_32x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_dnlink_acoustic/u_fifo_32x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx176_fwft/fifo_8kx176_fwft/fifo_8kx176_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx176_fwft/fifo_8kx176_fwft/fifo_8kx176_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft.xdc] for cell 'u_fault_log/fl_rd_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft.xdc] for cell 'u_fault_log/fl_rd_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft.xdc] for cell 'u_fault_log/fl_wr_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft.xdc] for cell 'u_fault_log/fl_wr_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_mig/d2s_mig/user_design/constraints/d2s_mig.xdc] for cell 'u_mpmc/u_d2s_mig'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_mig/d2s_mig/user_design/constraints/d2s_mig.xdc] for cell 'u_mpmc/u_d2s_mig'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_nuc_coef/fifo_nuc_coef/fifo_nuc_coef.xdc] for cell 'u_nuc/u_fifo_nuc_coef/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_nuc_coef/fifo_nuc_coef/fifo_nuc_coef.xdc] for cell 'u_nuc/u_fifo_nuc_coef/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_wr_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_wr_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_rd_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_rd_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft.xdc] for cell 'u_fpa_readout_ctrl/u_fifo_irvideo_adc_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft.xdc] for cell 'u_fpa_readout_ctrl/u_fifo_irvideo_adc_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.xdc] for cell 'u_hssl/u_dl0_data_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.xdc] for cell 'u_hssl/u_dl0_data_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.xdc] for cell 'u_hssl/u_dl1_data_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.xdc] for cell 'u_hssl/u_dl1_data_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_ngs/u_fifo_72x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_ngs/u_fifo_72x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_qls/u_fifo_72x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_qls/u_fifo_72x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_sil/u_fifo_72x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_sil/u_fifo_72x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/etc_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/etc_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/loc_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/loc_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/por_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/por_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_0/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_0/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_1/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_1/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_2/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_2/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_3/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_3/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_4/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_4/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_5/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_5/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_6/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_6/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_7/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.xdc] for cell 'u_fault_log/u_fault_fifo_7/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/sys_mon/sys_mon.xdc] for cell 'u_fpga_monitor/u_sys_mon/inst'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/sys_mon/sys_mon.xdc] for cell 'u_fpga_monitor/u_sys_mon/inst'
Parsing XDC File [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc:1052]
INFO: [Timing 38-2] Deriving generated clocks [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc:1052]
set_clock_groups: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 1566.980 ; gain = 625.898
WARNING: [Vivado 12-2489] -delay contains time 2.906977 which will be rounded to 2.907 to ensure it is an integer multiple of 1 picosecond [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc:1094]
WARNING: [Vivado 12-2489] -delay contains time 3.048780 which will be rounded to 3.049 to ensure it is an integer multiple of 1 picosecond [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc:1276]
WARNING: [Vivado 12-2489] -delay contains time 2.976190 which will be rounded to 2.976 to ensure it is an integer multiple of 1 picosecond [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc:1578]
Finished Parsing XDC File [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/arctan_lwm/arctan_lwm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/arctan_lwm/arctan_lwm.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/radians_2_degrees/radians_2_degrees.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/radians_2_degrees/radians_2_degrees.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_32x16_fwft/fifo_32x16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx176_fwft/fifo_8kx176_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/dpram_message_buffer/dpram_message_buffer.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/dpram_bpm_buffer/dpram_bpm_buffer.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/divider_16_div_16/divider_16_div_16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_mig/d2s_mig.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_axi_interconnect/d2s_axi_interconnect.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_nuc_coef/fifo_nuc_coef.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_hssl_irvid_dlx_fwft/fifo_hssl_irvid_dlx_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_by_100/multiply_by_100.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/multiply_16x16/multiply_16x16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mult_16u_58s/mult_16u_58s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mult_16u_58s/mult_16u_58s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mult_16u_24s/mult_16u_24s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mult_16u_24s/mult_16u_24s.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/mem32x256/mem32x256.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_to_fixed/float_to_fixed.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_subtract/float_subtract.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_subtract/float_subtract.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_compare_lt/float_compare_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/float_compare_gt/float_compare_gt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/sys_mon/sys_mon.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_valid_start_char/rom_valid_start_char.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_scale_factor/rom_scale_factor.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_scale_factor/rom_scale_factor.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_prbs7/rom_prbs7.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_dlx/rom_dlx.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rom_cpld_cmd_decode/rom_cpld_cmd_decode.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_128x256/rfile_128x256.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_64x128/rfile_64x128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_32x256/rfile_32x256.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_16x96/rfile_16x96.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_8x192/rfile_8x192.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/rfile_8x96/rfile_8x96.dcp'
INFO: [Common 17-14] Message 'Project 1-538' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_32x16_fwft/fifo_32x16_fwft/fifo_32x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_dnlink_acoustic/u_fifo_32x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_32x16_fwft/fifo_32x16_fwft/fifo_32x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_dnlink_acoustic/u_fifo_32x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0'
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0'
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft_clocks.xdc] for cell 'u_fault_log/fl_rd_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft/fifo_8kx8_4kx16_fwft_clocks.xdc] for cell 'u_fault_log/fl_rd_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft_clocks.xdc] for cell 'u_fault_log/fl_wr_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft/fifo_4kx16_8kx8_fwft_clocks.xdc] for cell 'u_fault_log/fl_wr_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_axi_interconnect/d2s_axi_interconnect_impl_clocks.xdc] for cell 'u_mpmc/u_d2s_axi_interconnect/inst'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_axi_interconnect/d2s_axi_interconnect_impl_clocks.xdc] for cell 'u_mpmc/u_d2s_axi_interconnect/inst'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_axi_interconnect/d2s_axi_interconnect_clocks.xdc] for cell 'u_mpmc/u_d2s_axi_interconnect/inst'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/d2s_axi_interconnect/d2s_axi_interconnect_clocks.xdc] for cell 'u_mpmc/u_d2s_axi_interconnect/inst'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_nuc_coef/fifo_nuc_coef/fifo_nuc_coef_clocks.xdc] for cell 'u_nuc/u_fifo_nuc_coef/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_nuc_coef/fifo_nuc_coef/fifo_nuc_coef_clocks.xdc] for cell 'u_nuc/u_fifo_nuc_coef/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft_clocks.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_wr_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft/fifo_mcu_axi_mstr_wr_fwft_clocks.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_wr_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft_clocks.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_rd_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft/fifo_mcu_axi_mstr_rd_fwft_clocks.xdc] for cell 'u_mcu_axi_mstr_ntrfc/u_fifo_mcu_axi_mstr_rd_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft_clocks.xdc] for cell 'u_fpa_readout_ctrl/u_fifo_irvideo_adc_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft/fifo_irvideo_adc_fwft_clocks.xdc] for cell 'u_fpa_readout_ctrl/u_fifo_irvideo_adc_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_ngs/u_fifo_72x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_ngs/u_fifo_72x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_qls/u_fifo_72x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_qls/u_fifo_72x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_sil/u_fifo_72x16_fwft/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_72x16_fwft/fifo_72x16_fwft/fifo_72x16_fwft_clocks.xdc] for cell 'u_cpld_downlink_ntrfc/u_lvds_downlink_sil/u_fifo_72x16_fwft/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/etc_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/etc_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/loc_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/loc_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/por_fifo/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/por_fifo/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_0/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_0/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_1/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_1/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_2/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_2/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_3/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_3/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_4/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_4/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_5/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_5/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_6/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_6/U0'
Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_7/U0'
Finished Parsing XDC File [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft/fifo_64x32_256x8_fwft_clocks.xdc] for cell 'u_fault_log/u_fault_fifo_7/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 999 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 30 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 604 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 258 instances
  RAM64X1D_1 => RAM64X1D (inverted pins: WCLK) (RAMD64E, RAMD64E): 20 instances

link_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:24 . Memory (MB): peak = 1566.980 ; gain = 1320.609
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1566.980 ; gain = 0.000
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 27564fba3

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 180 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22f9fab0f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1566.980 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 2387 cells.
Phase 2 Constant propagation | Checksum: 1fa1925e9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1566.980 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 16869 unconnected nets.
INFO: [Opt 31-11] Eliminated 3794 unconnected cells.
Phase 3 Sweep | Checksum: 117092a88

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1566.980 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u_cnr/clkout1_BUFG_inst to drive 4 load(s) on clock net u_cnr/clkout1_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 11cb4ec82

Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 1566.980 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1566.980 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11cb4ec82

Time (s): cpu = 00:00:57 ; elapsed = 00:00:56 . Memory (MB): peak = 1566.980 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 44 BRAM(s) out of a total of 134 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 44 newly gated: 22 Total Ports: 268
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 23a0ab2e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.719 . Memory (MB): peak = 2636.953 ; gain = 0.000
Ending Power Optimization Task | Checksum: 23a0ab2e5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2636.953 ; gain = 1069.973
INFO: [Common 17-83] Releasing license: Implementation
182 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:54 ; elapsed = 00:01:48 . Memory (MB): peak = 2636.953 ; gain = 1069.973
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/d2s_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/d2s_top_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[10]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[11]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][7]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][9]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][10]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][11]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][4]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][5]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][6]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[10]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[11]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[12]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[1] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][9]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][10]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][11]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][12]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][6]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][7]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[12][8]) which is driven by a register (u_cpld_downlink_ntrfc/u_fifo_8kx176_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_alpha_filter/u_beta_calc/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_alpha_filter/u_y_of_n/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_hssl/u_hfi_acoustic/u_alpha_filter/u_beta_calc/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_hssl/u_hfi_acoustic/u_alpha_filter/u_y_of_n/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_hssl/u_hfi_acoustic/u_bandpass_filter/u_x_of_n_sum_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_hssl/u_hfi_acoustic/u_bandpass_filter/u_x_of_n_sum_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_hssl/u_hfi_acoustic/u_bandpass_filter/u_y_of_n_sum_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - u_hssl/u_hfi_acoustic/u_bandpass_filter/u_y_of_n_sum_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings, 8 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.656 . Memory (MB): peak = 2636.953 ; gain = 0.000
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 640110af

Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: c68c8980

Time (s): cpu = 00:02:31 ; elapsed = 00:03:17 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: c68c8980

Time (s): cpu = 00:02:32 ; elapsed = 00:03:17 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: c68c8980

Time (s): cpu = 00:02:33 ; elapsed = 00:03:19 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1cefdd670

Time (s): cpu = 00:09:15 ; elapsed = 00:25:27 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cefdd670

Time (s): cpu = 00:09:19 ; elapsed = 00:25:28 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11499ab61

Time (s): cpu = 00:10:30 ; elapsed = 00:25:57 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 6657a9bd

Time (s): cpu = 00:10:34 ; elapsed = 00:25:59 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 4ed2de66

Time (s): cpu = 00:10:34 ; elapsed = 00:25:59 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10c06400d

Time (s): cpu = 00:10:56 ; elapsed = 00:26:07 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10c06400d

Time (s): cpu = 00:10:58 ; elapsed = 00:26:08 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 139003435

Time (s): cpu = 00:11:52 ; elapsed = 00:26:58 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d0e39c2a

Time (s): cpu = 00:11:57 ; elapsed = 00:27:03 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 15bb9219a

Time (s): cpu = 00:12:00 ; elapsed = 00:27:05 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 15bb9219a

Time (s): cpu = 00:12:41 ; elapsed = 00:27:16 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15bb9219a

Time (s): cpu = 00:12:44 ; elapsed = 00:27:17 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.335. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d1fbb36c

Time (s): cpu = 00:14:02 ; elapsed = 00:27:42 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d1fbb36c

Time (s): cpu = 00:14:04 ; elapsed = 00:27:44 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d1fbb36c

Time (s): cpu = 00:14:07 ; elapsed = 00:27:45 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d1fbb36c

Time (s): cpu = 00:14:09 ; elapsed = 00:27:46 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 111e3f2ba

Time (s): cpu = 00:14:10 ; elapsed = 00:27:47 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 111e3f2ba

Time (s): cpu = 00:14:10 ; elapsed = 00:27:48 . Memory (MB): peak = 2636.953 ; gain = 0.000
Ending Placer Task | Checksum: 978374ed

Time (s): cpu = 00:14:11 ; elapsed = 00:27:48 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
210 Infos, 345 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:14:34 ; elapsed = 00:28:02 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/d2s_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 2636.953 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.359 . Memory (MB): peak = 2636.953 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2636.953 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.468 . Memory (MB): peak = 2636.953 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 72869199 ConstDB: 0 ShapeSum: 24fce354 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 528f917b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 528f917b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 528f917b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 528f917b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:30 . Memory (MB): peak = 2636.953 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c1d1201f

Time (s): cpu = 00:02:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.225 | TNS=-0.225 | WHS=-1.278 | THS=-5188.640|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1915fefb2

Time (s): cpu = 00:03:18 ; elapsed = 00:01:18 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.225 | TNS=-0.225 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 179b3a058

Time (s): cpu = 00:03:19 ; elapsed = 00:01:20 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 15ae26cda

Time (s): cpu = 00:03:20 ; elapsed = 00:01:20 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f9b52177

Time (s): cpu = 00:04:53 ; elapsed = 00:01:48 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10372
 Number of Nodes with overlaps = 920
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 13679d175

Time (s): cpu = 00:09:43 ; elapsed = 00:03:17 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 999140fe

Time (s): cpu = 00:09:45 ; elapsed = 00:03:19 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 999140fe

Time (s): cpu = 00:09:46 ; elapsed = 00:03:19 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 999140fe

Time (s): cpu = 00:09:47 ; elapsed = 00:03:20 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 999140fe

Time (s): cpu = 00:09:48 ; elapsed = 00:03:20 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 999140fe

Time (s): cpu = 00:09:48 ; elapsed = 00:03:21 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bdd2e732

Time (s): cpu = 00:10:02 ; elapsed = 00:03:25 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=-0.238 | THS=-0.266 |

Phase 6.1 Hold Fix Iter | Checksum: 113b7d772

Time (s): cpu = 00:10:04 ; elapsed = 00:03:26 . Memory (MB): peak = 2636.953 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 13ecd0097

Time (s): cpu = 00:10:04 ; elapsed = 00:03:26 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.5024 %
  Global Horizontal Routing Utilization  = 17.7221 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cdb59b58

Time (s): cpu = 00:10:07 ; elapsed = 00:03:27 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cdb59b58

Time (s): cpu = 00:10:07 ; elapsed = 00:03:28 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d3c7ce6b

Time (s): cpu = 00:10:17 ; elapsed = 00:03:37 . Memory (MB): peak = 2636.953 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1b5823bff

Time (s): cpu = 00:10:30 ; elapsed = 00:03:42 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.016  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b5823bff

Time (s): cpu = 00:10:31 ; elapsed = 00:03:42 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:32 ; elapsed = 00:03:43 . Memory (MB): peak = 2636.953 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
225 Infos, 345 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:55 ; elapsed = 00:03:56 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/d2s_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 2636.953 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/d2s_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 2636.953 ; gain = 0.000
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [c:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/d2s_top_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:01:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2790.934 ; gain = 153.980
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 2841.129 ; gain = 50.195
Command: report_power -file d2s_top_power_routed.rpt -pb d2s_top_power_summary_routed.pb -rpx d2s_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
237 Infos, 447 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2970.719 ; gain = 129.590
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2970.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 08 19:32:27 2019...

*** Running vivado
    with args -log d2s_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source d2s_top.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source d2s_top.tcl -notrace
Command: open_checkpoint d2s_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 214.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/.Xil/Vivado-12256-DRCMVJKNS01/dcp/d2s_top_early.xdc]
Finished Parsing XDC File [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/.Xil/Vivado-12256-DRCMVJKNS01/dcp/d2s_top_early.xdc]
Parsing XDC File [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/.Xil/Vivado-12256-DRCMVJKNS01/dcp/d2s_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc:1052]
INFO: [Timing 38-2] Deriving generated clocks [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/constrts_1/d2s_top.xdc:1052]
set_clock_groups: Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 1557.438 ; gain = 593.695
Finished Parsing XDC File [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/.Xil/Vivado-12256-DRCMVJKNS01/dcp/d2s_top.xdc]
Parsing XDC File [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/.Xil/Vivado-12256-DRCMVJKNS01/dcp/d2s_top_late.xdc]
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]_i_4' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_emi/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_2' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]_i_3' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_cpld_downlink_ntrfc/u_lvds_downlink_pin/u_fifo_24x16_fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]_i_1' is not a valid endpoint. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.srcs/sources_1/ip/fifo_24x16_fwft/fifo_24x16_fwft/fifo_24x16_fwft_clocks.xdc:60]
Finished Parsing XDC File [C:/DAIRCM/BUILDS/J0015_Sensor_FPGA/2129/d2s_top/d2s_top.runs/impl_1/.Xil/Vivado-12256-DRCMVJKNS01/dcp/d2s_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.473 ; gain = 142.063
Restored from archive | CPU: 10.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.473 ; gain = 142.063
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 979 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 30 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 40 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 594 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 258 instances
  RAM64X1D_1 => RAM64X1D (inverted pins: WCLK) (RAMD64E, RAMD64E): 20 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
open_checkpoint: Time (s): cpu = 00:01:32 ; elapsed = 00:01:17 . Memory (MB): peak = 1715.473 ; gain = 1504.910
Command: write_bitstream -force -no_partial_bitfile d2s_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-3) CONFIG_VOLTAGE Design Property - The CONFIG_VOLTAGE property is not set for current_design. To indicate what the configuration bank VCCO will be, the CONFIG_VOLTAGE property must be set to 1.5, 1.8, 2.5, or 3.3.  Refer to device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input u_cpld_downlink_ntrfc/u_calc_aoa/u_az_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input u_cpld_downlink_ntrfc/u_calc_aoa/u_el_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_pwr/u_multiply_by_100/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input u_cpld_downlink_ntrfc/u_calc_pwr/u_multiply_by_100/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP u_cpld_downlink_ntrfc/u_calc_pwr/u_multiply_by_100/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input u_cpld_downlink_ntrfc/u_calc_pwr/u_multiply_by_100/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPIR-1) Asynchronous driver check - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input pin u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg output u_cpld_downlink_ntrfc/u_calc_aoa/u_az_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output u_cpld_downlink_ntrfc/u_calc_aoa/u_az_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg output u_cpld_downlink_ntrfc/u_calc_aoa/u_el_prd/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output u_cpld_downlink_ntrfc/u_calc_aoa/u_el_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_pwr/u_multiply_by_100/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output u_cpld_downlink_ntrfc/u_calc_pwr/u_multiply_by_100/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage u_cpld_downlink_ntrfc/u_calc_aoa/u_az_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage u_cpld_downlink_ntrfc/u_calc_aoa/u_az_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_az_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage u_cpld_downlink_ntrfc/u_calc_aoa/u_az_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage u_cpld_downlink_ntrfc/u_calc_aoa/u_el_aoa_prd/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage u_cpld_downlink_ntrfc/u_calc_aoa/u_el_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_aoa/u_el_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage u_cpld_downlink_ntrfc/u_calc_aoa/u_el_radians_2_degrees/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_pwr/u_multiply_by_100/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage u_cpld_downlink_ntrfc/u_calc_pwr/u_multiply_by_100/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP u_cpld_downlink_ntrfc/u_calc_pwr/u_multiply_by_100/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage u_cpld_downlink_ntrfc/u_calc_pwr/u_multiply_by_100/U0/i_mult/gCCM.iCCM/emb_mult_ccm.dsp_ccm.dsp48_array/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal u_mpmc/u_d2s_mig/u_d2s_mig_mig/u_ddr3_infrastructure/pll_clk3_out on the u_mpmc/u_d2s_mig/u_d2s_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of u_mpmc/u_d2s_mig/u_d2s_mig_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_bpr/u_rfile_4kx16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_bpr/u_rfile_4kx16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: u_bpr/u_rfile_4kx16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]) which is driven by a register (u_bpr/rfile_waddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_bpr/u_rfile_4kx16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_bpr/u_rfile_4kx16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: u_bpr/u_rfile_4kx16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (u_bpr/rfile_waddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 u_bpr/u_rfile_4kx16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_bpr/u_rfile_4kx16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: u_bpr/u_rfile_4kx16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (u_bpr/rfile_waddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 142 Warnings, 87 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./d2s_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:20 ; elapsed = 00:01:54 . Memory (MB): peak = 2313.656 ; gain = 598.184
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file d2s_top.hwdef
INFO: [Common 17-206] Exiting Vivado at Mon Apr 08 19:36:02 2019...
[Mon Apr 08 19:36:07 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:03:35 . Memory (MB): peak = 364.844 ; gain = 0.000
 Completed Build for 1400 J0015_Sensor_FPGA - d2s_top
INFO: [Common 17-206] Exiting Vivado at Mon Apr 08 19:36:07 2019...
write_bitstream completed successfully
OS: nt
swpCMD: fart -q C:\DAIRCM\BUILDS\J0015_Sensor_FPGA\BUILD_MANAGER\Batch_mode_new.tcl 1400
Inputs Verified: Release: 2129 Build_Sensor_FPGA: D Skip: N DBG:  ::
++++++++++++++++++++++++++++++++++++++++++++++++++++
Processing Started @
2019-04-08-18-43-30
++++++++++++++++++++++++++++++++++++++++++++++++++++
Build CMD: vivado -log d2s_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Batch_mode.tcl -notrace
++++++++++++++++++++++++++++++++++++++++++++++++++++
Processing Started @
2019-04-08-18-43-30
Processing Completed @
2019-04-08-19-36-09
++++++++++++++++++++++++++++++++++++++++++++++++++++
