Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Jun 24 06:19:28 2024
| Host             : sltn running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.924        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.797        |
| Device Static (W)        | 0.127        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.8         |
| Junction Temperature (C) | 47.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.051 |        8 |       --- |             --- |
| Slice Logic              |     0.016 |    26264 |       --- |             --- |
|   LUT as Logic           |     0.011 |     7069 |     17600 |           40.16 |
|   Register               |     0.002 |    13630 |     35200 |           38.72 |
|   CARRY4                 |     0.002 |      500 |      4400 |           11.36 |
|   LUT as Shift Register  |     0.001 |      932 |      6000 |           15.53 |
|   F7/F8 Muxes            |    <0.001 |      161 |     17600 |            0.91 |
|   Others                 |     0.000 |     1684 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       50 |      6000 |            0.83 |
| Signals                  |     0.033 |    18030 |       --- |             --- |
| Block RAM                |     0.009 |       15 |        60 |           25.00 |
| MMCM                     |     0.089 |        1 |         2 |           50.00 |
| DSPs                     |     0.020 |       12 |        80 |           15.00 |
| I/O                      |     0.001 |        8 |       100 |            8.00 |
| PS7                      |     1.579 |        1 |       --- |             --- |
| Static Power             |     0.127 |          |           |                 |
| Total                    |     1.924 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.138 |       0.130 |      0.008 |
| Vccaux    |       1.800 |     0.057 |       0.049 |      0.009 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.756 |       0.723 |      0.033 |
| Vccpaux   |       1.800 |     0.085 |       0.075 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-------------------------------------------------------------+-----------------+
| Clock                  | Domain                                                      | Constraint (ns) |
+------------------------+-------------------------------------------------------------+-----------------+
| I                      | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                |             3.0 |
| I                      | design_1_i/axi_dynclk_0/U0/PXL_CLK_5X_O                     |             3.0 |
| axi_dynclk_0_PXL_CLK_O | design_1_i/axi_dynclk_0/U0/PXL_CLK_O                        |            15.0 |
| clk_fpga_0             | design_1_i/processing_system7_0/inst/FCLK_CLK0              |            15.0 |
| clk_fpga_1             | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             7.0 |
| mmcm_fbclk_out         | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out   |            15.0 |
+------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                         | Power (W) |
+----------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                             |     1.797 |
|   design_1_i                                                                                 |     1.797 |
|     axi_dma_0                                                                                |     0.005 |
|       U0                                                                                     |     0.005 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                       |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                               |    <0.001 |
|             GEN_FOR_ASYNC.AWVLD_CDC_TO                                                       |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                 |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                      |     0.002 |
|             GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                              |    <0.001 |
|             GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                               |    <0.001 |
|             GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                                |    <0.001 |
|             GEN_ASYNC_WRITE.AWVLD_CDC_TO                                                     |    <0.001 |
|             GEN_ASYNC_WRITE.REG2_WREADY                                                      |    <0.001 |
|             GEN_ASYNC_WRITE.REG3_WREADY                                                      |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                               |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                              |    <0.001 |
|             GEN_ASYNC_WRITE.WVLD_CDC_TO                                                      |    <0.001 |
|           GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                            |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                             |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                    |     0.003 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                  |     0.003 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                 |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                      |    <0.001 |
|               I_DATA_FIFO                                                                    |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                  |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                       |    <0.001 |
|                     xpm_fifo_base_inst                                                       |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                    |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                        |    <0.001 |
|                       rdp_inst                                                               |    <0.001 |
|                       rdpp1_inst                                                             |    <0.001 |
|                       wrp_inst                                                               |    <0.001 |
|                       wrpp1_inst                                                             |    <0.001 |
|                       xpm_fifo_rst_inst                                                      |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|             I_ADDR_CNTL                                                                      |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|             I_CMD_STATUS                                                                     |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                             |    <0.001 |
|                 USE_ASYNC_FIFO.I_ASYNC_FIFO                                                  |    <0.001 |
|                   I_ASYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_async_inst                                    |    <0.001 |
|                       gnuram_async_fifo.xpm_fifo_base_inst                                   |    <0.001 |
|                         gen_cdc_pntr.rd_pntr_cdc_inst                                        |    <0.001 |
|                         gen_cdc_pntr.rpw_gray_reg                                            |    <0.001 |
|                         gen_cdc_pntr.wpr_gray_reg                                            |    <0.001 |
|                         gen_cdc_pntr.wr_pntr_cdc_inst                                        |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                      |    <0.001 |
|                         rdp_inst                                                             |    <0.001 |
|                         rdpp1_inst                                                           |    <0.001 |
|                         wrp_inst                                                             |    <0.001 |
|                         wrpp1_inst                                                           |    <0.001 |
|                         wrpp2_inst                                                           |    <0.001 |
|                         xpm_fifo_rst_inst                                                    |    <0.001 |
|                           gen_rst_ic.rrst_rd_inst                                            |    <0.001 |
|                             gen_pipe_bit[1].pipe_bit_inst                                    |    <0.001 |
|                             gen_pipe_bit[2].pipe_bit_inst                                    |    <0.001 |
|                           gen_rst_ic.rrst_wr_inst                                            |    <0.001 |
|                           gen_rst_ic.wrst_rd_inst                                            |    <0.001 |
|                           gen_rst_ic.wrst_wr_inst                                            |    <0.001 |
|                             gen_pipe_bit[0].pipe_bit_inst                                    |    <0.001 |
|                             gen_pipe_bit[1].pipe_bit_inst                                    |    <0.001 |
|               I_CMD_FIFO                                                                     |    <0.001 |
|                 USE_ASYNC_FIFO.I_ASYNC_FIFO                                                  |    <0.001 |
|                   I_ASYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_async_inst                                    |    <0.001 |
|                       gnuram_async_fifo.xpm_fifo_base_inst                                   |    <0.001 |
|                         gen_cdc_pntr.rd_pntr_cdc_inst                                        |    <0.001 |
|                         gen_cdc_pntr.rpw_gray_reg                                            |    <0.001 |
|                         gen_cdc_pntr.wpr_gray_reg                                            |    <0.001 |
|                         gen_cdc_pntr.wr_pntr_cdc_inst                                        |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                      |    <0.001 |
|                         rdp_inst                                                             |    <0.001 |
|                         rdpp1_inst                                                           |    <0.001 |
|                         wrp_inst                                                             |    <0.001 |
|                         wrpp1_inst                                                           |    <0.001 |
|                         wrpp2_inst                                                           |    <0.001 |
|                         xpm_fifo_rst_inst                                                    |    <0.001 |
|                           gen_rst_ic.rrst_rd_inst                                            |    <0.001 |
|                             gen_pipe_bit[1].pipe_bit_inst                                    |    <0.001 |
|                             gen_pipe_bit[2].pipe_bit_inst                                    |    <0.001 |
|                           gen_rst_ic.rrst_wr_inst                                            |    <0.001 |
|                           gen_rst_ic.wrst_rd_inst                                            |    <0.001 |
|                           gen_rst_ic.wrst_wr_inst                                            |    <0.001 |
|                             gen_pipe_bit[0].pipe_bit_inst                                    |    <0.001 |
|                             gen_pipe_bit[1].pipe_bit_inst                                    |    <0.001 |
|             I_MSTR_PCC                                                                       |    <0.001 |
|             I_RD_DATA_CNTL                                                                   |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                |    <0.001 |
|             I_RESET                                                                          |    <0.001 |
|               GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO                                    |    <0.001 |
|               GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2                                  |    <0.001 |
|               GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST                                      |    <0.001 |
|         I_RST_MODULE                                                                         |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                         |    <0.001 |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                           |    <0.001 |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                |    <0.001 |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                                    |    <0.001 |
|           REG_HRD_RST                                                                        |    <0.001 |
|           REG_HRD_RST_OUT                                                                    |    <0.001 |
|     axi_dma_1                                                                                |     0.007 |
|       U0                                                                                     |     0.007 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                       |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                 |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                               |    <0.001 |
|             GEN_FOR_ASYNC.REG_TO_SECONDARY                                                   |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                 |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                      |     0.001 |
|             GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                              |    <0.001 |
|             GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                               |    <0.001 |
|             GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                                |    <0.001 |
|             GEN_ASYNC_WRITE.AWVLD_CDC_TO                                                     |    <0.001 |
|             GEN_ASYNC_WRITE.REG2_WREADY                                                      |    <0.001 |
|             GEN_ASYNC_WRITE.REG3_WREADY                                                      |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                               |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                              |    <0.001 |
|             GEN_ASYNC_WRITE.WVLD_CDC_TO                                                      |    <0.001 |
|           GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                            |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                             |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                    |     0.005 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                  |     0.005 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                            |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                              |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                          |    <0.001 |
|               I_DATA_FIFO                                                                    |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                  |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                       |    <0.001 |
|                     xpm_fifo_base_inst                                                       |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                        |    <0.001 |
|                       rdp_inst                                                               |    <0.001 |
|                       rdpp1_inst                                                             |    <0.001 |
|                       wrp_inst                                                               |    <0.001 |
|                       wrpp1_inst                                                             |    <0.001 |
|                       xpm_fifo_rst_inst                                                      |    <0.001 |
|               I_XD_FIFO                                                                      |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                              |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                       |    <0.001 |
|                     xpm_fifo_base_inst                                                       |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                    |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                            |    <0.001 |
|                       rdp_inst                                                               |    <0.001 |
|                       rdpp1_inst                                                             |    <0.001 |
|                       wrp_inst                                                               |    <0.001 |
|                       wrpp1_inst                                                             |    <0.001 |
|                       xpm_fifo_rst_inst                                                      |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                            |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                           |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                             |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                             |    <0.001 |
|                 I_TSTRB_FIFO                                                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                   |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                         |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                |    <0.001 |
|                       DYNSHREG_F_I                                                           |    <0.001 |
|                 SLICE_INSERTION                                                              |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|             I_ADDR_CNTL                                                                      |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|             I_CMD_STATUS                                                                     |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                             |    <0.001 |
|                 USE_ASYNC_FIFO.I_ASYNC_FIFO                                                  |    <0.001 |
|                   I_ASYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_async_inst                                    |    <0.001 |
|                       gnuram_async_fifo.xpm_fifo_base_inst                                   |    <0.001 |
|                         gen_cdc_pntr.rd_pntr_cdc_inst                                        |    <0.001 |
|                         gen_cdc_pntr.rpw_gray_reg                                            |    <0.001 |
|                         gen_cdc_pntr.wpr_gray_reg                                            |    <0.001 |
|                         gen_cdc_pntr.wr_pntr_cdc_inst                                        |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                      |    <0.001 |
|                         rdp_inst                                                             |    <0.001 |
|                         rdpp1_inst                                                           |    <0.001 |
|                         wrp_inst                                                             |    <0.001 |
|                         wrpp1_inst                                                           |    <0.001 |
|                         wrpp2_inst                                                           |    <0.001 |
|                         xpm_fifo_rst_inst                                                    |    <0.001 |
|                           gen_rst_ic.rrst_rd_inst                                            |    <0.001 |
|                             gen_pipe_bit[1].pipe_bit_inst                                    |    <0.001 |
|                             gen_pipe_bit[2].pipe_bit_inst                                    |    <0.001 |
|                           gen_rst_ic.rrst_wr_inst                                            |    <0.001 |
|                           gen_rst_ic.wrst_rd_inst                                            |    <0.001 |
|                           gen_rst_ic.wrst_wr_inst                                            |    <0.001 |
|                             gen_pipe_bit[0].pipe_bit_inst                                    |    <0.001 |
|                             gen_pipe_bit[1].pipe_bit_inst                                    |    <0.001 |
|               I_CMD_FIFO                                                                     |    <0.001 |
|                 USE_ASYNC_FIFO.I_ASYNC_FIFO                                                  |    <0.001 |
|                   I_ASYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_async_inst                                    |    <0.001 |
|                       gnuram_async_fifo.xpm_fifo_base_inst                                   |    <0.001 |
|                         gen_cdc_pntr.rd_pntr_cdc_inst                                        |    <0.001 |
|                         gen_cdc_pntr.rpw_gray_reg                                            |    <0.001 |
|                         gen_cdc_pntr.wpr_gray_reg                                            |    <0.001 |
|                         gen_cdc_pntr.wr_pntr_cdc_inst                                        |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                      |    <0.001 |
|                         rdp_inst                                                             |    <0.001 |
|                         rdpp1_inst                                                           |    <0.001 |
|                         wrp_inst                                                             |    <0.001 |
|                         wrpp1_inst                                                           |    <0.001 |
|                         wrpp2_inst                                                           |    <0.001 |
|                         xpm_fifo_rst_inst                                                    |    <0.001 |
|                           gen_rst_ic.rrst_rd_inst                                            |    <0.001 |
|                             gen_pipe_bit[1].pipe_bit_inst                                    |    <0.001 |
|                             gen_pipe_bit[2].pipe_bit_inst                                    |    <0.001 |
|                           gen_rst_ic.rrst_wr_inst                                            |    <0.001 |
|                           gen_rst_ic.wrst_rd_inst                                            |    <0.001 |
|                           gen_rst_ic.wrst_wr_inst                                            |    <0.001 |
|                             gen_pipe_bit[0].pipe_bit_inst                                    |    <0.001 |
|                             gen_pipe_bit[1].pipe_bit_inst                                    |    <0.001 |
|             I_RESET                                                                          |    <0.001 |
|               GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO                                    |    <0.001 |
|               GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2                                  |    <0.001 |
|               GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST                                      |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                             |    <0.001 |
|             I_WR_DATA_CNTL                                                                   |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|         I_RST_MODULE                                                                         |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                         |    <0.001 |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                           |    <0.001 |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                |    <0.001 |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                                    |    <0.001 |
|           REG_HRD_RST                                                                        |    <0.001 |
|           REG_HRD_RST_OUT                                                                    |    <0.001 |
|     axi_dynclk_0                                                                             |     0.091 |
|       U0                                                                                     |     0.091 |
|         Inst_mmcme2_drp                                                                      |     0.090 |
|         axi_dynclk_S00_AXI_inst                                                              |    <0.001 |
|     axi_interconnect_0                                                                       |     0.006 |
|       m00_couplers                                                                           |     0.002 |
|         auto_pc                                                                              |     0.002 |
|           inst                                                                               |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                                     |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                            |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                      |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     fifo_gen_inst                                                            |    <0.001 |
|                       inst_fifo_gen                                                          |    <0.001 |
|                         gconvfifo.rf                                                         |    <0.001 |
|                           grf.rf                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                               gr1.gr1_int.rfwft                                              |    <0.001 |
|                               grss.rsts                                                      |    <0.001 |
|                               rpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                               gwss.wsts                                                      |    <0.001 |
|                               wpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.mem                                            |    <0.001 |
|                               gdm.dm_gen.dm                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_0                                             |    <0.001 |
|                             rstblk                                                           |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                          |    <0.001 |
|               USE_WRITE.write_addr_inst                                                      |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                         |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     fifo_gen_inst                                                            |    <0.001 |
|                       inst_fifo_gen                                                          |    <0.001 |
|                         gconvfifo.rf                                                         |    <0.001 |
|                           grf.rf                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                               gr1.gr1_int.rfwft                                              |    <0.001 |
|                               grss.rsts                                                      |    <0.001 |
|                               rpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                               gwss.wsts                                                      |    <0.001 |
|                               wpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.mem                                            |    <0.001 |
|                               gdm.dm_gen.dm                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_5                                             |    <0.001 |
|                             rstblk                                                           |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                    |    <0.001 |
|                   inst                                                                       |    <0.001 |
|                     fifo_gen_inst                                                            |    <0.001 |
|                       inst_fifo_gen                                                          |    <0.001 |
|                         gconvfifo.rf                                                         |    <0.001 |
|                           grf.rf                                                             |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                               gr1.gr1_int.rfwft                                              |    <0.001 |
|                               grss.rsts                                                      |    <0.001 |
|                               rpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                               gwss.wsts                                                      |    <0.001 |
|                               wpntr                                                          |    <0.001 |
|                             gntv_or_sync_fifo.mem                                            |    <0.001 |
|                               gdm.dm_gen.dm                                                  |    <0.001 |
|                                 RAM_reg_0_31_0_4                                             |    <0.001 |
|                             rstblk                                                           |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst            |    <0.001 |
|               USE_WRITE.write_data_inst                                                      |    <0.001 |
|       s01_couplers                                                                           |     0.001 |
|         auto_us                                                                              |     0.001 |
|           inst                                                                               |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                    |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                         |    <0.001 |
|                 r.r_pipe                                                                     |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                 |    <0.001 |
|               USE_READ.read_addr_inst                                                        |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                      |    <0.001 |
|               si_register_slice_inst                                                         |    <0.001 |
|                 ar.ar_pipe                                                                   |    <0.001 |
|       s02_couplers                                                                           |    <0.001 |
|         auto_us                                                                              |    <0.001 |
|           inst                                                                               |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                    |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                                      |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                      |    <0.001 |
|               si_register_slice_inst                                                         |    <0.001 |
|                 aw.aw_pipe                                                                   |    <0.001 |
|       xbar                                                                                   |     0.002 |
|         inst                                                                                 |     0.002 |
|           gen_samd.crossbar_samd                                                             |     0.002 |
|             addr_arbiter_ar                                                                  |    <0.001 |
|             addr_arbiter_aw                                                                  |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                               |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                     |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                               |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                               |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                 |    <0.001 |
|               b.b_pipe                                                                       |    <0.001 |
|               r.r_pipe                                                                       |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                     |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                               |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                               |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                 |    <0.001 |
|               b.b_pipe                                                                       |    <0.001 |
|               r.r_pipe                                                                       |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                  |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                  |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                 |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                   |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                   |    <0.001 |
|               wrouter_aw_fifo                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                               |    <0.001 |
|             splitter_aw_mi                                                                   |    <0.001 |
|     axi_vdma_0                                                                               |     0.008 |
|       U0                                                                                     |     0.008 |
|         AXI_LITE_REG_INTERFACE_I                                                             |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                      |    <0.001 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I         |    <0.001 |
|           GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I            |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                             |     0.001 |
|           I_CMDSTS                                                                           |    <0.001 |
|           I_SM                                                                               |    <0.001 |
|           I_STS_MNGR                                                                         |    <0.001 |
|           VIDEO_GENLOCK_I                                                                    |     0.000 |
|           VIDEO_REG_I                                                                        |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                             |    <0.001 |
|         GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I             |     0.001 |
|           GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I                                     |     0.001 |
|             gen_downsizer_conversion.axisc_downsizer_0                                       |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                           |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                       |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                  |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                         |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                        |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                                |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO     |    <0.001 |
|             fg_builtin_fifo_inst                                                             |    <0.001 |
|               inst_fifo_gen                                                                  |    <0.001 |
|                 gconvfifo.rf                                                                 |    <0.001 |
|                   gbi.bi                                                                     |    <0.001 |
|                     g7ser_birst.rstbt                                                        |    <0.001 |
|                     v7_bi_fifo.fblk                                                          |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                           |    <0.001 |
|                         gonep.inst_prim                                                      |    <0.001 |
|                       gextw[2].gnll_fifo.inst_extd                                           |    <0.001 |
|                         gonep.inst_prim                                                      |    <0.001 |
|                       gextw[3].gnll_fifo.inst_extd                                           |    <0.001 |
|                         gonep.inst_prim                                                      |    <0.001 |
|                       gextw[4].gnll_fifo.inst_extd                                           |    <0.001 |
|                         gonep.inst_prim                                                      |    <0.001 |
|                       gextw[5].gnll_fifo.inst_extd                                           |    <0.001 |
|                         gonep.inst_prim                                                      |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                      |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                             |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                    |    <0.001 |
|           I_DMA_REGISTER                                                                     |    <0.001 |
|           LITE_READ_MUX_I                                                                    |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                         |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                     |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                  |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                        |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                     |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                    |     0.003 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                  |     0.003 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                              |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                      |    <0.001 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|               I_DATA_FIFO                                                                    |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                  |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                       |    <0.001 |
|                     xpm_fifo_base_inst                                                       |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                    |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                        |    <0.001 |
|                       rdp_inst                                                               |    <0.001 |
|                       rdpp1_inst                                                             |    <0.001 |
|                       wrp_inst                                                               |    <0.001 |
|                       wrpp1_inst                                                             |    <0.001 |
|                       xpm_fifo_rst_inst                                                      |    <0.001 |
|             I_ADDR_CNTL                                                                      |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|             I_CMD_STATUS                                                                     |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|               I_CMD_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|             I_MSTR_PCC                                                                       |     0.001 |
|             I_RD_DATA_CNTL                                                                   |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                     DYNSHREG_F_I                                                             |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                |    <0.001 |
|             I_RESET                                                                          |    <0.001 |
|         I_RST_MODULE                                                                         |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                 |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                 |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                               |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                 |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                 |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                               |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                             |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                             |    <0.001 |
|     processing_system7_0                                                                     |     1.587 |
|       inst                                                                                   |     1.587 |
|     ps7_0_axi_periph                                                                         |     0.005 |
|       s00_couplers                                                                           |     0.004 |
|         auto_pc                                                                              |     0.004 |
|           inst                                                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.004 |
|               RD.ar_channel_0                                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               RD.r_channel_0                                                                 |    <0.001 |
|                 rd_data_fifo_0                                                               |    <0.001 |
|                 transaction_fifo_0                                                           |    <0.001 |
|               SI_REG                                                                         |     0.001 |
|                 ar.ar_pipe                                                                   |    <0.001 |
|                 aw.aw_pipe                                                                   |    <0.001 |
|                 b.b_pipe                                                                     |    <0.001 |
|                 r.r_pipe                                                                     |    <0.001 |
|               WR.aw_channel_0                                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               WR.b_channel_0                                                                 |    <0.001 |
|                 bid_fifo_0                                                                   |    <0.001 |
|                 bresp_fifo_0                                                                 |    <0.001 |
|       xbar                                                                                   |     0.001 |
|         inst                                                                                 |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                           |     0.001 |
|             addr_arbiter_inst                                                                |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                     |    <0.001 |
|             reg_slice_r                                                                      |    <0.001 |
|             splitter_ar                                                                      |    <0.001 |
|             splitter_aw                                                                      |    <0.001 |
|     rgb2dvi_0                                                                                |     0.002 |
|       U0                                                                                     |     0.002 |
|         ClockSerializer                                                                      |    <0.001 |
|         DataEncoders[0].DataEncoder                                                          |    <0.001 |
|         DataEncoders[0].DataSerializer                                                       |    <0.001 |
|         DataEncoders[1].DataEncoder                                                          |    <0.001 |
|         DataEncoders[1].DataSerializer                                                       |    <0.001 |
|         DataEncoders[2].DataEncoder                                                          |    <0.001 |
|         DataEncoders[2].DataSerializer                                                       |    <0.001 |
|         LockLostReset                                                                        |    <0.001 |
|           SyncAsyncx                                                                         |    <0.001 |
|     rst_ps7_0_100M                                                                           |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
|     rst_ps7_0_142M                                                                           |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
|     v_axi4s_vid_out_0                                                                        |     0.003 |
|       inst                                                                                   |     0.003 |
|         COUPLER_INST                                                                         |     0.003 |
|           generate_async_fifo.FIFO_INST                                                      |     0.003 |
|             XPM_FIFO_ASYNC_INST                                                              |     0.003 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                           |     0.003 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                    |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                    |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                                 |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                             |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                |    <0.001 |
|                 gen_fwft.rdpp1_inst                                                          |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                              |     0.001 |
|                 rdp_inst                                                                     |    <0.001 |
|                 rdpp1_inst                                                                   |    <0.001 |
|                 rst_d1_inst                                                                  |    <0.001 |
|                 wrp_inst                                                                     |    <0.001 |
|                 wrpp1_inst                                                                   |    <0.001 |
|                 wrpp2_inst                                                                   |    <0.001 |
|                 xpm_fifo_rst_inst                                                            |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                    |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                            |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                            |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                    |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                    |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                    |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                            |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                            |    <0.001 |
|         FORMATTER_INST                                                                       |    <0.001 |
|         SYNC_INST                                                                            |    <0.001 |
|     v_tc_0                                                                                   |     0.008 |
|       U0                                                                                     |     0.008 |
|         U_TC_TOP                                                                             |    <0.001 |
|           GEN_GENERATOR.U_TC_GEN                                                             |    <0.001 |
|         U_VIDEO_CTRL                                                                         |     0.007 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                               |    <0.001 |
|               I_DECODER                                                                      |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                      |    <0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                      |     0.002 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                 |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                  |     0.001 |
|     xfft_0                                                                                   |     0.073 |
|       U0                                                                                     |     0.073 |
|         i_synth                                                                              |     0.073 |
|           axi_wrapper                                                                        |     0.003 |
|             config_channel_fifo                                                              |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|             data_in_channel_fifo                                                             |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|             data_out_channel                                                                 |    <0.001 |
|               gen_non_real_time.fifo                                                         |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|           xfft_inst                                                                          |     0.071 |
|             non_floating_point.arch_d.xfft_inst                                              |     0.071 |
|               DOUT_CNT_CTRL_0                                                                |    <0.001 |
|                 cnt                                                                          |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|               FLOW                                                                           |    <0.001 |
|                 proc0_counter                                                                |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|                 proc_cnt_start                                                               |    <0.001 |
|                 start_reg_delay                                                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|               input_delay_im                                                                 |    <0.001 |
|               input_delay_re                                                                 |    <0.001 |
|               no_bit_reverse.DV_delay                                                        |    <0.001 |
|               no_bit_reverse.EDONE_delay                                                     |    <0.001 |
|               no_bit_reverse.pe_rev_out_im_srl                                               |    <0.001 |
|               no_bit_reverse.pe_rev_out_re_srl                                               |    <0.001 |
|               pe0_bf1_addr_gen                                                               |    <0.001 |
|               pe0_bf2_start_gen                                                              |    <0.001 |
|               pe_gen[0].natural_order_input.PE                                               |     0.019 |
|                 FB_1.BF_1                                                                    |     0.004 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.003 |
|                     blk_ram.use_bram_only.mem                                                |     0.003 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 delay_addr_tw                                                                |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.007 |
|                   i_cmpy                                                                     |     0.007 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.007 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       dsp_preadder_3.reg_mult3_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |     0.002 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |     0.001 |
|                     tw0.twgen0                                                               |     0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                             |     0.005 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.003 |
|                     blk_ram.use_bram_only.mem                                                |     0.003 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twos_cmp.REG_lower_im                                                      |    <0.001 |
|                   twos_cmp.REG_lower_re                                                      |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                   twos_cmp.im_cmp                                                            |    <0.001 |
|                   twos_cmp.re_cmp                                                            |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[1].natural_order_input.PE                                               |     0.018 |
|                 FB_1.BF_1                                                                    |     0.005 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.003 |
|                     blk_ram.use_bram_only.mem                                                |     0.003 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.007 |
|                   i_cmpy                                                                     |     0.007 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.007 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_0_0                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_10_10                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_11_11                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_12_12                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_13_13                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_14_14                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_15_15                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_1_1                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_2_2                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_3_3                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_4_4                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_5_5                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_6_6                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_7_7                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_8_8                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_9_9                              |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_0_0                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_10_10                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_11_11                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_12_12                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_13_13                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_14_14                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_15_15                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_1_1                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_2_2                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_3_3                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_4_4                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_5_5                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_6_6                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_7_7                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_8_8                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_9_9                             |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                             |     0.003 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |    <0.001 |
|                     dist_ram.srlram.ram                                                      |    <0.001 |
|                       fixed_length.shift_ram                                                 |    <0.001 |
|                         i_bb_inst                                                            |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twos_cmp.REG_lower_im                                                      |    <0.001 |
|                   twos_cmp.REG_lower_re                                                      |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                   twos_cmp.im_cmp                                                            |    <0.001 |
|                   twos_cmp.re_cmp                                                            |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[2].natural_order_input.PE                                               |     0.014 |
|                 FB_1.BF_1                                                                    |     0.002 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |    <0.001 |
|                     dist_ram.srlram.ram                                                      |    <0.001 |
|                       fixed_length.shift_ram                                                 |    <0.001 |
|                         i_bb_inst                                                            |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.007 |
|                   i_cmpy                                                                     |     0.007 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.007 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |     0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[3].natural_order_input.PE                                               |     0.013 |
|                 FW_1.BF_1                                                                    |     0.002 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.007 |
|                   i_cmpy                                                                     |     0.007 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.007 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |     0.002 |
|                         mult                                                                 |     0.002 |
|                       mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                         mult                                                                 |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[4].natural_order_input.PE                                               |     0.005 |
|                 FW_1.BF_1                                                                    |     0.002 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_tw_scale_delay.fixed_tw_scale_delay.tw_scale_delay  |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.003 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 no_addr_gen.final_next_bf2_start_delay                                       |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|     xlconcat_0                                                                               |     0.000 |
|     xlconstant_1                                                                             |     0.000 |
+----------------------------------------------------------------------------------------------+-----------+


