HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:turret_servos
Implementation;Synthesis||null||@W:Net resetn_rx_s is not declared.||turret_servos.srr(39);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/39||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||turret_servos.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/52||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component CORESPI in library CORESPI_LIB||turret_servos.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/53||corespi.v(27);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v'/linenumber/27
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port pulseWidth. The port definition is 18 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||turret_servos.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/62||busapb3.v(74);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/74
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port period. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||turret_servos.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/63||busapb3.v(74);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/74
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port pulseWidth. The port definition is 18 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||turret_servos.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/64||busapb3.v(75);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/75
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port period. The port definition is 12 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||turret_servos.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/65||busapb3.v(75);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/75
Implementation;Synthesis|| CG133 ||@W:Object FABINT is declared but not assigned. Either assign a value or remove the declaration.||turret_servos.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/66||busapb3.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/21
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 4 of PRDATA[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||turret_servos.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/95||busapb3.v(116);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/116
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||turret_servos.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/176||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||turret_servos.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/184||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||turret_servos.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/228||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_p, as there is no assignment to it.||turret_servos.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/229||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_r, as there is no assignment to it.||turret_servos.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/230||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis|| CG133 ||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||turret_servos.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/231||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||turret_servos.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/232||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrx_async_reset_ok. Make sure that there are no unused intermediate registers.||turret_servos.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/233||spi_chanctrl.v(1053);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1053
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||turret_servos.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/234||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_txready_at_ssel. Make sure that there are no unused intermediate registers.||turret_servos.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/235||spi_chanctrl.v(807);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/807
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d1. Make sure that there are no unused intermediate registers.||turret_servos.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/236||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis|| CL169 ||@W:Pruning unused register resetn_rx_d2. Make sure that there are no unused intermediate registers.||turret_servos.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/237||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis|| CL169 ||@W:Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.||turret_servos.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/238||spi_chanctrl.v(719);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/719
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.||turret_servos.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/239||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.||turret_servos.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/240||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit mtx_holdsel to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||turret_servos.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/241||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_holdsel. Make sure that there are no unused intermediate registers.||turret_servos.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/242||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||turret_servos.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/292||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||turret_servos.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/293||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||turret_servos.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/307||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||turret_servos.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/308||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||turret_servos.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/309||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||turret_servos.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/337||fifo_256x8_smartfusion.v(52);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v'/linenumber/52
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||turret_servos.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/338||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||turret_servos.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/339||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CG133 ||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||turret_servos.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/357||CoreUARTapb.v(158);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/158
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/380||turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/381||turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/382||turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\MSS_CCC_0\turret_servo_mss_design_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||turret_servos.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/398||CoreUARTapb.v(104);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/104
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||turret_servos.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/400||fifo_256x8_smartfusion.v(74);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_smartfusion.v'/linenumber/74
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||turret_servos.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/408||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||turret_servos.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/409||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||turret_servos.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/410||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||turret_servos.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/411||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\work\turret_servos\CoreUARTapb_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||turret_servos.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/433||spi.v(70);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of wrdata[31:0] are unused. Assign logic for all port bits or change the input port size.||turret_servos.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/452||spi_rf.v(42);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/42
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of pulseWidth2[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||turret_servos.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/507||busapb3.v(141);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/141
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of pulseWidth1[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||turret_servos.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/508||busapb3.v(130);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/130
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of freq[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||turret_servos.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/509||busapb3.v(81);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/81
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of freq[5:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||turret_servos.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/510||busapb3.v(81);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/81
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of freq[5:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||turret_servos.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/511||busapb3.v(81);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/81
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||turret_servos.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/512||busapb3.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/13
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 24 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||turret_servos.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/513||busapb3.v(14);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\hdl\busapb3.v'/linenumber/14
Implementation;Synthesis|| MF136 ||@W:Unknown RAM style no_rw_check||turret_servos.srr(692);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/692||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\users\celinesc\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| MF136 ||@W:Unknown RAM style no_rw_check||turret_servos.srr(694);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/694||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\users\celinesc\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| MF136 ||@W:Unknown RAM style no_rw_check||turret_servos.srr(697);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/697||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\users\celinesc\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| MF136 ||@W:Unknown RAM style no_rw_check||turret_servos.srr(699);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/699||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\users\celinesc\desktop\ps2_turret_ir_integration\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreUARTapb_0.uUART.clear_parity_reg0 because it is equivalent to instance CoreUARTapb_0.uUART.clear_framing_error_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.||turret_servos.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/748||coreuart.v(263);liberoaction://cross_probe/hdl/file/'c:\users\celinesc\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\coreuart.v'/linenumber/263
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance CoreUARTapb_0.uUART.clear_framing_error_reg because it is equivalent to instance CoreUARTapb_0.uUART.clear_parity_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.||turret_servos.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/749||coreuart.v(278);liberoaction://cross_probe/hdl/file/'c:\users\celinesc\desktop\ps2_turret_ir_integration\component\work\turret_servos\coreuartapb_0\rtl\vlog\core\coreuart.v'/linenumber/278
Implementation;Synthesis|| MT246 ||@W:Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||turret_servos.srr(878);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/878||turret_servo_mss_design.v(544);liberoaction://cross_probe/hdl/file/'c:\users\celinesc\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\turret_servo_mss_design.v'/linenumber/544
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||turret_servos.srr(879);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/879||turret_servo_mss_design.v(477);liberoaction://cross_probe/hdl/file/'c:\users\celinesc\desktop\ps2_turret_ir_integration\component\work\turret_servo_mss_design\turret_servo_mss_design.v'/linenumber/477
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||turret_servos.srr(880);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/880||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||turret_servos.srr(881);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/881||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||turret_servos.srr(898);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/898||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||turret_servos.srr(900);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/900||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||turret_servos.srr(917);liberoaction://cross_probe/hdl/file/'C:\Users\celinesc\Desktop\ps2_turret_ir_integration\synthesis\turret_servos.srr'/linenumber/917||null;null
Implementation;Compile;RootName:turret_servos
Implementation;Compile||(null)||Please refer to the log file for details about 306 Warning(s) , 1 Info(s)||turret_servos_compile_log.rpt;liberoaction://open_report/file/turret_servos_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:turret_servos
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||turret_servos_placeroute_log.rpt;liberoaction://open_report/file/turret_servos_placeroute_log.rpt||(null);(null)
