// Define a module in Verilog
module counter(
   input [7:0] clk,
   input [7:0] rst,
   input [7:0] count_en,
   output reg [7:0] count
);
   // Declare and initialize a wire
   wire [7:0] temp = 8'b00000000;

   // Declare a reg variable
   reg [7:0] temp_count;

   // Check if the reset input is high
   always @(rst)
   begin
      if(rst == 1'b1)
         temp_count <= 8'b00000000;  // Set count to 0 if rst is high
   end

   // Check if count enable input is high and increment count
   always @(posedge clk)
   begin
      if(count_en == 1'b1)
         temp_count <= temp_count + 1'b1;  // Increment count by 1
   end

   // Assign output
   assign count = temp_count;

endmodule