\hypertarget{group___c_m_s_i_s___core_debug}{}\doxysection{Core Debug Registers (Core\+Debug)}
\label{group___c_m_s_i_s___core_debug}\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}


Type definitions for the Core Debug Registers.  


Collaboration diagram for Core Debug Registers (Core\+Debug)\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___c_m_s_i_s___core_debug}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__bitfield}{Core register bit field macros}}
\begin{DoxyCompactList}\small\item\em Macros for use with bit field definitions (xxx\+\_\+\+Pos, xxx\+\_\+\+Msk). \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em Structure type to access the Core Debug Register (Core\+Debug). \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}}~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2fcc0b8f174e85379d38e1cb74b8c627}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}}~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}}~9U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}}~7U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}}~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2fcc0b8f174e85379d38e1cb74b8c627}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}}~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}}~9U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}}~7U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}}~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}}~9U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}}~7U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}}~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}}~9U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}}~7U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}}~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}}~9U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}}~7U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}}~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}}~24U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}}~19U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}}~17U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}}~16U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}}~10U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}}~9U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}}~7U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk}}~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}}~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Type definitions for the Core Debug Registers. 

SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the SC000 header file.

Cortex-\/\+M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-\/\+M1 header file.

Cortex-\/\+M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-\/\+M0+ header file.

Cortex-\/\+M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-\/\+M0 header file.

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}\label{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}})}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Mask 

Definition at line 1061 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}\label{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}})}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Mask 

Definition at line 1921 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}\label{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}})}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Mask 

Definition at line 1136 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}\label{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}})}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Mask 

Definition at line 1996 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}\label{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos~1U}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Position 

Definition at line 1060 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}\label{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos~1U}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Position 

Definition at line 1920 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}\label{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos~1U}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Position 

Definition at line 1135 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}\label{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}{CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos~1U}

Core\+Debug DAUTHCTRL\+: INTSPIDEN Position 

Definition at line 1995 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}\label{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}})}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Mask 

Definition at line 1055 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}\label{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}})}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Mask 

Definition at line 1915 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}\label{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}})}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Mask 

Definition at line 1130 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}\label{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}})}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Mask 

Definition at line 1990 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}\label{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos~3U}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Position 

Definition at line 1054 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}\label{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos~3U}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Position 

Definition at line 1914 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}\label{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos~3U}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Position 

Definition at line 1129 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}\label{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos@{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}{CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos~3U}

Core\+Debug DAUTHCTRL\+: INTSPNIDEN, Position 

Definition at line 1989 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}\label{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Mask 

Definition at line 1064 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}\label{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Mask 

Definition at line 1924 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}\label{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Mask 

Definition at line 1139 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}\label{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Mask 

Definition at line 1999 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}\label{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos~0U}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Position 

Definition at line 1063 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}\label{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos~0U}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Position 

Definition at line 1923 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}\label{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos~0U}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Position 

Definition at line 1138 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}\label{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}{CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos~0U}

Core\+Debug DAUTHCTRL\+: SPIDENSEL Position 

Definition at line 1998 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}\label{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}})}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Mask 

Definition at line 1058 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}\label{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}})}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Mask 

Definition at line 1918 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}\label{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}})}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Mask 

Definition at line 1133 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}\label{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}})}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Mask 

Definition at line 1993 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}\label{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos~2U}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Position 

Definition at line 1057 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}\label{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos~2U}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Position 

Definition at line 1917 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}\label{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos~2U}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Position 

Definition at line 1132 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}\label{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}}
\index{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos@{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}{CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos~2U}

Core\+Debug DAUTHCTRL\+: SPNIDENSEL Position 

Definition at line 1992 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line 1041 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line 1871 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line 1116 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line 1304 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line 1946 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line 1475 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line 1683 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}\label{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}}
\index{CoreDebug\_DCRSR\_REGSEL\_Msk@{CoreDebug\_DCRSR\_REGSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Msk}{CoreDebug\_DCRSR\_REGSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk~(0x1\+FUL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DCRSR\+: REGSEL Mask 

Definition at line 1284 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line 1040 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line 1870 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line 1115 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line 1303 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line 1945 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line 1474 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line 1682 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}\label{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}}
\index{CoreDebug\_DCRSR\_REGSEL\_Pos@{CoreDebug\_DCRSR\_REGSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGSEL\_Pos}{CoreDebug\_DCRSR\_REGSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos~0U}

Core\+Debug DCRSR\+: REGSEL Position 

Definition at line 1283 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line 1038 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line 1868 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line 1113 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line 1301 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line 1943 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line 1472 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line 1680 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}\label{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}}
\index{CoreDebug\_DCRSR\_REGWnR\_Msk@{CoreDebug\_DCRSR\_REGWnR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Msk}{CoreDebug\_DCRSR\_REGWnR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}})}

Core\+Debug DCRSR\+: REGWnR Mask 

Definition at line 1281 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line 1037 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line 1867 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line 1112 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line 1300 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line 1942 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line 1471 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line 1679 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}\label{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}}
\index{CoreDebug\_DCRSR\_REGWnR\_Pos@{CoreDebug\_DCRSR\_REGWnR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DCRSR\_REGWnR\_Pos}{CoreDebug\_DCRSR\_REGWnR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos~16U}

Core\+Debug DCRSR\+: REGWnR Position 

Definition at line 1280 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2fcc0b8f174e85379d38e1cb74b8c627}\label{group___c_m_s_i_s___core_debug_ga2fcc0b8f174e85379d38e1cb74b8c627}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_DWTENA\_Msk@{CoreDebug\_DEMCR\_DWTENA\_Msk}}
\index{CoreDebug\_DEMCR\_DWTENA\_Msk@{CoreDebug\_DEMCR\_DWTENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_DWTENA\_Msk}{CoreDebug\_DEMCR\_DWTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: DWTENA Mask 

Definition at line 1045 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2fcc0b8f174e85379d38e1cb74b8c627}\label{group___c_m_s_i_s___core_debug_ga2fcc0b8f174e85379d38e1cb74b8c627}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_DWTENA\_Msk@{CoreDebug\_DEMCR\_DWTENA\_Msk}}
\index{CoreDebug\_DEMCR\_DWTENA\_Msk@{CoreDebug\_DEMCR\_DWTENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_DWTENA\_Msk}{CoreDebug\_DEMCR\_DWTENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: DWTENA Mask 

Definition at line 1120 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}\label{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_DWTENA\_Pos@{CoreDebug\_DEMCR\_DWTENA\_Pos}}
\index{CoreDebug\_DEMCR\_DWTENA\_Pos@{CoreDebug\_DEMCR\_DWTENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_DWTENA\_Pos}{CoreDebug\_DEMCR\_DWTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: DWTENA Position 

Definition at line 1044 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}\label{group___c_m_s_i_s___core_debug_ga0cde79c4e741e1eed0513c1f985baeb9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_DWTENA\_Pos@{CoreDebug\_DEMCR\_DWTENA\_Pos}}
\index{CoreDebug\_DEMCR\_DWTENA\_Pos@{CoreDebug\_DEMCR\_DWTENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_DWTENA\_Pos}{CoreDebug\_DEMCR\_DWTENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: DWTENA Position 

Definition at line 1119 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Msk}{CoreDebug\_DEMCR\_MON\_EN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line 1887 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Msk}{CoreDebug\_DEMCR\_MON\_EN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line 1320 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Msk}{CoreDebug\_DEMCR\_MON\_EN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line 1962 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Msk}{CoreDebug\_DEMCR\_MON\_EN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line 1491 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Msk}{CoreDebug\_DEMCR\_MON\_EN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line 1699 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}\label{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Msk@{CoreDebug\_DEMCR\_MON\_EN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Msk}{CoreDebug\_DEMCR\_MON\_EN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Mask 

Definition at line 1300 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Pos}{CoreDebug\_DEMCR\_MON\_EN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line 1886 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Pos}{CoreDebug\_DEMCR\_MON\_EN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line 1319 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Pos}{CoreDebug\_DEMCR\_MON\_EN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line 1961 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Pos}{CoreDebug\_DEMCR\_MON\_EN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line 1490 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Pos}{CoreDebug\_DEMCR\_MON\_EN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line 1698 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}\label{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_EN\_Pos@{CoreDebug\_DEMCR\_MON\_EN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_EN\_Pos}{CoreDebug\_DEMCR\_MON\_EN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+EN\+\_\+\+Pos~16U}

Core\+Debug DEMCR\+: MON\+\_\+\+EN Position 

Definition at line 1299 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Msk}{CoreDebug\_DEMCR\_MON\_PEND\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line 1884 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Msk}{CoreDebug\_DEMCR\_MON\_PEND\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line 1317 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Msk}{CoreDebug\_DEMCR\_MON\_PEND\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line 1959 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Msk}{CoreDebug\_DEMCR\_MON\_PEND\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line 1488 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Msk}{CoreDebug\_DEMCR\_MON\_PEND\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line 1696 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}\label{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Msk@{CoreDebug\_DEMCR\_MON\_PEND\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Msk}{CoreDebug\_DEMCR\_MON\_PEND\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Mask 

Definition at line 1297 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Pos}{CoreDebug\_DEMCR\_MON\_PEND\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line 1883 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Pos}{CoreDebug\_DEMCR\_MON\_PEND\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line 1316 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Pos}{CoreDebug\_DEMCR\_MON\_PEND\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line 1958 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Pos}{CoreDebug\_DEMCR\_MON\_PEND\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line 1487 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Pos}{CoreDebug\_DEMCR\_MON\_PEND\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line 1695 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}\label{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_PEND\_Pos@{CoreDebug\_DEMCR\_MON\_PEND\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_PEND\_Pos}{CoreDebug\_DEMCR\_MON\_PEND\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+PEND\+\_\+\+Pos~17U}

Core\+Debug DEMCR\+: MON\+\_\+\+PEND Position 

Definition at line 1296 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Msk}{CoreDebug\_DEMCR\_MON\_REQ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line 1878 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Msk}{CoreDebug\_DEMCR\_MON\_REQ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line 1311 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Msk}{CoreDebug\_DEMCR\_MON\_REQ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line 1953 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Msk}{CoreDebug\_DEMCR\_MON\_REQ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line 1482 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Msk}{CoreDebug\_DEMCR\_MON\_REQ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line 1690 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}\label{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Msk@{CoreDebug\_DEMCR\_MON\_REQ\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Msk}{CoreDebug\_DEMCR\_MON\_REQ\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Mask 

Definition at line 1291 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Pos}{CoreDebug\_DEMCR\_MON\_REQ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line 1877 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Pos}{CoreDebug\_DEMCR\_MON\_REQ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line 1310 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Pos}{CoreDebug\_DEMCR\_MON\_REQ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line 1952 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Pos}{CoreDebug\_DEMCR\_MON\_REQ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line 1481 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Pos}{CoreDebug\_DEMCR\_MON\_REQ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line 1689 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}\label{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_REQ\_Pos@{CoreDebug\_DEMCR\_MON\_REQ\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_REQ\_Pos}{CoreDebug\_DEMCR\_MON\_REQ\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+REQ\+\_\+\+Pos~19U}

Core\+Debug DEMCR\+: MON\+\_\+\+REQ Position 

Definition at line 1290 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Msk}{CoreDebug\_DEMCR\_MON\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line 1881 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Msk}{CoreDebug\_DEMCR\_MON\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line 1314 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Msk}{CoreDebug\_DEMCR\_MON\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line 1956 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Msk}{CoreDebug\_DEMCR\_MON\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line 1485 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Msk}{CoreDebug\_DEMCR\_MON\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line 1693 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}\label{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Msk@{CoreDebug\_DEMCR\_MON\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Msk}{CoreDebug\_DEMCR\_MON\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Mask 

Definition at line 1294 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Pos}{CoreDebug\_DEMCR\_MON\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line 1880 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Pos}{CoreDebug\_DEMCR\_MON\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line 1313 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Pos}{CoreDebug\_DEMCR\_MON\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line 1955 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Pos}{CoreDebug\_DEMCR\_MON\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line 1484 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Pos}{CoreDebug\_DEMCR\_MON\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line 1692 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}\label{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}}
\index{CoreDebug\_DEMCR\_MON\_STEP\_Pos@{CoreDebug\_DEMCR\_MON\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_MON\_STEP\_Pos}{CoreDebug\_DEMCR\_MON\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+MON\+\_\+\+STEP\+\_\+\+Pos~18U}

Core\+Debug DEMCR\+: MON\+\_\+\+STEP Position 

Definition at line 1293 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Msk}{CoreDebug\_DEMCR\_TRCENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line 1875 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Msk}{CoreDebug\_DEMCR\_TRCENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line 1308 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Msk}{CoreDebug\_DEMCR\_TRCENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line 1950 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Msk}{CoreDebug\_DEMCR\_TRCENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line 1479 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Msk}{CoreDebug\_DEMCR\_TRCENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line 1687 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}\label{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}}
\index{CoreDebug\_DEMCR\_TRCENA\_Msk@{CoreDebug\_DEMCR\_TRCENA\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Msk}{CoreDebug\_DEMCR\_TRCENA\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: TRCENA Mask 

Definition at line 1288 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Pos}{CoreDebug\_DEMCR\_TRCENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line 1874 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Pos}{CoreDebug\_DEMCR\_TRCENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line 1307 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Pos}{CoreDebug\_DEMCR\_TRCENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line 1949 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Pos}{CoreDebug\_DEMCR\_TRCENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line 1478 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Pos}{CoreDebug\_DEMCR\_TRCENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line 1686 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}\label{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}}
\index{CoreDebug\_DEMCR\_TRCENA\_Pos@{CoreDebug\_DEMCR\_TRCENA\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_TRCENA\_Pos}{CoreDebug\_DEMCR\_TRCENA\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+TRCENA\+\_\+\+Pos~24U}

Core\+Debug DEMCR\+: TRCENA Position 

Definition at line 1287 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line 1896 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line 1329 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line 1971 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line 1500 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line 1708 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}\label{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk@{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}{CoreDebug\_DEMCR\_VC\_BUSERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Mask 

Definition at line 1309 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line 1895 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line 1328 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line 1970 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line 1499 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line 1707 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}\label{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos@{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}{CoreDebug\_DEMCR\_VC\_BUSERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+BUSERR\+\_\+\+Pos~8U}

Core\+Debug DEMCR\+: VC\+\_\+\+BUSERR Position 

Definition at line 1308 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line 1902 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line 1335 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line 1977 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line 1506 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line 1714 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}\label{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk@{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}{CoreDebug\_DEMCR\_VC\_CHKERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Mask 

Definition at line 1315 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line 1901 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line 1334 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line 1976 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line 1505 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line 1713 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}\label{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos@{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}{CoreDebug\_DEMCR\_VC\_CHKERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CHKERR\+\_\+\+Pos~6U}

Core\+Debug DEMCR\+: VC\+\_\+\+CHKERR Position 

Definition at line 1314 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line 1051 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line 1911 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line 1126 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line 1344 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line 1986 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line 1515 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line 1723 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}\label{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk@{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}{CoreDebug\_DEMCR\_VC\_CORERESET\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Mask 

Definition at line 1324 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line 1050 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line 1910 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line 1125 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line 1343 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line 1985 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line 1514 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line 1722 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}\label{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos@{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}{CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos~0U}

Core\+Debug DEMCR\+: VC\+\_\+\+CORERESET Position 

Definition at line 1323 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line 1048 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line 1890 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line 1123 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line 1323 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line 1965 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line 1494 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line 1702 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}\label{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk@{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}{CoreDebug\_DEMCR\_VC\_HARDERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Mask 

Definition at line 1303 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line 1047 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line 1889 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line 1122 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line 1322 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line 1964 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line 1493 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line 1701 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}\label{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos@{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}{CoreDebug\_DEMCR\_VC\_HARDERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos~10U}

Core\+Debug DEMCR\+: VC\+\_\+\+HARDERR Position 

Definition at line 1302 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line 1893 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line 1326 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line 1968 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line 1497 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line 1705 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}\label{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Msk@{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}{CoreDebug\_DEMCR\_VC\_INTERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Mask 

Definition at line 1306 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line 1892 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line 1325 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line 1967 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line 1496 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line 1704 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}\label{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_INTERR\_Pos@{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}{CoreDebug\_DEMCR\_VC\_INTERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+INTERR\+\_\+\+Pos~9U}

Core\+Debug DEMCR\+: VC\+\_\+\+INTERR Position 

Definition at line 1305 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line 1908 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line 1341 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line 1983 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line 1512 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line 1720 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}\label{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Msk@{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}{CoreDebug\_DEMCR\_VC\_MMERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Mask 

Definition at line 1321 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line 1907 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line 1340 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line 1982 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line 1511 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line 1719 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}\label{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_MMERR\_Pos@{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}{CoreDebug\_DEMCR\_VC\_MMERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+MMERR\+\_\+\+Pos~4U}

Core\+Debug DEMCR\+: VC\+\_\+\+MMERR Position 

Definition at line 1320 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line 1905 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line 1338 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line 1980 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line 1509 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line 1717 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}\label{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Mask 

Definition at line 1318 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line 1904 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line 1337 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line 1979 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line 1508 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line 1716 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}\label{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos@{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}{CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+NOCPERR\+\_\+\+Pos~5U}

Core\+Debug DEMCR\+: VC\+\_\+\+NOCPERR Position 

Definition at line 1317 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line 1899 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line 1332 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line 1974 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line 1503 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line 1711 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}\label{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Msk@{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}{CoreDebug\_DEMCR\_VC\_STATERR\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos}})}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Mask 

Definition at line 1312 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line 1898 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line 1331 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line 1973 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line 1502 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line 1710 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}\label{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}}
\index{CoreDebug\_DEMCR\_VC\_STATERR\_Pos@{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}{CoreDebug\_DEMCR\_VC\_STATERR\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+STATERR\+\_\+\+Pos~7U}

Core\+Debug DEMCR\+: VC\+\_\+\+STATERR Position 

Definition at line 1311 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line 1034 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line 1864 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line 1109 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line 1297 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line 1939 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line 1468 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line 1676 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}\label{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Mask 

Definition at line 1277 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line 1033 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line 1863 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line 1108 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line 1296 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line 1938 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line 1467 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line 1675 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}\label{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}}
\index{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos@{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}{CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos~0U}

Core\+Debug DHCSR\+: C\+\_\+\+DEBUGEN Position 

Definition at line 1276 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line 1031 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line 1861 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line 1106 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line 1294 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line 1936 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line 1465 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line 1673 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}\label{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Msk@{CoreDebug\_DHCSR\_C\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Msk}{CoreDebug\_DHCSR\_C\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Mask 

Definition at line 1274 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line 1030 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line 1860 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line 1105 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line 1293 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line 1935 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line 1464 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line 1672 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}\label{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_C\_HALT\_Pos@{CoreDebug\_DHCSR\_C\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_HALT\_Pos}{CoreDebug\_DHCSR\_C\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos~1U}

Core\+Debug DHCSR\+: C\+\_\+\+HALT Position 

Definition at line 1273 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line 1025 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line 1855 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line 1100 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line 1288 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line 1930 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line 1459 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line 1667 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}\label{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk@{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}{CoreDebug\_DHCSR\_C\_MASKINTS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Mask 

Definition at line 1268 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line 1024 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line 1854 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line 1099 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line 1287 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line 1929 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line 1458 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line 1666 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}\label{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}}
\index{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos@{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}{CoreDebug\_DHCSR\_C\_MASKINTS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos~3U}

Core\+Debug DHCSR\+: C\+\_\+\+MASKINTS Position 

Definition at line 1267 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line 1852 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line 1285 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line 1927 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line 1456 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line 1664 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}\label{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Mask 

Definition at line 1265 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line 1851 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line 1284 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line 1926 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line 1455 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line 1663 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}\label{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}}
\index{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos@{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}{CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+SNAPSTALL\+\_\+\+Pos~5U}

Core\+Debug DHCSR\+: C\+\_\+\+SNAPSTALL Position 

Definition at line 1264 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line 1028 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line 1858 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line 1103 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line 1291 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line 1933 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line 1462 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line 1670 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}\label{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Msk@{CoreDebug\_DHCSR\_C\_STEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Msk}{CoreDebug\_DHCSR\_C\_STEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Mask 

Definition at line 1271 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line 1027 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line 1857 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line 1102 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line 1290 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line 1932 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line 1461 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line 1669 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}\label{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}}
\index{CoreDebug\_DHCSR\_C\_STEP\_Pos@{CoreDebug\_DHCSR\_C\_STEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_C\_STEP\_Pos}{CoreDebug\_DHCSR\_C\_STEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos~2U}

Core\+Debug DHCSR\+: C\+\_\+\+STEP Position 

Definition at line 1270 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line 1001 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line 1828 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line 1076 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line 1264 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line 1903 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line 1435 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line 1643 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}\label{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Msk@{CoreDebug\_DHCSR\_DBGKEY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Msk}{CoreDebug\_DHCSR\_DBGKEY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: DBGKEY Mask 

Definition at line 1244 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line 1000 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line 1827 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line 1075 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line 1263 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line 1902 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line 1434 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line 1642 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}\label{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}}
\index{CoreDebug\_DHCSR\_DBGKEY\_Pos@{CoreDebug\_DHCSR\_DBGKEY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_DBGKEY\_Pos}{CoreDebug\_DHCSR\_DBGKEY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: DBGKEY Position 

Definition at line 1243 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line 1019 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line 1846 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line 1094 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line 1279 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line 1921 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line 1450 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line 1658 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}\label{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Msk@{CoreDebug\_DHCSR\_S\_HALT\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Msk}{CoreDebug\_DHCSR\_S\_HALT\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Mask 

Definition at line 1259 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line 1018 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line 1845 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line 1093 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line 1278 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line 1920 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line 1449 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line 1657 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}\label{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}}
\index{CoreDebug\_DHCSR\_S\_HALT\_Pos@{CoreDebug\_DHCSR\_S\_HALT\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_HALT\_Pos}{CoreDebug\_DHCSR\_S\_HALT\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos~17U}

Core\+Debug DHCSR\+: S\+\_\+\+HALT Position 

Definition at line 1258 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line 1013 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line 1840 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line 1088 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line 1273 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line 1915 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line 1444 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line 1652 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}\label{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk@{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}{CoreDebug\_DHCSR\_S\_LOCKUP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Mask 

Definition at line 1253 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line 1012 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line 1839 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line 1087 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line 1272 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line 1914 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line 1443 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line 1651 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}\label{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos@{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}{CoreDebug\_DHCSR\_S\_LOCKUP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos~19U}

Core\+Debug DHCSR\+: S\+\_\+\+LOCKUP Position 

Definition at line 1252 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line 1022 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line 1849 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line 1097 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line 1282 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line 1924 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line 1453 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line 1661 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}\label{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Msk@{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}{CoreDebug\_DHCSR\_S\_REGRDY\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Mask 

Definition at line 1262 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line 1021 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line 1848 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line 1096 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line 1281 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line 1923 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line 1452 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line 1660 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}\label{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}}
\index{CoreDebug\_DHCSR\_S\_REGRDY\_Pos@{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}{CoreDebug\_DHCSR\_S\_REGRDY\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos~16U}

Core\+Debug DHCSR\+: S\+\_\+\+REGRDY Position 

Definition at line 1261 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line 1007 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line 1834 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line 1082 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line 1267 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line 1909 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line 1438 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line 1646 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}\label{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Mask 

Definition at line 1247 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line 1006 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line 1833 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line 1081 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line 1266 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line 1908 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line 1437 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line 1645 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}\label{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos~25U}

Core\+Debug DHCSR\+: S\+\_\+\+RESET\+\_\+\+ST Position 

Definition at line 1246 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}\label{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Mask 

Definition at line 1004 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}\label{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Mask 

Definition at line 1831 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}\label{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Mask 

Definition at line 1079 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}\label{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Mask 

Definition at line 1906 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}\label{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos~26U}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Position 

Definition at line 1003 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}\label{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos~26U}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Position 

Definition at line 1830 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}\label{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos~26U}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Position 

Definition at line 1078 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}\label{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos~26U}

Core\+Debug DHCSR\+: S\+\_\+\+RESTART\+\_\+\+ST Position 

Definition at line 1905 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line 1010 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line 1837 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line 1085 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line 1270 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line 1912 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line 1441 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line 1649 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}\label{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Mask 

Definition at line 1250 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line 1009 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line 1836 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line 1084 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line 1269 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line 1911 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line 1440 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line 1648 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}\label{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}}
\index{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos@{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}{CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos~24U}

Core\+Debug DHCSR\+: S\+\_\+\+RETIRE\+\_\+\+ST Position 

Definition at line 1249 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line 1016 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line 1843 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line 1091 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line 1276 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line 1918 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line 1447 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line 1655 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}\label{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Msk@{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}{CoreDebug\_DHCSR\_S\_SLEEP\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}})}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Mask 

Definition at line 1256 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line 1015 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line 1842 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line 1090 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line 1275 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line 1917 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line 1446 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line 1654 of file core\+\_\+cm7.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}\label{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}}
\index{CoreDebug\_DHCSR\_S\_SLEEP\_Pos@{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}{CoreDebug\_DHCSR\_S\_SLEEP\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos~18U}

Core\+Debug DHCSR\+: S\+\_\+\+SLEEP Position 

Definition at line 1255 of file core\+\_\+sc300.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}\label{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}}
\index{CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_CDS\_Msk}{CoreDebug\_DSCSR\_CDS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}})}

Core\+Debug DSCSR\+: CDS Mask 

Definition at line 1068 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}\label{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}}
\index{CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_CDS\_Msk}{CoreDebug\_DSCSR\_CDS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}})}

Core\+Debug DSCSR\+: CDS Mask 

Definition at line 1928 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}\label{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}}
\index{CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_CDS\_Msk}{CoreDebug\_DSCSR\_CDS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}})}

Core\+Debug DSCSR\+: CDS Mask 

Definition at line 1143 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}\label{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}}
\index{CoreDebug\_DSCSR\_CDS\_Msk@{CoreDebug\_DSCSR\_CDS\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_CDS\_Msk}{CoreDebug\_DSCSR\_CDS\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}})}

Core\+Debug DSCSR\+: CDS Mask 

Definition at line 2003 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}\label{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}}
\index{CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_CDS\_Pos}{CoreDebug\_DSCSR\_CDS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos~16U}

Core\+Debug DSCSR\+: CDS Position 

Definition at line 1067 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}\label{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}}
\index{CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_CDS\_Pos}{CoreDebug\_DSCSR\_CDS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos~16U}

Core\+Debug DSCSR\+: CDS Position 

Definition at line 1927 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}\label{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}}
\index{CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_CDS\_Pos}{CoreDebug\_DSCSR\_CDS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos~16U}

Core\+Debug DSCSR\+: CDS Position 

Definition at line 1142 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}\label{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}}
\index{CoreDebug\_DSCSR\_CDS\_Pos@{CoreDebug\_DSCSR\_CDS\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_CDS\_Pos}{CoreDebug\_DSCSR\_CDS\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos~16U}

Core\+Debug DSCSR\+: CDS Position 

Definition at line 2002 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}\label{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSEL\_Msk}{CoreDebug\_DSCSR\_SBRSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}})}

Core\+Debug DSCSR\+: SBRSEL Mask 

Definition at line 1071 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}\label{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSEL\_Msk}{CoreDebug\_DSCSR\_SBRSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}})}

Core\+Debug DSCSR\+: SBRSEL Mask 

Definition at line 1931 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}\label{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSEL\_Msk}{CoreDebug\_DSCSR\_SBRSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}})}

Core\+Debug DSCSR\+: SBRSEL Mask 

Definition at line 1146 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}\label{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Msk@{CoreDebug\_DSCSR\_SBRSEL\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSEL\_Msk}{CoreDebug\_DSCSR\_SBRSEL\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk~(1UL $<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}})}

Core\+Debug DSCSR\+: SBRSEL Mask 

Definition at line 2006 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}\label{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSEL\_Pos}{CoreDebug\_DSCSR\_SBRSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos~1U}

Core\+Debug DSCSR\+: SBRSEL Position 

Definition at line 1070 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}\label{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSEL\_Pos}{CoreDebug\_DSCSR\_SBRSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos~1U}

Core\+Debug DSCSR\+: SBRSEL Position 

Definition at line 1930 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}\label{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSEL\_Pos}{CoreDebug\_DSCSR\_SBRSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos~1U}

Core\+Debug DSCSR\+: SBRSEL Position 

Definition at line 1145 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}\label{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSEL\_Pos@{CoreDebug\_DSCSR\_SBRSEL\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSEL\_Pos}{CoreDebug\_DSCSR\_SBRSEL\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos~1U}

Core\+Debug DSCSR\+: SBRSEL Position 

Definition at line 2005 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}\label{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSELEN\_Msk}{CoreDebug\_DSCSR\_SBRSELEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DSCSR\+: SBRSELEN Mask 

Definition at line 1074 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}\label{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSELEN\_Msk}{CoreDebug\_DSCSR\_SBRSELEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DSCSR\+: SBRSELEN Mask 

Definition at line 1934 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}\label{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSELEN\_Msk}{CoreDebug\_DSCSR\_SBRSELEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DSCSR\+: SBRSELEN Mask 

Definition at line 1149 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}\label{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Msk@{CoreDebug\_DSCSR\_SBRSELEN\_Msk}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSELEN\_Msk}{CoreDebug\_DSCSR\_SBRSELEN\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk~(1UL /$\ast$$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}}$\ast$/)}

Core\+Debug DSCSR\+: SBRSELEN Mask 

Definition at line 2009 of file core\+\_\+cm33.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}\label{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSELEN\_Pos}{CoreDebug\_DSCSR\_SBRSELEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos~0U}

Core\+Debug DSCSR\+: SBRSELEN Position 

Definition at line 1073 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}\label{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSELEN\_Pos}{CoreDebug\_DSCSR\_SBRSELEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos~0U}

Core\+Debug DSCSR\+: SBRSELEN Position 

Definition at line 1933 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}\label{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSELEN\_Pos}{CoreDebug\_DSCSR\_SBRSELEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos~0U}

Core\+Debug DSCSR\+: SBRSELEN Position 

Definition at line 1148 of file core\+\_\+cm23.\+h.

\mbox{\Hypertarget{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}\label{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}} 
\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}!CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}}
\index{CoreDebug\_DSCSR\_SBRSELEN\_Pos@{CoreDebug\_DSCSR\_SBRSELEN\_Pos}!Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}
\doxysubsubsection{\texorpdfstring{CoreDebug\_DSCSR\_SBRSELEN\_Pos}{CoreDebug\_DSCSR\_SBRSELEN\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos~0U}

Core\+Debug DSCSR\+: SBRSELEN Position 

Definition at line 2008 of file core\+\_\+cm33.\+h.

