INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marek/Desktop/DE_final_v/receiver/receiver.srcs/sources_1/new/receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marek/Desktop/DE_final_v/receiver/receiver.srcs/sim_1/new/tb_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_receiver'
