[INFO ORD-0030] Using 1 thread(s)
[INFO ODB-0222] Reading LEF file: example1.lef
[INFO ODB-0223]     Created 2 technology layers
[INFO ODB-0225]     Created 6 library cells
[INFO ODB-0226] Finished LEF file:  example1.lef
[INFO ODB-0127] Reading DEF file: example1.def
[INFO ODB-0128] Design: top
[INFO ODB-0130]     Created 6 pins.
[INFO ODB-0131]     Created 5 components and 24 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 10 connections.
[INFO ODB-0133]     Created 10 nets and 14 connections.
[INFO ODB-0134] Finished DEF file: example1.def
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r2/CK (DFF_X1)
   2.58    2.58 ^ r2/Q (DFF_X1)
   2.58    5.16 ^ u1/Z (BUF_X1)
   2.75    7.91 ^ u2/ZN (AND2_X1)
   0.00    7.92 ^ r3/D (DFF_X1)
           7.92   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ r3/CK (DFF_X1)
  -0.57    9.43   library setup time
           9.43   data required time
---------------------------------------------------------
           9.43   data required time
          -7.92   data arrival time
---------------------------------------------------------
           1.52   slack (MET)


