<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_T_C_U_C_6207cbcf</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_6207cbcf'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_T_C_U_C_6207cbcf')">rsnoc_z_H_R_O_T_C_U_C_6207cbcf</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2554.html#inst_tag_252128"  onclick="showContent('inst_tag_252128')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></td>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#inst_tag_252128_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252128_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#inst_tag_252128_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252128_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2554.html#inst_tag_252129"  onclick="showContent('inst_tag_252129')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></td>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#inst_tag_252129_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252129_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#inst_tag_252129_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252129_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2554.html#inst_tag_252130"  onclick="showContent('inst_tag_252130')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></td>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#inst_tag_252130_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252130_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#inst_tag_252130_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252130_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2554.html#inst_tag_252131"  onclick="showContent('inst_tag_252131')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#inst_tag_252131_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252131_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#inst_tag_252131_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252131_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2554.html#inst_tag_252132"  onclick="showContent('inst_tag_252132')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#inst_tag_252132_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252132_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#inst_tag_252132_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252132_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2554.html#inst_tag_252133"  onclick="showContent('inst_tag_252133')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#inst_tag_252133_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252133_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#inst_tag_252133_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252133_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_252128'>
<hr>
<a name="inst_tag_252128"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_252128" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#inst_tag_252128_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252128_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#inst_tag_252128_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252128_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.04</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.34</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  8.43</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1965.html#inst_tag_188502" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_3.html#inst_tag_232521" id="tag_urg_inst_232521">ursrrerg</a></td>
<td class="s6 cl rt"> 68.43</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_252129'>
<hr>
<a name="inst_tag_252129"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_252129" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#inst_tag_252129_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252129_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#inst_tag_252129_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252129_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.04</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.34</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  8.43</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1965.html#inst_tag_188502" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_3.html#inst_tag_232522" id="tag_urg_inst_232522">ursrrerg</a></td>
<td class="s6 cl rt"> 68.43</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_252130'>
<hr>
<a name="inst_tag_252130"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_252130" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#inst_tag_252130_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252130_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#inst_tag_252130_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252130_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.04</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.34</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  8.43</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1965.html#inst_tag_188502" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_3.html#inst_tag_232523" id="tag_urg_inst_232523">ursrrerg</a></td>
<td class="s6 cl rt"> 68.43</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_252131'>
<hr>
<a name="inst_tag_252131"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_252131" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#inst_tag_252131_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252131_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#inst_tag_252131_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252131_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.04</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.34</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  8.43</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1965.html#inst_tag_188502" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_3.html#inst_tag_232525" id="tag_urg_inst_232525">ursrrerg</a></td>
<td class="s6 cl rt"> 68.43</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_252132'>
<hr>
<a name="inst_tag_252132"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_252132" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#inst_tag_252132_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252132_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#inst_tag_252132_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252132_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.04</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.34</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  8.43</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1965.html#inst_tag_188502" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_3.html#inst_tag_232526" id="tag_urg_inst_232526">ursrrerg</a></td>
<td class="s6 cl rt"> 68.43</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_252133'>
<hr>
<a name="inst_tag_252133"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_252133" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.36</td>
<td class="s6 cl rt"><a href="mod2554.html#inst_tag_252133_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252133_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2554.html#inst_tag_252133_Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2554.html#inst_tag_252133_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.04</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.34</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  8.43</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1965.html#inst_tag_188502" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_3.html#inst_tag_232527" id="tag_urg_inst_232527">ursrrerg</a></td>
<td class="s6 cl rt"> 68.43</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_6207cbcf'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2554.html" >rsnoc_z_H_R_O_T_C_U_C_6207cbcf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29012</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29029</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29043</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29011                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29012      1/1          		if ( ! Sys_Clk_RstN )
29013      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29014      1/1          		else if ( VldSet )
29015      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29016                   	assign Sys_Pwr_Idle = 1'b0;
29017                   	assign Sys_Pwr_WakeUp = 1'b0;
29018                   	assign Trig = Mode ? 1'b0 : VldReset;
29019                   	assign u_76e9 = Cnt + 8'b00000001;
29020                   	assign u_2ee2 = Cnt - 8'b00000001;
29021                   	assign CntFwd =
29022                   			{ 8 { ( ~ CntInit ) }  }
29023                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29024                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29025                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29026                   	assign Val = Cnt;
29027                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29028                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29029      1/1          		case ( uu_7d6f_caseSel )
29030      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29031      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29032      1/1          			default : u_7d6f = 8'b0 ;
29033                   		endcase
29034                   	end
29035                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29036      1/1          		if ( ! Sys_Clk_RstN )
29037      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29038      1/1          		else if ( CntEn )
29039      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29040                   	// synopsys translate_off
29041                   	// synthesis translate_off
29042                   	always @( posedge Sys_Clk )
29043      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29044      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29045      <font color = "grey">unreachable  </font>				dontStop = 0;
29046      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29047      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29048      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29049      <font color = "grey">unreachable  </font>					$display(
29050                   						&quot;SimulError: at %0t : %s&quot;
29051                   					, $realtime ,
29052                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29053                   					);
29054      <font color = "grey">unreachable  </font>					$stop;
29055                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29056                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29057                   	// synthesis translate_on
29058                   	// synopsys translate_on
29059                   	// synopsys translate_off
29060                   	// synthesis translate_off
29061                   	always @( posedge Sys_Clk )
29062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29064      <font color = "grey">unreachable  </font>				dontStop = 0;
29065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29068      <font color = "grey">unreachable  </font>					$stop;
29069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2554.html" >rsnoc_z_H_R_O_T_C_U_C_6207cbcf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28995
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29018
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2554.html" >rsnoc_z_H_R_O_T_C_U_C_6207cbcf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2554.html" >rsnoc_z_H_R_O_T_C_U_C_6207cbcf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28995</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29018</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29012</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29029</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28995      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29018      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29012      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29013      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29014      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29015      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29029      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29030      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29031      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29032      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29036      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29037      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29038      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29039      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_252128'>
<a name="inst_tag_252128_Line"></a>
<b>Line Coverage for Instance : <a href="mod2554.html#inst_tag_252128" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29012</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29029</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29043</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29011                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29012      1/1          		if ( ! Sys_Clk_RstN )
29013      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29014      1/1          		else if ( VldSet )
29015      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29016                   	assign Sys_Pwr_Idle = 1'b0;
29017                   	assign Sys_Pwr_WakeUp = 1'b0;
29018                   	assign Trig = Mode ? 1'b0 : VldReset;
29019                   	assign u_76e9 = Cnt + 8'b00000001;
29020                   	assign u_2ee2 = Cnt - 8'b00000001;
29021                   	assign CntFwd =
29022                   			{ 8 { ( ~ CntInit ) }  }
29023                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29024                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29025                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29026                   	assign Val = Cnt;
29027                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29028                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29029      1/1          		case ( uu_7d6f_caseSel )
29030      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29031      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29032      1/1          			default : u_7d6f = 8'b0 ;
29033                   		endcase
29034                   	end
29035                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29036      1/1          		if ( ! Sys_Clk_RstN )
29037      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29038      1/1          		else if ( CntEn )
29039      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29040                   	// synopsys translate_off
29041                   	// synthesis translate_off
29042                   	always @( posedge Sys_Clk )
29043      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29044      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29045      <font color = "grey">unreachable  </font>				dontStop = 0;
29046      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29047      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29048      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29049      <font color = "grey">unreachable  </font>					$display(
29050                   						&quot;SimulError: at %0t : %s&quot;
29051                   					, $realtime ,
29052                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29053                   					);
29054      <font color = "grey">unreachable  </font>					$stop;
29055                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29056                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29057                   	// synthesis translate_on
29058                   	// synopsys translate_on
29059                   	// synopsys translate_off
29060                   	// synthesis translate_off
29061                   	always @( posedge Sys_Clk )
29062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29064      <font color = "grey">unreachable  </font>				dontStop = 0;
29065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29068      <font color = "grey">unreachable  </font>					$stop;
29069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_252128_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2554.html#inst_tag_252128" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28995
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29018
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_252128_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2554.html#inst_tag_252128" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_252128_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2554.html#inst_tag_252128" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28995</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29018</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29012</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29029</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28995      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29018      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29012      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29013      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29014      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29015      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29029      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29030      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29031      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29032      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29036      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29037      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29038      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29039      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_252129'>
<a name="inst_tag_252129_Line"></a>
<b>Line Coverage for Instance : <a href="mod2554.html#inst_tag_252129" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29012</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29029</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29043</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29011                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29012      1/1          		if ( ! Sys_Clk_RstN )
29013      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29014      1/1          		else if ( VldSet )
29015      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29016                   	assign Sys_Pwr_Idle = 1'b0;
29017                   	assign Sys_Pwr_WakeUp = 1'b0;
29018                   	assign Trig = Mode ? 1'b0 : VldReset;
29019                   	assign u_76e9 = Cnt + 8'b00000001;
29020                   	assign u_2ee2 = Cnt - 8'b00000001;
29021                   	assign CntFwd =
29022                   			{ 8 { ( ~ CntInit ) }  }
29023                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29024                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29025                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29026                   	assign Val = Cnt;
29027                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29028                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29029      1/1          		case ( uu_7d6f_caseSel )
29030      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29031      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29032      1/1          			default : u_7d6f = 8'b0 ;
29033                   		endcase
29034                   	end
29035                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29036      1/1          		if ( ! Sys_Clk_RstN )
29037      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29038      1/1          		else if ( CntEn )
29039      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29040                   	// synopsys translate_off
29041                   	// synthesis translate_off
29042                   	always @( posedge Sys_Clk )
29043      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29044      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29045      <font color = "grey">unreachable  </font>				dontStop = 0;
29046      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29047      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29048      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29049      <font color = "grey">unreachable  </font>					$display(
29050                   						&quot;SimulError: at %0t : %s&quot;
29051                   					, $realtime ,
29052                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29053                   					);
29054      <font color = "grey">unreachable  </font>					$stop;
29055                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29056                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29057                   	// synthesis translate_on
29058                   	// synopsys translate_on
29059                   	// synopsys translate_off
29060                   	// synthesis translate_off
29061                   	always @( posedge Sys_Clk )
29062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29064      <font color = "grey">unreachable  </font>				dontStop = 0;
29065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29068      <font color = "grey">unreachable  </font>					$stop;
29069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_252129_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2554.html#inst_tag_252129" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28995
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29018
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_252129_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2554.html#inst_tag_252129" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_252129_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2554.html#inst_tag_252129" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28995</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29018</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29012</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29029</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28995      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29018      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29012      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29013      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29014      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29015      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29029      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29030      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29031      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29032      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29036      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29037      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29038      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29039      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_252130'>
<a name="inst_tag_252130_Line"></a>
<b>Line Coverage for Instance : <a href="mod2554.html#inst_tag_252130" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29012</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29029</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29043</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29011                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29012      1/1          		if ( ! Sys_Clk_RstN )
29013      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29014      1/1          		else if ( VldSet )
29015      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29016                   	assign Sys_Pwr_Idle = 1'b0;
29017                   	assign Sys_Pwr_WakeUp = 1'b0;
29018                   	assign Trig = Mode ? 1'b0 : VldReset;
29019                   	assign u_76e9 = Cnt + 8'b00000001;
29020                   	assign u_2ee2 = Cnt - 8'b00000001;
29021                   	assign CntFwd =
29022                   			{ 8 { ( ~ CntInit ) }  }
29023                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29024                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29025                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29026                   	assign Val = Cnt;
29027                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29028                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29029      1/1          		case ( uu_7d6f_caseSel )
29030      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29031      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29032      1/1          			default : u_7d6f = 8'b0 ;
29033                   		endcase
29034                   	end
29035                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29036      1/1          		if ( ! Sys_Clk_RstN )
29037      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29038      1/1          		else if ( CntEn )
29039      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29040                   	// synopsys translate_off
29041                   	// synthesis translate_off
29042                   	always @( posedge Sys_Clk )
29043      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29044      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29045      <font color = "grey">unreachable  </font>				dontStop = 0;
29046      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29047      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29048      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29049      <font color = "grey">unreachable  </font>					$display(
29050                   						&quot;SimulError: at %0t : %s&quot;
29051                   					, $realtime ,
29052                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29053                   					);
29054      <font color = "grey">unreachable  </font>					$stop;
29055                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29056                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29057                   	// synthesis translate_on
29058                   	// synopsys translate_on
29059                   	// synopsys translate_off
29060                   	// synthesis translate_off
29061                   	always @( posedge Sys_Clk )
29062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29064      <font color = "grey">unreachable  </font>				dontStop = 0;
29065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29068      <font color = "grey">unreachable  </font>					$stop;
29069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_252130_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2554.html#inst_tag_252130" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28995
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29018
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_252130_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2554.html#inst_tag_252130" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_252130_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2554.html#inst_tag_252130" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28995</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29018</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29012</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29029</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28995      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29018      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29012      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29013      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29014      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29015      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29029      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29030      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29031      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29032      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29036      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29037      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29038      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29039      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_252131'>
<a name="inst_tag_252131_Line"></a>
<b>Line Coverage for Instance : <a href="mod2554.html#inst_tag_252131" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29012</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29029</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29043</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29011                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29012      1/1          		if ( ! Sys_Clk_RstN )
29013      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29014      1/1          		else if ( VldSet )
29015      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29016                   	assign Sys_Pwr_Idle = 1'b0;
29017                   	assign Sys_Pwr_WakeUp = 1'b0;
29018                   	assign Trig = Mode ? 1'b0 : VldReset;
29019                   	assign u_76e9 = Cnt + 8'b00000001;
29020                   	assign u_2ee2 = Cnt - 8'b00000001;
29021                   	assign CntFwd =
29022                   			{ 8 { ( ~ CntInit ) }  }
29023                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29024                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29025                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29026                   	assign Val = Cnt;
29027                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29028                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29029      1/1          		case ( uu_7d6f_caseSel )
29030      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29031      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29032      1/1          			default : u_7d6f = 8'b0 ;
29033                   		endcase
29034                   	end
29035                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29036      1/1          		if ( ! Sys_Clk_RstN )
29037      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29038      1/1          		else if ( CntEn )
29039      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29040                   	// synopsys translate_off
29041                   	// synthesis translate_off
29042                   	always @( posedge Sys_Clk )
29043      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29044      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29045      <font color = "grey">unreachable  </font>				dontStop = 0;
29046      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29047      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29048      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29049      <font color = "grey">unreachable  </font>					$display(
29050                   						&quot;SimulError: at %0t : %s&quot;
29051                   					, $realtime ,
29052                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29053                   					);
29054      <font color = "grey">unreachable  </font>					$stop;
29055                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29056                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29057                   	// synthesis translate_on
29058                   	// synopsys translate_on
29059                   	// synopsys translate_off
29060                   	// synthesis translate_off
29061                   	always @( posedge Sys_Clk )
29062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29064      <font color = "grey">unreachable  </font>				dontStop = 0;
29065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29068      <font color = "grey">unreachable  </font>					$stop;
29069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_252131_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2554.html#inst_tag_252131" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28995
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29018
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_252131_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2554.html#inst_tag_252131" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_252131_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2554.html#inst_tag_252131" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28995</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29018</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29012</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29029</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28995      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29018      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29012      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29013      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29014      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29015      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29029      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29030      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29031      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29032      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29036      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29037      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29038      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29039      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_252132'>
<a name="inst_tag_252132_Line"></a>
<b>Line Coverage for Instance : <a href="mod2554.html#inst_tag_252132" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29012</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29029</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29043</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29011                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29012      1/1          		if ( ! Sys_Clk_RstN )
29013      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29014      1/1          		else if ( VldSet )
29015      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29016                   	assign Sys_Pwr_Idle = 1'b0;
29017                   	assign Sys_Pwr_WakeUp = 1'b0;
29018                   	assign Trig = Mode ? 1'b0 : VldReset;
29019                   	assign u_76e9 = Cnt + 8'b00000001;
29020                   	assign u_2ee2 = Cnt - 8'b00000001;
29021                   	assign CntFwd =
29022                   			{ 8 { ( ~ CntInit ) }  }
29023                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29024                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29025                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29026                   	assign Val = Cnt;
29027                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29028                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29029      1/1          		case ( uu_7d6f_caseSel )
29030      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29031      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29032      1/1          			default : u_7d6f = 8'b0 ;
29033                   		endcase
29034                   	end
29035                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29036      1/1          		if ( ! Sys_Clk_RstN )
29037      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29038      1/1          		else if ( CntEn )
29039      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29040                   	// synopsys translate_off
29041                   	// synthesis translate_off
29042                   	always @( posedge Sys_Clk )
29043      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29044      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29045      <font color = "grey">unreachable  </font>				dontStop = 0;
29046      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29047      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29048      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29049      <font color = "grey">unreachable  </font>					$display(
29050                   						&quot;SimulError: at %0t : %s&quot;
29051                   					, $realtime ,
29052                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29053                   					);
29054      <font color = "grey">unreachable  </font>					$stop;
29055                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29056                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29057                   	// synthesis translate_on
29058                   	// synopsys translate_on
29059                   	// synopsys translate_off
29060                   	// synthesis translate_off
29061                   	always @( posedge Sys_Clk )
29062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29064      <font color = "grey">unreachable  </font>				dontStop = 0;
29065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29068      <font color = "grey">unreachable  </font>					$stop;
29069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_252132_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2554.html#inst_tag_252132" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28995
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29018
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_252132_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2554.html#inst_tag_252132" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_252132_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2554.html#inst_tag_252132" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28995</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29018</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29012</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29029</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28995      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29018      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29012      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29013      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29014      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29015      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29029      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29030      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29031      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29032      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29036      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29037      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29038      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29039      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_252133'>
<a name="inst_tag_252133_Line"></a>
<b>Line Coverage for Instance : <a href="mod2554.html#inst_tag_252133" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29012</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>29029</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>29036</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29043</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29062</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
29011                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29012      1/1          		if ( ! Sys_Clk_RstN )
29013      1/1          			u_7c15 &lt;= #1.0 ( 5'b0 );
29014      1/1          		else if ( VldSet )
29015      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
29016                   	assign Sys_Pwr_Idle = 1'b0;
29017                   	assign Sys_Pwr_WakeUp = 1'b0;
29018                   	assign Trig = Mode ? 1'b0 : VldReset;
29019                   	assign u_76e9 = Cnt + 8'b00000001;
29020                   	assign u_2ee2 = Cnt - 8'b00000001;
29021                   	assign CntFwd =
29022                   			{ 8 { ( ~ CntInit ) }  }
29023                   		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
29024                   	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
29025                   	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
29026                   	assign Val = Cnt;
29027                   	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
29028                   	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
29029      1/1          		case ( uu_7d6f_caseSel )
29030      <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
29031      <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
29032      1/1          			default : u_7d6f = 8'b0 ;
29033                   		endcase
29034                   	end
29035                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
29036      1/1          		if ( ! Sys_Clk_RstN )
29037      1/1          			Cnt &lt;= #1.0 ( 8'b0 );
29038      1/1          		else if ( CntEn )
29039      <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
29040                   	// synopsys translate_off
29041                   	// synthesis translate_off
29042                   	always @( posedge Sys_Clk )
29043      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29044      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
29045      <font color = "grey">unreachable  </font>				dontStop = 0;
29046      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29047      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29048      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
29049      <font color = "grey">unreachable  </font>					$display(
29050                   						&quot;SimulError: at %0t : %s&quot;
29051                   					, $realtime ,
29052                   						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
29053                   					);
29054      <font color = "grey">unreachable  </font>					$stop;
29055                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29056                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
29057                   	// synthesis translate_on
29058                   	// synopsys translate_on
29059                   	// synopsys translate_off
29060                   	// synthesis translate_off
29061                   	always @( posedge Sys_Clk )
29062      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29063      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
29064      <font color = "grey">unreachable  </font>				dontStop = 0;
29065      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29066      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29067      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
29068      <font color = "grey">unreachable  </font>					$stop;
29069                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29070                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_252133_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2554.html#inst_tag_252133" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28995
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29018
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_252133_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2554.html#inst_tag_252133" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">7</td>
<td class="rt">31.82 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_252133_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2554.html#inst_tag_252133" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28995</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">29018</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29012</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">29029</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">29036</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28995      	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29018      	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29012      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29013      			u_7c15 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
29014      		else if ( VldSet )
           		     <font color = "red">-2-</font>  
29015      			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29029      		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
29030      			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
29031      			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
29032      			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
29036      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
29037      			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
29038      		else if ( CntEn )
           		     <font color = "red">-2-</font>  
29039      			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_252128">
    <li>
      <a href="#inst_tag_252128_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_252128_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_252128_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_252128_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_252129">
    <li>
      <a href="#inst_tag_252129_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_252129_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_252129_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_252129_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_252130">
    <li>
      <a href="#inst_tag_252130_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_252130_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_252130_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_252130_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_252131">
    <li>
      <a href="#inst_tag_252131_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_252131_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_252131_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_252131_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_252132">
    <li>
      <a href="#inst_tag_252132_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_252132_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_252132_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_252132_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_252133">
    <li>
      <a href="#inst_tag_252133_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_252133_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_252133_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_252133_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_T_C_U_C_6207cbcf">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
