# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# OpenFile {C:/Users/Aldo/Google Drive/Programacion/Verilog & System Verilog/Workspace/UART/Uart full/UART.mpf}
# Loading project UART
