--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35731 paths analyzed, 267 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.244ns.
--------------------------------------------------------------------------------
Slack:                  7.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.209ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X18Y42.A1      net (fanout=1)        1.865   test/alu/n0076[4]
    SLICE_X18Y42.A       Tilo                  0.235   test/alu/adder/N14
                                                       test/alu/Mmux_out55
    SLICE_X15Y43.A6      net (fanout=3)        0.642   M_test_out[4]
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.CX      net (fanout=4)        1.116   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     12.209ns (5.567ns logic, 6.642ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack:                  7.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.161ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X14Y44.A1      net (fanout=3)        1.736   test/alu/n0076[5]
    SLICE_X14Y44.A       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out66_SW0
    SLICE_X15Y43.A1      net (fanout=1)        0.723   test/N108
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.CX      net (fanout=4)        1.116   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     12.161ns (5.567ns logic, 6.594ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  7.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.127ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X16Y42.D6      net (fanout=1)        1.323   test/alu/n0076[0]
    SLICE_X16Y42.D       Tilo                  0.254   test/Mmux_out19
                                                       test/alu/Mmux_out110
    SLICE_X18Y43.C4      net (fanout=2)        0.741   test/Mmux_out19
    SLICE_X18Y43.C       Tilo                  0.235   test/N83
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y43.C5      net (fanout=2)        0.680   test/N18
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.C2      net (fanout=3)        0.974   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt_pack_2
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     12.127ns (5.936ns logic, 6.191ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  7.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.072ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X16Y42.D6      net (fanout=1)        1.323   test/alu/n0076[0]
    SLICE_X16Y42.D       Tilo                  0.254   test/Mmux_out19
                                                       test/alu/Mmux_out110
    SLICE_X18Y43.C4      net (fanout=2)        0.741   test/Mmux_out19
    SLICE_X18Y43.C       Tilo                  0.235   test/N83
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y43.C5      net (fanout=2)        0.680   test/N18
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.A4      net (fanout=3)        0.919   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     12.072ns (5.936ns logic, 6.136ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  7.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.052ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X18Y42.A1      net (fanout=1)        1.865   test/alu/n0076[4]
    SLICE_X18Y42.A       Tilo                  0.235   test/alu/adder/N14
                                                       test/alu/Mmux_out55
    SLICE_X15Y43.A6      net (fanout=3)        0.642   M_test_out[4]
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.DX      net (fanout=4)        0.959   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_4
    -------------------------------------------------  ---------------------------
    Total                                     12.052ns (5.567ns logic, 6.485ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  7.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.044ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M7       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X18Y43.A3      net (fanout=1)        1.454   test/alu/n0076[7]
    SLICE_X18Y43.A       Tilo                  0.235   test/N83
                                                       test/alu/Mmux_out8
    SLICE_X18Y43.C1      net (fanout=2)        0.546   M_test_out[7]
    SLICE_X18Y43.C       Tilo                  0.235   test/N83
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y43.C5      net (fanout=2)        0.680   test/N18
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.C2      net (fanout=3)        0.974   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt_pack_2
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     12.044ns (5.917ns logic, 6.127ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack:                  7.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.035ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X16Y42.D6      net (fanout=1)        1.323   test/alu/n0076[0]
    SLICE_X16Y42.D       Tilo                  0.254   test/Mmux_out19
                                                       test/alu/Mmux_out110
    SLICE_X18Y43.C4      net (fanout=2)        0.741   test/Mmux_out19
    SLICE_X18Y43.C       Tilo                  0.235   test/N83
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y43.C5      net (fanout=2)        0.680   test/N18
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.B3      net (fanout=3)        0.882   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.035ns (5.936ns logic, 6.099ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  7.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.027ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X17Y44.B5      net (fanout=16)       0.810   test/M_state_q_FSM_FFd1_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X18Y42.A1      net (fanout=1)        1.865   test/alu/n0076[4]
    SLICE_X18Y42.A       Tilo                  0.235   test/alu/adder/N14
                                                       test/alu/Mmux_out55
    SLICE_X15Y43.A6      net (fanout=3)        0.642   M_test_out[4]
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.CX      net (fanout=4)        1.116   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     12.027ns (5.516ns logic, 6.511ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  7.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.005ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X18Y42.A1      net (fanout=1)        1.865   test/alu/n0076[4]
    SLICE_X18Y42.A       Tilo                  0.235   test/alu/adder/N14
                                                       test/alu/Mmux_out55
    SLICE_X15Y43.A6      net (fanout=3)        0.642   M_test_out[4]
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.AX      net (fanout=4)        0.912   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     12.005ns (5.567ns logic, 6.438ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  7.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.004ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X14Y44.A1      net (fanout=3)        1.736   test/alu/n0076[5]
    SLICE_X14Y44.A       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out66_SW0
    SLICE_X15Y43.A1      net (fanout=1)        0.723   test/N108
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.DX      net (fanout=4)        0.959   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_4
    -------------------------------------------------  ---------------------------
    Total                                     12.004ns (5.567ns logic, 6.437ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  7.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.003ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X15Y42.B1      net (fanout=16)       1.037   test/M_state_q_FSM_FFd1_2
    SLICE_X15Y42.B       Tilo                  0.259   test/M_alu_op2[1]
                                                       test/_n0184<15>1
    DSP48_X0Y10.B7       net (fanout=8)        1.047   test/M_alu_op1[7]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X18Y42.A1      net (fanout=1)        1.865   test/alu/n0076[4]
    SLICE_X18Y42.A       Tilo                  0.235   test/alu/adder/N14
                                                       test/alu/Mmux_out55
    SLICE_X15Y43.A6      net (fanout=3)        0.642   M_test_out[4]
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.CX      net (fanout=4)        1.116   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     12.003ns (5.516ns logic, 6.487ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  7.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.989ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M7       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X18Y43.A3      net (fanout=1)        1.454   test/alu/n0076[7]
    SLICE_X18Y43.A       Tilo                  0.235   test/N83
                                                       test/alu/Mmux_out8
    SLICE_X18Y43.C1      net (fanout=2)        0.546   M_test_out[7]
    SLICE_X18Y43.C       Tilo                  0.235   test/N83
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y43.C5      net (fanout=2)        0.680   test/N18
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.A4      net (fanout=3)        0.919   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.989ns (5.917ns logic, 6.072ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  7.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.987ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M6       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X19Y42.C5      net (fanout=1)        1.354   test/alu/n0076[6]
    SLICE_X19Y42.C       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out74
    SLICE_X19Y42.D5      net (fanout=1)        0.234   test/alu/Mmux_out73
    SLICE_X19Y42.D       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out77
    SLICE_X15Y43.C1      net (fanout=3)        0.987   M_test_out[6]
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.C2      net (fanout=3)        0.974   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt_pack_2
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     11.987ns (5.965ns logic, 6.022ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  7.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.979ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X17Y44.B5      net (fanout=16)       0.810   test/M_state_q_FSM_FFd1_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X14Y44.A1      net (fanout=3)        1.736   test/alu/n0076[5]
    SLICE_X14Y44.A       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out66_SW0
    SLICE_X15Y43.A1      net (fanout=1)        0.723   test/N108
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.CX      net (fanout=4)        1.116   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     11.979ns (5.516ns logic, 6.463ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  8.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.958ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X14Y42.B3      net (fanout=15)       0.921   test/M_state_q_FSM_FFd2_2
    SLICE_X14Y42.B       Tilo                  0.235   test/M_alu_op1[1]
                                                       test/_n0184<9>1
    DSP48_X0Y10.B1       net (fanout=7)        1.091   test/M_alu_op1[1]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X18Y42.A1      net (fanout=1)        1.865   test/alu/n0076[4]
    SLICE_X18Y42.A       Tilo                  0.235   test/alu/adder/N14
                                                       test/alu/Mmux_out55
    SLICE_X15Y43.A6      net (fanout=3)        0.642   M_test_out[4]
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.CX      net (fanout=4)        1.116   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     11.958ns (5.543ns logic, 6.415ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  8.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.957ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X14Y44.A1      net (fanout=3)        1.736   test/alu/n0076[5]
    SLICE_X14Y44.A       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out66_SW0
    SLICE_X15Y43.A1      net (fanout=1)        0.723   test/N108
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.AX      net (fanout=4)        0.912   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     11.957ns (5.567ns logic, 6.390ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  8.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.955ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X15Y42.B1      net (fanout=16)       1.037   test/M_state_q_FSM_FFd1_2
    SLICE_X15Y42.B       Tilo                  0.259   test/M_alu_op2[1]
                                                       test/_n0184<15>1
    DSP48_X0Y10.B7       net (fanout=8)        1.047   test/M_alu_op1[7]
    DSP48_X0Y10.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X14Y44.A1      net (fanout=3)        1.736   test/alu/n0076[5]
    SLICE_X14Y44.A       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out66_SW0
    SLICE_X15Y43.A1      net (fanout=1)        0.723   test/N108
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.CX      net (fanout=4)        1.116   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     11.955ns (5.516ns logic, 6.439ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  8.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.952ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M7       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X18Y43.A3      net (fanout=1)        1.454   test/alu/n0076[7]
    SLICE_X18Y43.A       Tilo                  0.235   test/N83
                                                       test/alu/Mmux_out8
    SLICE_X18Y43.C1      net (fanout=2)        0.546   M_test_out[7]
    SLICE_X18Y43.C       Tilo                  0.235   test/N83
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y43.C5      net (fanout=2)        0.680   test/N18
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.B3      net (fanout=3)        0.882   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     11.952ns (5.917ns logic, 6.035ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  8.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.945ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X12Y40.D2      net (fanout=15)       0.840   test/M_state_q_FSM_FFd2_2
    SLICE_X12Y40.D       Tilo                  0.254   test/M_state_q_FSM_FFd1_4
                                                       test/_n0184<14>1
    DSP48_X0Y10.B6       net (fanout=6)        1.140   test/M_alu_op1[6]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X18Y42.A1      net (fanout=1)        1.865   test/alu/n0076[4]
    SLICE_X18Y42.A       Tilo                  0.235   test/alu/adder/N14
                                                       test/alu/Mmux_out55
    SLICE_X15Y43.A6      net (fanout=3)        0.642   M_test_out[4]
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.CX      net (fanout=4)        1.116   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     11.945ns (5.562ns logic, 6.383ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  8.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.945ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X17Y44.B5      net (fanout=16)       0.810   test/M_state_q_FSM_FFd1_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X16Y42.D6      net (fanout=1)        1.323   test/alu/n0076[0]
    SLICE_X16Y42.D       Tilo                  0.254   test/Mmux_out19
                                                       test/alu/Mmux_out110
    SLICE_X18Y43.C4      net (fanout=2)        0.741   test/Mmux_out19
    SLICE_X18Y43.C       Tilo                  0.235   test/N83
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y43.C5      net (fanout=2)        0.680   test/N18
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.C2      net (fanout=3)        0.974   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt_pack_2
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     11.945ns (5.885ns logic, 6.060ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  8.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.932ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M6       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X19Y42.C5      net (fanout=1)        1.354   test/alu/n0076[6]
    SLICE_X19Y42.C       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out74
    SLICE_X19Y42.D5      net (fanout=1)        0.234   test/alu/Mmux_out73
    SLICE_X19Y42.D       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out77
    SLICE_X15Y43.C1      net (fanout=3)        0.987   M_test_out[6]
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.A4      net (fanout=3)        0.919   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.932ns (5.965ns logic, 5.967ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  8.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.926ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X12Y43.B1      net (fanout=3)        1.703   test/alu/n0076[5]
    SLICE_X12Y43.B       Tilo                  0.254   test/N109
                                                       test/alu/Mmux_out66_SW1
    SLICE_X15Y43.A4      net (fanout=1)        0.502   test/N109
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.CX      net (fanout=4)        1.116   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     11.926ns (5.586ns logic, 6.340ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  8.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.921ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X15Y42.B1      net (fanout=16)       1.037   test/M_state_q_FSM_FFd1_2
    SLICE_X15Y42.B       Tilo                  0.259   test/M_alu_op2[1]
                                                       test/_n0184<15>1
    DSP48_X0Y10.B7       net (fanout=8)        1.047   test/M_alu_op1[7]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X16Y42.D6      net (fanout=1)        1.323   test/alu/n0076[0]
    SLICE_X16Y42.D       Tilo                  0.254   test/Mmux_out19
                                                       test/alu/Mmux_out110
    SLICE_X18Y43.C4      net (fanout=2)        0.741   test/Mmux_out19
    SLICE_X18Y43.C       Tilo                  0.235   test/N83
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y43.C5      net (fanout=2)        0.680   test/N18
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.C2      net (fanout=3)        0.974   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt_pack_2
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     11.921ns (5.885ns logic, 6.036ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  8.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.910ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X14Y42.B3      net (fanout=15)       0.921   test/M_state_q_FSM_FFd2_2
    SLICE_X14Y42.B       Tilo                  0.235   test/M_alu_op1[1]
                                                       test/_n0184<9>1
    DSP48_X0Y10.B1       net (fanout=7)        1.091   test/M_alu_op1[1]
    DSP48_X0Y10.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X14Y44.A1      net (fanout=3)        1.736   test/alu/n0076[5]
    SLICE_X14Y44.A       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out66_SW0
    SLICE_X15Y43.A1      net (fanout=1)        0.723   test/N108
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.CX      net (fanout=4)        1.116   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     11.910ns (5.543ns logic, 6.367ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  8.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.906ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X15Y42.B3      net (fanout=15)       0.889   test/M_state_q_FSM_FFd2_2
    SLICE_X15Y42.B       Tilo                  0.259   test/M_alu_op2[1]
                                                       test/_n0184<15>1
    DSP48_X0Y10.B7       net (fanout=8)        1.047   test/M_alu_op1[7]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X18Y42.A1      net (fanout=1)        1.865   test/alu/n0076[4]
    SLICE_X18Y42.A       Tilo                  0.235   test/alu/adder/N14
                                                       test/alu/Mmux_out55
    SLICE_X15Y43.A6      net (fanout=3)        0.642   M_test_out[4]
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.CX      net (fanout=4)        1.116   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     11.906ns (5.567ns logic, 6.339ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  8.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.897ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X12Y40.D2      net (fanout=15)       0.840   test/M_state_q_FSM_FFd2_2
    SLICE_X12Y40.D       Tilo                  0.254   test/M_state_q_FSM_FFd1_4
                                                       test/_n0184<14>1
    DSP48_X0Y10.B6       net (fanout=6)        1.140   test/M_alu_op1[6]
    DSP48_X0Y10.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X14Y44.A1      net (fanout=3)        1.736   test/alu/n0076[5]
    SLICE_X14Y44.A       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out66_SW0
    SLICE_X15Y43.A1      net (fanout=1)        0.723   test/N108
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.CX      net (fanout=4)        1.116   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     11.897ns (5.562ns logic, 6.335ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  8.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.895ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B3      net (fanout=15)       0.941   test/M_state_q_FSM_FFd2_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M6       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X19Y42.C5      net (fanout=1)        1.354   test/alu/n0076[6]
    SLICE_X19Y42.C       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out74
    SLICE_X19Y42.D5      net (fanout=1)        0.234   test/alu/Mmux_out73
    SLICE_X19Y42.D       Tilo                  0.259   M_test_out[6]
                                                       test/alu/Mmux_out77
    SLICE_X15Y43.C1      net (fanout=3)        0.987   M_test_out[6]
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.B3      net (fanout=3)        0.882   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt_pack_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     11.895ns (5.965ns logic, 5.930ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  8.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.890ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X17Y44.B5      net (fanout=16)       0.810   test/M_state_q_FSM_FFd1_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X16Y42.D6      net (fanout=1)        1.323   test/alu/n0076[0]
    SLICE_X16Y42.D       Tilo                  0.254   test/Mmux_out19
                                                       test/alu/Mmux_out110
    SLICE_X18Y43.C4      net (fanout=2)        0.741   test/Mmux_out19
    SLICE_X18Y43.C       Tilo                  0.235   test/N83
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y43.C5      net (fanout=2)        0.680   test/N18
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.A4      net (fanout=3)        0.919   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.890ns (5.885ns logic, 6.005ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  8.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.876ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BMUX    Tshcko                0.576   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X14Y42.B3      net (fanout=15)       0.921   test/M_state_q_FSM_FFd2_2
    SLICE_X14Y42.B       Tilo                  0.235   test/M_alu_op1[1]
                                                       test/_n0184<9>1
    DSP48_X0Y10.B1       net (fanout=7)        1.091   test/M_alu_op1[1]
    DSP48_X0Y10.M0       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X16Y42.D6      net (fanout=1)        1.323   test/alu/n0076[0]
    SLICE_X16Y42.D       Tilo                  0.254   test/Mmux_out19
                                                       test/alu/Mmux_out110
    SLICE_X18Y43.C4      net (fanout=2)        0.741   test/Mmux_out19
    SLICE_X18Y43.C       Tilo                  0.235   test/N83
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y43.C5      net (fanout=2)        0.680   test/N18
    SLICE_X15Y43.C       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D5      net (fanout=1)        0.234   test/M_alu_out[7]_GND_3_o_equal_14_o<7>1
    SLICE_X15Y43.D       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y40.C2      net (fanout=3)        0.974   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y40.CLK     Tas                   0.200   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd2-In_rt_pack_2
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     11.876ns (5.912ns logic, 5.964ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  8.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.870ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X17Y44.B5      net (fanout=16)       0.810   test/M_state_q_FSM_FFd1_2
    SLICE_X17Y44.B       Tilo                  0.259   M_state_q[3]_GND_3_o_equal_21_o
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=13)       1.298   test/M_alu_op1[0]
    DSP48_X0Y10.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0076
                                                       test/alu/adder/Mmult_n0076
    SLICE_X18Y42.A1      net (fanout=1)        1.865   test/alu/n0076[4]
    SLICE_X18Y42.A       Tilo                  0.235   test/alu/adder/N14
                                                       test/alu/Mmux_out55
    SLICE_X15Y43.A6      net (fanout=3)        0.642   M_test_out[4]
    SLICE_X15Y43.A       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y43.B3      net (fanout=1)        0.780   test/N100
    SLICE_X15Y43.B       Tilo                  0.259   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y40.DX      net (fanout=4)        0.959   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_4
    -------------------------------------------------  ---------------------------
    Total                                     11.870ns (5.516ns logic, 6.354ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd1_4/CLK
  Logical resource: test/M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: test/M_state_q_FSM_FFd1_4/SR
  Logical resource: test/M_state_q_FSM_FFd2_1/SR
  Location pin: SLICE_X12Y40.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd1_4/CLK
  Logical resource: test/M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd1_4/CLK
  Logical resource: test/M_state_q_FSM_FFd2_2/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: test/M_state_q_FSM_FFd1_4/SR
  Logical resource: test/M_state_q_FSM_FFd2_2/SR
  Location pin: SLICE_X12Y40.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd1_4/CLK
  Logical resource: test/M_state_q_FSM_FFd1_2/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd1_4/CLK
  Logical resource: test/M_state_q_FSM_FFd2_3/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: test/M_state_q_FSM_FFd1_4/SR
  Logical resource: test/M_state_q_FSM_FFd2_3/SR
  Location pin: SLICE_X12Y40.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd1_4/CLK
  Logical resource: test/M_state_q_FSM_FFd1_3/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd1_4/CLK
  Logical resource: test/M_state_q_FSM_FFd1_4/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/N109/CLK
  Logical resource: test/M_counter_q_26/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.244|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35731 paths, 0 nets, and 886 connections

Design statistics:
   Minimum period:  12.244ns{1}   (Maximum frequency:  81.673MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 18 16:01:49 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



