TimeQuest Timing Analyzer report for DE0_NANO
Sat Mar 12 16:51:27 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 28. Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 31. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 32. Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Output Enable Times
 45. Minimum Output Enable Times
 46. Output Disable Times
 47. Minimum Output Disable Times
 48. Slow 1200mV 85C Model Metastability Summary
 49. Slow 1200mV 0C Model Fmax Summary
 50. Slow 1200mV 0C Model Setup Summary
 51. Slow 1200mV 0C Model Hold Summary
 52. Slow 1200mV 0C Model Recovery Summary
 53. Slow 1200mV 0C Model Removal Summary
 54. Slow 1200mV 0C Model Minimum Pulse Width Summary
 55. Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 58. Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 59. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 60. Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 63. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 64. Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 65. Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 67. Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 69. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 70. Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 73. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 74. Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Propagation Delay
 85. Minimum Propagation Delay
 86. Output Enable Times
 87. Minimum Output Enable Times
 88. Output Disable Times
 89. Minimum Output Disable Times
 90. Slow 1200mV 0C Model Metastability Summary
 91. Fast 1200mV 0C Model Setup Summary
 92. Fast 1200mV 0C Model Hold Summary
 93. Fast 1200mV 0C Model Recovery Summary
 94. Fast 1200mV 0C Model Removal Summary
 95. Fast 1200mV 0C Model Minimum Pulse Width Summary
 96. Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 99. Fast 1200mV 0C Model Setup: 'CLOCK_50'
100. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
101. Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Hold: 'CLOCK_50'
103. Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
104. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
105. Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
106. Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
108. Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
109. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
110. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
111. Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
112. Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
113. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
114. Fast 1200mV 0C Model Removal: 'CLOCK_50'
115. Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
121. Setup Times
122. Hold Times
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Propagation Delay
126. Minimum Propagation Delay
127. Output Enable Times
128. Minimum Output Enable Times
129. Output Disable Times
130. Minimum Output Disable Times
131. Fast 1200mV 0C Model Metastability Summary
132. Multicorner Timing Analysis Summary
133. Setup Times
134. Hold Times
135. Clock to Output Times
136. Minimum Clock to Output Times
137. Propagation Delay
138. Minimum Propagation Delay
139. Board Trace Model Assignments
140. Input Transition Times
141. Signal Integrity Metrics (Slow 1200mv 0c Model)
142. Signal Integrity Metrics (Slow 1200mv 85c Model)
143. Signal Integrity Metrics (Fast 1200mv 0c Model)
144. Setup Transfers
145. Hold Transfers
146. Recovery Transfers
147. Removal Transfers
148. Report TCCS
149. Report RSKM
150. Unconstrained Paths
151. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE0_NANO                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  14.3%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Mar 12 16:51:20 2016 ;
; MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.sdc            ; OK     ; Sat Mar 12 16:51:20 2016 ;
; DE0_NANO.SDC                                              ; OK     ; Sat Mar 12 16:51:20 2016 ;
+-----------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { altera_reserved_tck }                                      ;
; CLOCK_50                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;        ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0  ;        ;           ;            ; false    ; CLOCK_50 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 40.38 MHz  ; 40.38 MHz       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 45.93 MHz  ; 45.93 MHz       ; CLOCK_50                                                 ;      ;
; 79.15 MHz  ; 79.15 MHz       ; altera_reserved_tck                                      ;      ;
; 161.89 MHz ; 161.89 MHz      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.259 ; -312.728      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.033 ; -516.884      ;
; CLOCK_50                                                 ; -1.771 ; -2.382        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.186  ; 0.000         ;
; altera_reserved_tck                                      ; 43.683 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                 ; 0.308  ; 0.000         ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.318  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.343  ; 0.000         ;
; altera_reserved_tck                                      ; 0.358  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 21.365 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.103 ; -228.340      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.152 ; -4.152        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.896 ; -3.792        ;
; CLOCK_50                                                 ; 4.793  ; 0.000         ;
; altera_reserved_tck                                      ; 48.544 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.770 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.982 ; 0.000         ;
; altera_reserved_tck                                      ; 1.038 ; 0.000         ;
; CLOCK_50                                                 ; 1.243 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.733 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.738  ; 0.000         ;
; CLOCK_50                                                 ; 9.516  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.888 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.920 ; 0.000         ;
; altera_reserved_tck                                      ; 49.495 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -6.259 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.847     ; 5.581      ;
; -6.259 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.847     ; 5.581      ;
; -6.259 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.847     ; 5.581      ;
; -6.259 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.847     ; 5.581      ;
; -6.259 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.847     ; 5.581      ;
; -6.143 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.457      ;
; -6.143 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.457      ;
; -6.143 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.457      ;
; -6.143 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.457      ;
; -6.143 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.457      ;
; -6.083 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.868     ; 5.384      ;
; -6.083 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.868     ; 5.384      ;
; -6.083 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.868     ; 5.384      ;
; -6.083 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.868     ; 5.384      ;
; -6.083 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.868     ; 5.384      ;
; -6.035 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.845     ; 5.359      ;
; -6.035 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.845     ; 5.359      ;
; -6.033 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.845     ; 5.357      ;
; -6.031 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.845     ; 5.355      ;
; -6.031 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.845     ; 5.355      ;
; -6.019 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.334      ;
; -6.019 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.334      ;
; -6.019 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.334      ;
; -6.019 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.334      ;
; -6.019 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.334      ;
; -6.018 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.332      ;
; -6.018 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.332      ;
; -6.018 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.332      ;
; -6.018 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.332      ;
; -6.018 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.332      ;
; -6.013 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.984      ;
; -6.013 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.984      ;
; -6.013 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.984      ;
; -6.013 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.984      ;
; -6.013 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.984      ;
; -5.919 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.853     ; 5.235      ;
; -5.919 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.853     ; 5.235      ;
; -5.917 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.853     ; 5.233      ;
; -5.915 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.853     ; 5.231      ;
; -5.915 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.853     ; 5.231      ;
; -5.861 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.858     ; 5.172      ;
; -5.861 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.858     ; 5.172      ;
; -5.861 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.858     ; 5.172      ;
; -5.861 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.858     ; 5.172      ;
; -5.861 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.858     ; 5.172      ;
; -5.851 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.846     ; 5.174      ;
; -5.847 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.846     ; 5.170      ;
; -5.847 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.846     ; 5.170      ;
; -5.847 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.846     ; 5.170      ;
; -5.845 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.866     ; 5.148      ;
; -5.845 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.866     ; 5.148      ;
; -5.842 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.866     ; 5.145      ;
; -5.840 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.866     ; 5.143      ;
; -5.839 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 5.501      ;
; -5.839 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.866     ; 5.142      ;
; -5.837 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.507     ; 5.499      ;
; -5.794 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.853     ; 5.110      ;
; -5.794 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.853     ; 5.110      ;
; -5.792 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.853     ; 5.108      ;
; -5.790 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.853     ; 5.106      ;
; -5.790 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.853     ; 5.106      ;
; -5.789 ; max_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.760      ;
; -5.789 ; max_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.760      ;
; -5.789 ; max_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.760      ;
; -5.789 ; max_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.760      ;
; -5.789 ; max_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.760      ;
; -5.787 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.102      ;
; -5.787 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.102      ;
; -5.787 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.102      ;
; -5.787 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.102      ;
; -5.787 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.102      ;
; -5.782 ; max_read_addr[21] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.753      ;
; -5.782 ; max_read_addr[21] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.753      ;
; -5.782 ; max_read_addr[21] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.753      ;
; -5.782 ; max_read_addr[21] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.753      ;
; -5.782 ; max_read_addr[21] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.753      ;
; -5.781 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.852     ; 5.098      ;
; -5.781 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.852     ; 5.098      ;
; -5.779 ; max_read_addr[13] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.093      ;
; -5.779 ; max_read_addr[13] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.093      ;
; -5.779 ; max_read_addr[13] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.093      ;
; -5.779 ; max_read_addr[13] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.093      ;
; -5.779 ; max_read_addr[13] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.855     ; 5.093      ;
; -5.778 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.852     ; 5.095      ;
; -5.776 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.852     ; 5.093      ;
; -5.775 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.196     ; 4.748      ;
; -5.775 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.196     ; 4.748      ;
; -5.775 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.852     ; 5.092      ;
; -5.772 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.196     ; 4.745      ;
; -5.770 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.196     ; 4.743      ;
; -5.769 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.196     ; 4.742      ;
; -5.759 ; max_read_addr[19] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.730      ;
; -5.759 ; max_read_addr[19] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.730      ;
; -5.759 ; max_read_addr[19] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.730      ;
; -5.759 ; max_read_addr[19] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.730      ;
; -5.759 ; max_read_addr[19] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.198     ; 4.730      ;
; -5.735 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.050      ;
; -5.731 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.046      ;
; -5.731 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.046      ;
; -5.731 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 5.046      ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -5.033 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a14~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.542     ; 4.085      ;
; -4.963 ; current_img[2]                        ; max_read_addr[23]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.992      ;
; -4.916 ; current_img[1]                        ; max_read_addr[23]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.944      ;
; -4.872 ; current_img[2]                        ; max_read_addr[22]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.901      ;
; -4.853 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a13~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.545     ; 3.902      ;
; -4.841 ; current_img[0]                        ; max_read_addr[23]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.869      ;
; -4.838 ; current_img[2]                        ; max_read_addr[21]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.867      ;
; -4.831 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.550     ; 3.875      ;
; -4.828 ; current_img[3]                        ; max_read_addr[23]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.857      ;
; -4.809 ; current_img[0]                        ; max_read_addr[22]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.837      ;
; -4.798 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a8~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.550     ; 3.842      ;
; -4.791 ; current_img[1]                        ; max_read_addr[21]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.819      ;
; -4.785 ; current_img[1]                        ; max_read_addr[22]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.813      ;
; -4.783 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.548     ; 3.829      ;
; -4.783 ; current_img[3]                        ; max_read_addr[22]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.812      ;
; -4.765 ; MySPI:MySPI_instance|draw_type[4]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.823      ;
; -4.760 ; MySPI:MySPI_instance|draw_type[7]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.818      ;
; -4.756 ; current_img[2]                        ; max_read_addr[20]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.785      ;
; -4.749 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a10~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.547     ; 3.796      ;
; -4.716 ; current_img[0]                        ; max_read_addr[21]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.744      ;
; -4.710 ; current_img[2]                        ; max_read_addr[19]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.739      ;
; -4.703 ; current_img[3]                        ; max_read_addr[21]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.732      ;
; -4.693 ; current_img[0]                        ; max_read_addr[20]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.721      ;
; -4.668 ; MySPI:MySPI_instance|draw_type[0]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.726      ;
; -4.667 ; current_img[3]                        ; max_read_addr[20]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.696      ;
; -4.663 ; current_img[1]                        ; max_read_addr[19]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.691      ;
; -4.657 ; current_img[1]                        ; max_read_addr[20]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.685      ;
; -4.646 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a6~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.536     ; 3.704      ;
; -4.644 ; current_img[2]                        ; base_read_addr[18]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.862     ; 3.343      ;
; -4.640 ; current_img[2]                        ; max_read_addr[18]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.669      ;
; -4.625 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a4~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.534     ; 3.685      ;
; -4.622 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a22~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.536     ; 3.680      ;
; -4.619 ; MySPI:MySPI_instance|draw_type[6]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.677      ;
; -4.612 ; MySPI:MySPI_instance|ImgNum[2]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.670      ;
; -4.608 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[2]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.918     ; 3.251      ;
; -4.606 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[3]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.918     ; 3.249      ;
; -4.606 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[5]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.918     ; 3.249      ;
; -4.606 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[6]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.918     ; 3.249      ;
; -4.605 ; MySPI:MySPI_instance|ImgNum[3]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.663      ;
; -4.597 ; current_img[1]                        ; base_read_addr[18]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.863     ; 3.295      ;
; -4.595 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[0]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.916     ; 3.240      ;
; -4.592 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[1]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.916     ; 3.237      ;
; -4.592 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.916     ; 3.237      ;
; -4.592 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[7]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.916     ; 3.237      ;
; -4.592 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.543     ; 3.643      ;
; -4.589 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[7]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.917     ; 3.233      ;
; -4.588 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[0]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.917     ; 3.232      ;
; -4.588 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[4]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.917     ; 3.232      ;
; -4.588 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a1~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.543     ; 3.639      ;
; -4.588 ; current_img[0]                        ; max_read_addr[19]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.616      ;
; -4.579 ; current_img[2]                        ; max_read_addr[17]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.608      ;
; -4.579 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.536     ; 3.637      ;
; -4.577 ; current_img[0]                        ; max_read_addr[18]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.605      ;
; -4.570 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a23~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.542     ; 3.622      ;
; -4.552 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.547     ; 3.599      ;
; -4.542 ; counter_pix[10]                       ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.507     ; 3.596      ;
; -4.532 ; current_img[1]                        ; max_read_addr[17]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.560      ;
; -4.529 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.555     ; 3.568      ;
; -4.529 ; MySPI:MySPI_instance|draw_type[3]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.587      ;
; -4.526 ; current_img[1]                        ; max_read_addr[18]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.533     ; 3.554      ;
; -4.522 ; current_img[0]                        ; base_read_addr[18]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.863     ; 3.220      ;
; -4.520 ; MySPI:MySPI_instance|draw_type[5]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.578      ;
; -4.494 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.546     ; 3.542      ;
; -4.481 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[4]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.888     ; 3.154      ;
; -4.478 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[1]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.888     ; 3.151      ;
; -4.478 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[5]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.888     ; 3.151      ;
; -4.478 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[6]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.888     ; 3.151      ;
; -4.466 ; MySPI:MySPI_instance|ImgNum[7]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.524      ;
; -4.465 ; current_img[2]                        ; max_read_addr[16]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.859     ; 3.167      ;
; -4.458 ; MySPI:MySPI_instance|ImgNum[1]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.516      ;
; -4.458 ; MySPI:MySPI_instance|ImgNum[5]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.516      ;
; -4.453 ; MySPI:MySPI_instance|draw_type[4]     ; wait_dly                                                                                                                                                  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.511      ;
; -4.453 ; current_img[3]                        ; max_read_addr[19]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.482      ;
; -4.452 ; counter_pix[9]                        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.507     ; 3.506      ;
; -4.448 ; MySPI:MySPI_instance|draw_type[7]     ; wait_dly                                                                                                                                                  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.506      ;
; -4.447 ; current_img[2]                        ; base_read_addr[22]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.858     ; 3.150      ;
; -4.437 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_blue[2]                                                                                                           ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.915     ; 3.083      ;
; -4.435 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_blue[1]                                                                                                           ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.915     ; 3.081      ;
; -4.428 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_blue[6]                                                                                                           ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.915     ; 3.074      ;
; -4.420 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.551     ; 3.463      ;
; -4.420 ; MySPI:MySPI_instance|draw_type[1]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.478      ;
; -4.410 ; current_img[3]                        ; max_read_addr[18]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.439      ;
; -4.401 ; current_img[2]                        ; base_read_addr[21]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.491     ; 3.471      ;
; -4.400 ; current_img[1]                        ; base_read_addr[22]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.859     ; 3.102      ;
; -4.397 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.543     ; 3.448      ;
; -4.387 ; current_img[3]                        ; base_read_addr[18]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.862     ; 3.086      ;
; -4.363 ; MySPI:MySPI_instance|draw_type[2]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.421      ;
; -4.356 ; current_img[2]                        ; base_read_addr[20]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.491     ; 3.426      ;
; -4.356 ; MySPI:MySPI_instance|ImgNum[0]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.414      ;
; -4.356 ; MySPI:MySPI_instance|draw_type[0]     ; wait_dly                                                                                                                                                  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 3.414      ;
; -4.351 ; current_img[2]                        ; base_read_addr[17]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.520     ; 3.392      ;
; -4.351 ; counter_pix[2]                        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.507     ; 3.405      ;
; -4.339 ; current_img[1]                        ; max_read_addr[16]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.860     ; 3.040      ;
; -4.338 ; current_img[0]                        ; base_read_addr[21]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.492     ; 3.407      ;
; -4.325 ; current_img[3]                        ; base_read_addr[21]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.491     ; 3.395      ;
; -4.322 ; current_img[3]                        ; max_read_addr[17]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.351      ;
; -4.320 ; current_img[2]                        ; base_read_addr[23]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.532     ; 3.349      ;
; -4.318 ; current_img[0]                        ; base_read_addr[22]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.859     ; 3.020      ;
; -4.316 ; counter_pix[14]                       ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.507     ; 3.370      ;
; -4.309 ; current_img[1]                        ; base_read_addr[20]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.492     ; 3.378      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.771 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 22.063     ;
; -1.581 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 21.873     ;
; -1.539 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 21.831     ;
; -0.611 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 20.903     ;
; -0.421 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 20.713     ;
; -0.379 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 20.671     ;
; 0.031  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 20.261     ;
; 0.541  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 19.398     ;
; 0.731  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 19.208     ;
; 0.773  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 19.166     ;
; 1.191  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 19.101     ;
; 1.880  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 18.412     ;
; 2.343  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 17.596     ;
; 2.542  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 17.397     ;
; 2.732  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 17.207     ;
; 2.774  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 17.165     ;
; 3.040  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 17.252     ;
; 3.616  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 16.678     ;
; 4.192  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.747     ;
; 4.344  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.595     ;
; 4.539  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.400     ;
; 4.729  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.210     ;
; 4.771  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 15.168     ;
; 4.776  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 15.518     ;
; 5.372  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 14.922     ;
; 5.928  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 14.013     ;
; 6.193  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.746     ;
; 6.341  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.598     ;
; 6.514  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.425     ;
; 6.532  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.299      ; 13.762     ;
; 6.549  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.158      ; 3.604      ;
; 6.704  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.235     ;
; 6.746  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 13.193     ;
; 6.894  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 3.260      ;
; 6.894  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 3.260      ;
; 6.919  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 3.235      ;
; 6.930  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][4] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 13.358     ;
; 7.148  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.158      ; 3.005      ;
; 7.148  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.158      ; 3.005      ;
; 7.148  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.158      ; 3.005      ;
; 7.148  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.158      ; 3.005      ;
; 7.148  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.158      ; 3.005      ;
; 7.225  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.480      ; 3.283      ;
; 7.225  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.480      ; 3.283      ;
; 7.226  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.484      ; 3.286      ;
; 7.232  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 2.922      ;
; 7.236  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 2.918      ;
; 7.331  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 2.823      ;
; 7.331  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 2.823      ;
; 7.331  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 2.823      ;
; 7.331  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 2.823      ;
; 7.331  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 2.823      ;
; 7.331  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 2.823      ;
; 7.400  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 2.754      ;
; 7.475  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 2.680      ;
; 7.475  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 2.680      ;
; 7.475  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 2.680      ;
; 7.684  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.257     ;
; 7.711  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 2.443      ;
; 7.877  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 12.060     ;
; 7.929  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 12.012     ;
; 8.067  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 11.870     ;
; 8.090  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][4] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 12.198     ;
; 8.109  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 11.828     ;
; 8.190  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.749     ;
; 8.316  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.623     ;
; 9.111  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 11.177     ;
; 9.242  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][4] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 10.693     ;
; 9.251  ; MySPI:MySPI_instance|Red[1]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.287      ;
; 9.256  ; MySPI:MySPI_instance|Red[7]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.282      ;
; 9.259  ; MySPI:MySPI_instance|Red[3]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.279      ;
; 9.263  ; MySPI:MySPI_instance|Red[4]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.275      ;
; 9.265  ; MySPI:MySPI_instance|Red[0]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.273      ;
; 9.269  ; MySPI:MySPI_instance|Red[5]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.269      ;
; 9.282  ; MySPI:MySPI_instance|Red[2]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.256      ;
; 9.299  ; MySPI:MySPI_instance|Red[6]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.239      ;
; 9.328  ; MySPI:MySPI_instance|Green[3]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.207      ;
; 9.527  ; MySPI:MySPI_instance|Blue[5]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.008      ;
; 9.531  ; MySPI:MySPI_instance|Green[5]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.004      ;
; 9.541  ; MySPI:MySPI_instance|Blue[0]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.994      ;
; 9.541  ; MySPI:MySPI_instance|Blue[6]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.994      ;
; 9.552  ; MySPI:MySPI_instance|Blue[2]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.983      ;
; 9.560  ; MySPI:MySPI_instance|Blue[4]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.975      ;
; 9.562  ; MySPI:MySPI_instance|Green[1]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.973      ;
; 9.562  ; MySPI:MySPI_instance|Green[4]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.973      ;
; 9.568  ; MySPI:MySPI_instance|Green[0]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.967      ;
; 9.569  ; MySPI:MySPI_instance|Green[2]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.966      ;
; 9.570  ; MySPI:MySPI_instance|Blue[1]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.965      ;
; 9.571  ; MySPI:MySPI_instance|Green[7]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.964      ;
; 9.576  ; MySPI:MySPI_instance|Blue[7]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.959      ;
; 9.582  ; MySPI:MySPI_instance|Blue[3]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.953      ;
; 9.583  ; MySPI:MySPI_instance|Green[6]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 0.952      ;
; 9.679  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 10.258     ;
; 9.685  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 10.256     ;
; 9.926  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 10.015     ;
; 10.165 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.774      ;
; 10.271 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 10.017     ;
; 10.530 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.401      ;
; 10.720 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.211      ;
; 10.762 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 9.169      ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.186 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.167     ; 5.743      ;
; 4.206 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.167     ; 5.723      ;
; 4.259 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.167     ; 5.670      ;
; 4.834 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.167     ; 5.095      ;
; 4.913 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.167     ; 5.016      ;
; 5.000 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.167     ; 4.929      ;
; 5.133 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.167     ; 4.796      ;
; 5.519 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.167     ; 4.410      ;
; 5.744 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.167     ; 4.185      ;
; 7.890 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.167     ; 2.039      ;
; 8.250 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.167     ; 1.679      ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.683 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.507      ;
; 43.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 6.408      ;
; 43.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 6.355      ;
; 44.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 6.167      ;
; 44.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 6.065      ;
; 44.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 5.952      ;
; 44.433 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.756      ;
; 45.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 4.953      ;
; 45.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 4.923      ;
; 45.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.898      ;
; 45.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 4.906      ;
; 45.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 4.734      ;
; 45.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 4.725      ;
; 45.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 4.716      ;
; 45.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.639      ;
; 45.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 4.633      ;
; 45.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 4.499      ;
; 45.736 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 4.467      ;
; 45.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.347      ;
; 46.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.944      ;
; 46.891 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.306      ;
; 47.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 2.984      ;
; 47.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.891      ;
; 47.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.613      ;
; 47.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.510      ;
; 47.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.515      ;
; 47.861 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.321      ;
; 49.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 0.902      ;
; 94.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.280      ;
; 94.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.181      ;
; 94.763 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.151      ;
; 94.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.141      ;
; 94.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.139      ;
; 94.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.042      ;
; 94.881 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.040      ;
; 94.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.005      ;
; 94.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.005      ;
; 94.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.940      ;
; 95.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.869      ;
; 95.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.869      ;
; 95.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.869      ;
; 95.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.869      ;
; 95.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.869      ;
; 95.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.869      ;
; 95.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.861      ;
; 95.119 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.801      ;
; 95.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.799      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.775      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.775      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.775      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.775      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.775      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.775      ;
; 95.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.748      ;
; 95.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.715      ;
; 95.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.715      ;
; 95.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.703      ;
; 95.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.704      ;
; 95.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.704      ;
; 95.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.704      ;
; 95.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.704      ;
; 95.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.704      ;
; 95.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.704      ;
; 95.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.704      ;
; 95.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.704      ;
; 95.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.704      ;
; 95.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.704      ;
; 95.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.658      ;
; 95.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.658      ;
; 95.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.658      ;
; 95.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.658      ;
; 95.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.658      ;
; 95.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.658      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.610      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.610      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.610      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.610      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.610      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.610      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.610      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.610      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.610      ;
; 95.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.610      ;
; 95.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.602      ;
; 95.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.602      ;
; 95.392 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.529      ;
; 95.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.501      ;
; 95.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.501      ;
; 95.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.501      ;
; 95.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.501      ;
; 95.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.501      ;
; 95.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.481      ;
; 95.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.481      ;
; 95.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.481      ;
; 95.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.481      ;
; 95.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.481      ;
; 95.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.481      ;
; 95.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.481      ;
; 95.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.481      ;
; 95.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.481      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.308 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.888      ;
; 0.317 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.897      ;
; 0.317 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.898      ;
; 0.331 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.910      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.923      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; touch_buffer:touch_buffer_east|active                                                                                                                                                                 ; touch_buffer:touch_buffer_east|active                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                              ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                              ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; touch_buffer:touch_buffer_west|active                                                                                                                                                                 ; touch_buffer:touch_buffer_west|active                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hold_buffer:hold_buffer_tchrdy|count[25]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[25]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hold_buffer:hold_buffer_tchrdy|count[26]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[26]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hold_buffer:hold_buffer_tchrdy|count[28]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[28]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hold_buffer:hold_buffer_tchrdy|count[29]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[29]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hold_buffer:hold_buffer_tchrdy|count[30]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[30]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hold_buffer:hold_buffer_tchrdy|count[31]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[31]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                            ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                  ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; hold_buffer:hold_buffer_tchrdy|active                                                                                                                                                                 ; hold_buffer:hold_buffer_tchrdy|active                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.371 ; MySPI:MySPI_instance|SPI_state.S_Wait                                                                                                                                                                 ; MySPI:MySPI_instance|SPI_state.S_Addr                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.590      ;
; 0.371 ; i2c_touch_config:i2c_touch_config_inst|read_data[1][7]                                                                                                                                                ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; i2c_touch_config:i2c_touch_config_inst|read_data[1][5]                                                                                                                                                ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.376 ; MySPI:MySPI_instance|sdram_write_load0                                                                                                                                                                ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.597      ;
; 0.380 ; MySPI:MySPI_instance|SPI_address[5]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_address[6]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                              ; MySPI:MySPI_instance|SPI_state.S_End                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.387 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.607      ;
; 0.393 ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; MySPI:MySPI_instance|SPI_data[1]                                                                                                                                                                      ; MySPI:MySPI_instance|SPI_data[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|read_data[30][7]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.398 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.617      ;
; 0.399 ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.620      ;
; 0.401 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|read_data[30][3]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.620      ;
; 0.401 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|read_data[30][2]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.620      ;
; 0.401 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|read_data[30][1]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.620      ;
; 0.401 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.620      ;
; 0.401 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.621      ;
; 0.401 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.621      ;
; 0.402 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.621      ;
; 0.403 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.622      ;
; 0.403 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.623      ;
; 0.410 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.630      ;
; 0.427 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.646      ;
; 0.429 ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.648      ;
; 0.430 ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.649      ;
; 0.430 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.649      ;
; 0.442 ; MySPI:MySPI_instance|SPI_address[1]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_address[2]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.661      ;
; 0.451 ; MySPI:MySPI_instance|SPI_address[2]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_address[3]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.670      ;
; 0.485 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.704      ;
; 0.486 ; MySPI:MySPI_instance|SPI_state.S_Data_00                                                                                                                                                              ; MySPI:MySPI_instance|SPI_state.S_Data_01                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.705      ;
; 0.498 ; MySPI:MySPI_instance|SPI_data[5]                                                                                                                                                                      ; MySPI:MySPI_instance|SPI_data[6]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.717      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.318 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.886      ;
; 0.323 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.890      ;
; 0.324 ; sdram_control:sdram_control_inst|mDATAOUT[12]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.895      ;
; 0.333 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.900      ;
; 0.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.902      ;
; 0.339 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.906      ;
; 0.350 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.918      ;
; 0.357 ; max_read_addr[6]                                                                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]~_emulated                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.047     ; 0.618      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.593      ;
; 0.360 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.930      ;
; 0.362 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.370 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.372 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                                              ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                                               ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                             ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.380 ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.598      ;
; 0.382 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.602      ;
; 0.386 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.389 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.392 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.397 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.616      ;
; 0.397 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.616      ;
; 0.399 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.401 ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.619      ;
; 0.402 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.444 ; max_read_addr[11]                                                                                                                                                                                     ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]~_emulated                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.039     ; 0.713      ;
; 0.447 ; base_read_addr[7]                                                                                                                                                                                     ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.041     ; 0.714      ;
; 0.451 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.670      ;
; 0.451 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.670      ;
; 0.451 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.670      ;
; 0.452 ; base_read_addr[11]                                                                                                                                                                                    ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.041     ; 0.719      ;
; 0.452 ; base_read_addr[12]                                                                                                                                                                                    ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.041     ; 0.719      ;
; 0.452 ; max_read_addr[13]                                                                                                                                                                                     ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]~_emulated                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.039     ; 0.721      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.343 ; loading                                                                                                                                                                                               ; loading                                                                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; wait_dly                                                                                                                                                                                              ; wait_dly                                                                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.359 ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                        ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.592      ;
; 0.360 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.592      ;
; 0.364 ; counter_dly[5]                                                                                                                                                                                        ; counter_dly[5]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.372 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.373 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.376 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.882      ;
; 0.378 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.884      ;
; 0.393 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.899      ;
; 0.397 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.615      ;
; 0.400 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.906      ;
; 0.423 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.929      ;
; 0.495 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.713      ;
; 0.501 ; mtl_controller:mtl_controller_inst|read_blue[0]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.734      ;
; 0.501 ; mtl_controller:mtl_controller_inst|read_red[6]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.735      ;
; 0.502 ; mtl_controller:mtl_controller_inst|read_blue[4]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.735      ;
; 0.502 ; mtl_controller:mtl_controller_inst|read_blue[3]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.735      ;
; 0.503 ; mtl_controller:mtl_controller_inst|read_blue[7]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.736      ;
; 0.503 ; mtl_controller:mtl_controller_inst|read_blue[5]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.736      ;
; 0.503 ; mtl_controller:mtl_controller_inst|read_green[0]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.736      ;
; 0.503 ; mtl_controller:mtl_controller_inst|read_red[3]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.736      ;
; 0.505 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.737      ;
; 0.509 ; mtl_controller:mtl_controller_inst|read_green[4]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.742      ;
; 0.512 ; mtl_controller:mtl_controller_inst|read_green[7]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.745      ;
; 0.516 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.734      ;
; 0.534 ; mtl_controller:mtl_controller_inst|read_red[5]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.757      ;
; 0.537 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.755      ;
; 0.538 ; mtl_controller:mtl_controller_inst|read_red[4]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.761      ;
; 0.538 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.756      ;
; 0.538 ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.742      ;
; 0.545 ; counter_dly[4]                                                                                                                                                                                        ; counter_dly[4]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.778      ;
; 0.547 ; counter_dly[3]                                                                                                                                                                                        ; counter_dly[3]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.780      ;
; 0.547 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.765      ;
; 0.548 ; counter_dly[2]                                                                                                                                                                                        ; counter_dly[2]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.781      ;
; 0.550 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.555 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.558 ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.559 ; counter_dly[1]                                                                                                                                                                                        ; counter_dly[1]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.792      ;
; 0.560 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.568 ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.801      ;
; 0.569 ; counter_dly[0]                                                                                                                                                                                        ; counter_dly[0]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.802      ;
; 0.570 ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.803      ;
; 0.574 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.807      ;
; 0.575 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.808      ;
; 0.590 ; wait_dly                                                                                                                                                                                              ; loading                                                                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.824      ;
; 0.596 ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.829      ;
; 0.615 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.195      ;
; 0.618 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.198      ;
; 0.620 ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; mtl_controller:mtl_controller_inst|read_green[2]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.853      ;
; 0.620 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.838      ;
; 0.634 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.853      ;
; 0.661 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.164      ;
; 0.662 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.152      ;
; 0.672 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.173      ;
; 0.672 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.175      ;
; 0.673 ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                        ; mtl_controller:mtl_controller_inst|read_green[2]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.257      ;
; 0.673 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.163      ;
; 0.676 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.166      ;
; 0.695 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.196      ;
; 0.696 ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.909      ;
; 0.724 ; mtl_controller:mtl_controller_inst|read_green[1]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.289     ; 0.592      ;
; 0.725 ; mtl_controller:mtl_controller_inst|read_blue[6]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.289     ; 0.593      ;
; 0.725 ; mtl_controller:mtl_controller_inst|read_green[5]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.592      ;
; 0.725 ; mtl_controller:mtl_controller_inst|read_red[0]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.289     ; 0.593      ;
; 0.726 ; mtl_controller:mtl_controller_inst|read_blue[1]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.593      ;
; 0.726 ; mtl_controller:mtl_controller_inst|read_green[6]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.593      ;
; 0.726 ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.289     ; 0.594      ;
; 0.727 ; mtl_controller:mtl_controller_inst|read_blue[2]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.594      ;
; 0.727 ; mtl_controller:mtl_controller_inst|read_red[7]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.594      ;
; 0.727 ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                                ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.594      ;
; 0.732 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.950      ;
; 0.748 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.314     ; 0.591      ;
; 0.750 ; mtl_controller:mtl_controller_inst|read_red[1]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.314     ; 0.593      ;
; 0.750 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.314     ; 0.593      ;
; 0.751 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.314     ; 0.594      ;
; 0.758 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.248      ;
; 0.766 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.999      ;
; 0.766 ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.999      ;
; 0.770 ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.637      ;
; 0.775 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.287     ; 0.645      ;
; 0.793 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.011      ;
; 0.797 ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                          ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.030      ;
; 0.799 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.017      ;
; 0.800 ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                          ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.033      ;
; 0.800 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.018      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.589      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.886      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 21.365 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.171      ; 1.511      ;
; 21.729 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.171      ; 1.875      ;
; 22.358 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.171      ; 2.504      ;
; 22.401 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.171      ; 2.547      ;
; 22.406 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.171      ; 2.552      ;
; 22.408 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.171      ; 2.554      ;
; 22.535 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.171      ; 2.681      ;
; 22.554 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.171      ; 2.700      ;
; 22.778 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.171      ; 2.924      ;
; 22.823 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.171      ; 2.969      ;
; 22.842 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.171      ; 2.988      ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -5.103 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.254     ; 3.410      ;
; -5.103 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.254     ; 3.410      ;
; -4.659 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.169     ; 3.051      ;
; -4.659 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.169     ; 3.051      ;
; -4.541 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.269     ; 2.833      ;
; -4.541 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.267     ; 2.835      ;
; -4.541 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.267     ; 2.835      ;
; -4.541 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.266     ; 2.836      ;
; -4.540 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.266     ; 2.835      ;
; -4.540 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.267     ; 2.834      ;
; -4.540 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.267     ; 2.834      ;
; -4.540 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.266     ; 2.835      ;
; -4.540 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.267     ; 2.834      ;
; -4.540 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.269     ; 2.832      ;
; -4.540 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.269     ; 2.832      ;
; -4.530 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 2.827      ;
; -4.529 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.264     ; 2.826      ;
; -4.485 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.169     ; 2.877      ;
; -4.485 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.169     ; 2.877      ;
; -4.217 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.169     ; 2.609      ;
; -4.217 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.169     ; 2.609      ;
; -4.208 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 2.836      ;
; -4.208 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oVD                                                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 2.836      ;
; -4.191 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.169     ; 2.583      ;
; -4.191 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.169     ; 2.583      ;
; -4.190 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.915     ; 2.836      ;
; -4.190 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.915     ; 2.836      ;
; -4.190 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.918     ; 2.833      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.925     ; 2.825      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.925     ; 2.825      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.925     ; 2.825      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.925     ; 2.825      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.925     ; 2.825      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.925     ; 2.825      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.925     ; 2.825      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.925     ; 2.825      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.925     ; 2.825      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.925     ; 2.825      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.925     ; 2.825      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.836      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[6]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.836      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[7]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.836      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[8]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.836      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.914     ; 2.836      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.915     ; 2.835      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.918     ; 2.832      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.918     ; 2.832      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.917     ; 2.833      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.916     ; 2.834      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.915     ; 2.835      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.915     ; 2.835      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.915     ; 2.835      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.915     ; 2.835      ;
; -4.189 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.915     ; 2.835      ;
; -4.180 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.905     ; 2.836      ;
; -4.180 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.905     ; 2.836      ;
; -4.180 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.905     ; 2.836      ;
; -4.180 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.905     ; 2.836      ;
; -4.180 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.905     ; 2.836      ;
; -4.177 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.912     ; 2.826      ;
; -4.154 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.888     ; 2.827      ;
; -3.984 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.169     ; 2.376      ;
; -3.984 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.169     ; 2.376      ;
; -3.754 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.169     ; 2.146      ;
; -3.754 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.169     ; 2.146      ;
; 27.195 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.219      ;
; 27.195 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.219      ;
; 27.195 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.219      ;
; 27.195 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.219      ;
; 27.195 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.219      ;
; 27.195 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.219      ;
; 27.195 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.219      ;
; 27.195 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.219      ;
; 27.297 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.185      ; 3.219      ;
; 27.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.179      ; 2.956      ;
; 27.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.179      ; 2.956      ;
; 27.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.179      ; 2.956      ;
; 27.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.179      ; 2.956      ;
; 27.486 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.178      ; 2.924      ;
; 27.486 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.178      ; 2.924      ;
; 27.486 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.178      ; 2.924      ;
; 27.486 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.178      ; 2.924      ;
; 27.486 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.178      ; 2.924      ;
; 27.486 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.178      ; 2.924      ;
; 27.486 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.178      ; 2.924      ;
; 27.486 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.178      ; 2.924      ;
; 27.526 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 2.987      ;
; 27.563 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.082     ; 2.653      ;
; 27.563 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.082     ; 2.653      ;
; 27.572 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.181      ; 2.940      ;
; 27.721 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.167      ; 2.678      ;
; 27.721 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.167      ; 2.678      ;
; 27.721 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.167      ; 2.678      ;
; 27.721 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.167      ; 2.678      ;
; 27.802 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.170      ; 2.699      ;
; 27.895 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.250      ; 2.653      ;
; 27.895 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.250      ; 2.653      ;
; 27.895 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.250      ; 2.653      ;
; 27.895 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.250      ; 2.653      ;
; 27.895 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.250      ; 2.653      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -4.152 ; reset_delay:reset_delay_inst|cont[26] ; mapController:mapController_inst|tileLoad ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.404        ; -1.923     ; 2.588      ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.896 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.527     ; 1.538      ;
; -1.896 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.527     ; 1.538      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.033  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.200      ;
; 2.047  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.186      ;
; 2.047  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.186      ;
; 2.047  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.186      ;
; 2.047  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.186      ;
; 2.047  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.186      ;
; 2.047  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.186      ;
; 2.047  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.186      ;
; 2.047  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.186      ;
; 2.047  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.186      ;
; 2.047  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.186      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.720     ; 5.168      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.720     ; 5.168      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.720     ; 5.168      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.720     ; 5.168      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.720     ; 5.168      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.720     ; 5.168      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.720     ; 5.168      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.720     ; 5.168      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.720     ; 5.168      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.720     ; 5.168      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.720     ; 5.168      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.720     ; 5.168      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]~_emulated                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.733     ; 5.155      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.716     ; 5.172      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.174      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[20]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.732     ; 5.156      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.732     ; 5.156      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[22]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.732     ; 5.156      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[23]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.732     ; 5.156      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.716     ; 5.172      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.716     ; 5.172      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.716     ; 5.172      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.715     ; 5.173      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.716     ; 5.172      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.716     ; 5.172      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.716     ; 5.172      ;
; 2.057  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.716     ; 5.172      ;
; 2.068  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.714     ; 5.163      ;
; 2.068  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.165      ;
; 2.068  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.165      ;
; 2.068  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.165      ;
; 2.068  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.165      ;
; 2.068  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.165      ;
; 2.068  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.165      ;
; 2.068  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.165      ;
; 2.068  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.165      ;
; 2.068  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.165      ;
; 2.068  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.712     ; 5.165      ;
; 2.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.717     ; 5.159      ;
; 2.069  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.717     ; 5.159      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.793  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.241     ; 4.961      ;
; 5.051  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.243     ; 4.701      ;
; 5.237  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 4.602      ;
; 5.411  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 4.428      ;
; 5.495  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.158     ; 4.342      ;
; 5.669  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.158     ; 4.168      ;
; 5.679  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 4.160      ;
; 5.705  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 4.134      ;
; 5.912  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 3.927      ;
; 5.937  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.158     ; 3.900      ;
; 5.963  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.158     ; 3.874      ;
; 6.142  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.156     ; 3.697      ;
; 6.170  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.158     ; 3.667      ;
; 6.400  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.158     ; 3.437      ;
; 7.172  ; MySPI:MySPI_instance|sdram_write_load ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.188      ; 3.011      ;
; 7.430  ; MySPI:MySPI_instance|sdram_write_load ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.186      ; 2.751      ;
; 16.678 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.474     ; 2.843      ;
; 16.678 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.474     ; 2.843      ;
; 16.678 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.474     ; 2.843      ;
; 16.678 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.474     ; 2.843      ;
; 16.678 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.474     ; 2.843      ;
; 16.678 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.474     ; 2.843      ;
; 16.678 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.474     ; 2.843      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.475     ; 2.841      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.475     ; 2.841      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.473     ; 2.843      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.473     ; 2.843      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.473     ; 2.843      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.473     ; 2.843      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.473     ; 2.843      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.485     ; 2.831      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.473     ; 2.843      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.485     ; 2.831      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.485     ; 2.831      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.489     ; 2.827      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.485     ; 2.831      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.485     ; 2.831      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.475     ; 2.841      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.485     ; 2.831      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.485     ; 2.831      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.485     ; 2.831      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.485     ; 2.831      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.485     ; 2.831      ;
; 16.679 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.840      ;
; 16.680 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.483     ; 2.832      ;
; 16.684 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 2.831      ;
; 16.684 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.486     ; 2.825      ;
; 16.684 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 2.831      ;
; 16.684 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 2.831      ;
; 16.684 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 2.831      ;
; 16.684 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 2.831      ;
; 16.684 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 2.831      ;
; 16.684 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 2.831      ;
; 16.684 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 2.831      ;
; 16.684 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 2.831      ;
; 16.684 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 2.831      ;
; 16.684 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.480     ; 2.831      ;
; 16.685 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 2.831      ;
; 16.685 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 2.831      ;
; 16.685 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 2.831      ;
; 16.685 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 2.831      ;
; 16.685 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 2.831      ;
; 16.685 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 2.831      ;
; 16.685 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 2.831      ;
; 16.685 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 2.831      ;
; 16.685 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.486     ; 2.824      ;
; 16.686 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.833      ;
; 16.686 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.476     ; 2.833      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 1.654      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.478      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.475      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.461      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.461      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.461      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.461      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.461      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.461      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.461      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.461      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.461      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.461      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.466      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.466      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.466      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.466      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.466      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.466      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.466      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.466      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.466      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.466      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.464      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.464      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.464      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.464      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.464      ;
; 96.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.464      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.465      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.461      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.461      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.461      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.461      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.461      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.461      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.461      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.461      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.463      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
; 96.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.462      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.770 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.316      ; 1.394      ;
; 0.770 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.316      ; 1.394      ;
; 1.827 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.690      ;
; 1.827 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.690      ;
; 1.827 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.690      ;
; 1.827 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.690      ;
; 1.827 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.690      ;
; 1.827 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.690      ;
; 1.827 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.690      ;
; 2.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 1.944      ;
; 2.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 1.944      ;
; 2.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 1.944      ;
; 2.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 1.944      ;
; 2.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 1.944      ;
; 2.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 1.944      ;
; 2.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 1.944      ;
; 2.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 1.944      ;
; 2.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 1.944      ;
; 2.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 1.944      ;
; 2.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 1.944      ;
; 2.082 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.295     ; 1.944      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 1.958      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 1.958      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.097 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 1.960      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.119 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.297     ; 1.979      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.592 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.296     ; 2.453      ;
; 2.597 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.460      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 2.649 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.294     ; 2.512      ;
; 3.293 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.756     ; 1.794      ;
; 3.293 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.756     ; 1.794      ;
; 3.555 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.756     ; 2.056      ;
; 3.555 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.756     ; 2.056      ;
; 3.641 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 2.414      ;
; 3.774 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.756     ; 2.275      ;
; 3.774 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.756     ; 2.275      ;
; 3.972 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.756     ; 2.473      ;
; 3.972 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.756     ; 2.473      ;
; 3.977 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 2.414      ;
; 3.977 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 2.414      ;
; 3.977 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 2.414      ;
; 3.977 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 2.414      ;
; 3.977 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 2.414      ;
; 3.977 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 2.414      ;
; 3.977 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 2.414      ;
; 3.977 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 2.414      ;
; 3.977 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 2.414      ;
; 3.977 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 2.414      ;
; 3.977 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 2.414      ;
; 3.977 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.820     ; 2.414      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.547      ;
; 0.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.547      ;
; 0.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.547      ;
; 0.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.547      ;
; 0.982 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.547      ;
; 1.096 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.691      ;
; 1.096 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.691      ;
; 1.096 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.691      ;
; 1.096 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.691      ;
; 1.096 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.691      ;
; 1.096 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.691      ;
; 1.096 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.691      ;
; 1.174 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.394      ;
; 1.174 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.394      ;
; 1.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.547      ;
; 1.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.547      ;
; 1.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.547      ;
; 1.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.547      ;
; 1.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.547      ;
; 1.345 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.547      ;
; 1.487 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.691      ;
; 1.487 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.691      ;
; 1.487 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.691      ;
; 1.487 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.691      ;
; 1.487 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.691      ;
; 1.487 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.691      ;
; 1.487 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.691      ;
; 1.487 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.691      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.569 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.772      ;
; 1.905 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.450      ;
; 1.905 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.450      ;
; 1.905 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.450      ;
; 1.905 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.450      ;
; 1.905 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.450      ;
; 1.905 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.450      ;
; 1.905 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.450      ;
; 2.035 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 2.510      ;
; 2.045 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 2.489      ;
; 2.045 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 2.489      ;
; 2.045 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 2.489      ;
; 2.045 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 2.489      ;
; 2.260 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.299      ; 2.746      ;
; 2.265 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.296      ; 2.720      ;
; 2.265 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.296      ; 2.720      ;
; 2.265 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.296      ; 2.720      ;
; 2.265 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.296      ; 2.720      ;
; 2.265 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.296      ; 2.720      ;
; 2.265 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.296      ; 2.720      ;
; 2.265 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.296      ; 2.720      ;
; 2.265 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.296      ; 2.720      ;
; 2.278 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.477      ;
; 2.278 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.477      ;
; 2.288 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.301      ; 2.776      ;
; 2.309 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.298      ; 2.766      ;
; 2.309 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.298      ; 2.766      ;
; 2.309 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.298      ; 2.766      ;
; 2.309 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.298      ; 2.766      ;
; 2.529 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.301      ; 2.989      ;
; 2.529 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.301      ; 2.989      ;
; 2.529 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.301      ; 2.989      ;
; 2.529 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.301      ; 2.989      ;
; 2.529 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.301      ; 2.989      ;
; 2.529 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.301      ; 2.989      ;
; 2.529 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.301      ; 2.989      ;
; 2.529 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.301      ; 2.989      ;
; 2.538 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.304      ; 3.029      ;
; 3.196 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.648     ; 1.794      ;
; 3.196 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.648     ; 1.794      ;
; 3.458 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.648     ; 2.056      ;
; 3.458 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.648     ; 2.056      ;
; 3.677 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.648     ; 2.275      ;
; 3.677 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.648     ; 2.275      ;
; 3.748 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.350     ; 2.644      ;
; 3.774 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.375     ; 2.645      ;
; 3.776 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.368     ; 2.654      ;
; 3.776 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.368     ; 2.654      ;
; 3.776 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.368     ; 2.654      ;
; 3.776 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.368     ; 2.654      ;
; 3.776 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.368     ; 2.654      ;
; 3.784 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.377     ; 2.653      ;
; 3.784 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.377     ; 2.653      ;
; 3.784 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.380     ; 2.650      ;
; 3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.388     ; 2.643      ;
; 3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.388     ; 2.643      ;
; 3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.388     ; 2.643      ;
; 3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.388     ; 2.643      ;
; 3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.388     ; 2.643      ;
; 3.785 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.388     ; 2.643      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.257      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.478      ;
; 1.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.508      ;
; 1.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.508      ;
; 1.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.508      ;
; 1.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.508      ;
; 1.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.508      ;
; 1.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.508      ;
; 1.350 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.567      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.707      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.755      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.755      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.755      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.755      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.755      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.755      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.755      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.755      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.755      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.755      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.755      ;
; 1.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.755      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.220      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.222      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.222      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.222      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.222      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.222      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.222      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.220      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.220      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.220      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.220      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.220      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.220      ;
; 2.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.220      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.223      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.223      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.223      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.223      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.223      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.223      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 3.223      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.220      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.220      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.220      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.220      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.220      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.220      ;
; 2.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 3.220      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.209      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.206      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.206      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.206      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.206      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.206      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.206      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.206      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.206      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.213      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.213      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.213      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.213      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.213      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 3.210      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.213      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.213      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.213      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.213      ;
; 2.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.213      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.461      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.786 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.005      ;
; 1.815 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.037      ;
; 1.815 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.037      ;
; 1.815 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.037      ;
; 1.815 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.037      ;
; 1.815 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.037      ;
; 1.815 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.037      ;
; 1.815 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.037      ;
; 1.815 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.037      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.093 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.313      ;
; 2.421 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.652      ;
; 2.421 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.652      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.287     ; 2.652      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.648      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.287     ; 2.652      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.648      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 2.649      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 2.649      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.648      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.288     ; 2.651      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.287     ; 2.652      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.287     ; 2.652      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.287     ; 2.652      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.288     ; 2.651      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.648      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.648      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.648      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 2.649      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 2.649      ;
; 2.782 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.648      ;
; 2.786 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.654      ;
; 2.786 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.654      ;
; 2.786 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.654      ;
; 2.786 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.654      ;
; 2.786 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.654      ;
; 2.786 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.654      ;
; 2.786 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.654      ;
; 2.786 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.654      ;
; 2.786 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.649      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.292     ; 2.652      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.292     ; 2.652      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.292     ; 2.652      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.292     ; 2.652      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.292     ; 2.652      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.655      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.655      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.655      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.292     ; 2.652      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.650      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.650      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.295     ; 2.649      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.295     ; 2.649      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.295     ; 2.649      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.295     ; 2.649      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.295     ; 2.649      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.295     ; 2.649      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.295     ; 2.649      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.295     ; 2.649      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.650      ;
; 2.787 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.302     ; 2.642      ;
; 2.788 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 2.649      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 3.733 ; reset_delay:reset_delay_inst|cont[26] ; mapController:mapController_inst|tileLoad ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.203       ; -1.386     ; 2.391      ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0   ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg        ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0  ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ;
; 4.739 ; 4.969        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg        ;
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.740 ; 4.970        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.740 ; 4.956        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                          ;
; 4.740 ; 4.956        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                          ;
; 4.740 ; 4.956        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                                          ;
; 4.740 ; 4.956        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                           ;
; 4.741 ; 4.971        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0 ;
; 4.741 ; 4.971        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0  ;
; 4.741 ; 4.971        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_we_reg       ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                              ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                            ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                           ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                           ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                            ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                         ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                        ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                                    ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[14]                                                                                                                                                      ;
; 4.746 ; 4.962        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[15]                                                                                                                                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[19]                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.516 ; 9.746        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 9.516 ; 9.746        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 9.517 ; 9.747        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                               ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                               ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ;
; 9.548 ; 9.764        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ;
; 9.549 ; 9.765        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                     ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                     ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[1]                                                                                                                                                               ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[3]                                                                                                                                                               ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[4]                                                                                                                                                               ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[5]                                                                                                                                                               ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[6]                                                                                                                                                               ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[7]                                                                                                                                                               ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[0]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[10]                                                                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[11]                                                                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[12]                                                                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[13]                                                                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[14]                                                                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[15]                                                                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[16]                                                                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[2]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[8]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[9]                                                                                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                                                             ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Blue[0]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Blue[1]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Blue[2]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Blue[3]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Blue[4]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Blue[5]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Blue[6]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Blue[7]                                                                                                                                                                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Config[0]                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a23~porta_address_reg0                 ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a23~porta_re_reg                       ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a4~porta_address_reg0                  ;
; 14.888 ; 15.118       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a4~porta_re_reg                        ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a0~porta_address_reg0                  ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a0~porta_re_reg                        ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a13~porta_address_reg0                 ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a13~porta_re_reg                       ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a17~porta_address_reg0                 ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a17~porta_re_reg                       ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a18~porta_address_reg0                 ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a18~porta_re_reg                       ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a19~porta_address_reg0                 ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a19~porta_re_reg                       ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a3~porta_address_reg0                  ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a3~porta_re_reg                        ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a9~porta_address_reg0                  ;
; 14.890 ; 15.120       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a9~porta_re_reg                        ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a10~porta_address_reg0                 ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a10~porta_re_reg                       ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a11~porta_address_reg0                 ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a11~porta_re_reg                       ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a12~porta_address_reg0                 ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a12~porta_re_reg                       ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a14~porta_address_reg0                 ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a14~porta_re_reg                       ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a15~porta_address_reg0                 ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a15~porta_re_reg                       ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a16~porta_address_reg0                 ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a16~porta_re_reg                       ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a1~porta_address_reg0                  ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a1~porta_re_reg                        ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a20~porta_address_reg0                 ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a20~porta_re_reg                       ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a21~porta_address_reg0                 ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a21~porta_re_reg                       ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a2~porta_address_reg0                  ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a2~porta_re_reg                        ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a5~porta_address_reg0                  ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a5~porta_re_reg                        ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a6~porta_address_reg0                  ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a6~porta_re_reg                        ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a7~porta_address_reg0                  ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a7~porta_re_reg                        ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a8~porta_address_reg0                  ;
; 14.891 ; 15.121       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a8~porta_re_reg                        ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[23]                                          ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[4]                                           ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a22~porta_address_reg0                 ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a22~porta_re_reg                       ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[23]                                                ;
; 14.892 ; 15.122       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[4]                                                 ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[0]                                           ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[13]                                          ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[17]                                          ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[18]                                          ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[19]                                          ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[3]                                           ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[9]                                           ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[0]                                                 ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[13]                                                ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[17]                                                ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[18]                                                ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[19]                                                ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[3]                                                 ;
; 14.894 ; 15.124       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[9]                                                 ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[10]                                          ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[11]                                          ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[12]                                          ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[14]                                          ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[15]                                          ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[16]                                          ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[1]                                           ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[20]                                          ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[21]                                          ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[2]                                           ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[5]                                           ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[6]                                           ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[7]                                           ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[8]                                           ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[10]                                                ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[11]                                                ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[12]                                                ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[14]                                                ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[15]                                                ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[16]                                                ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[1]                                                 ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[20]                                                ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[21]                                                ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[2]                                                 ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[5]                                                 ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[6]                                                 ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[7]                                                 ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[8]                                                 ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12] ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13] ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14] ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15] ;
; 14.896 ; 15.126       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[22]                                          ;
; 14.896 ; 15.126       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[22]                                                ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 14.920 ; 15.136       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
; 14.981 ; 15.165       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
; 15.135 ; 15.135       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 15.135 ; 15.135       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15.143 ; 15.143       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController_inst|tileLoad|clk                                                ;
; 15.160 ; 15.160       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController_inst|tileLoad|clk                                                ;
; 15.167 ; 15.167       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 15.167 ; 15.167       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 28.303 ; 30.303       ; 2.000          ; Min Period       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ram_block1a0~portb_address_reg0                                                        ;
; 49.538 ; 49.754       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                           ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                           ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                    ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                   ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                   ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                   ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                   ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                   ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                   ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                    ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                    ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                    ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                    ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                    ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                    ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                    ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                    ;
; 49.586 ; 49.770       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                    ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ;
; 49.587 ; 49.771       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                  ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.318  ; 5.937  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 2.829  ; 3.461  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 2.271  ; 2.913  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 2.658  ; 3.256  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 5.318  ; 5.937  ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 2.473  ; 3.060  ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 2.473  ; 3.060  ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.613  ; 0.746  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.959  ; 2.461  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 3.922  ; 4.527  ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.321  ; 0.524  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.239  ; 0.449  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.378 ; -0.158 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; -0.016 ; 0.188  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.321  ; 0.524  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 7.508  ; 8.236  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 7.508  ; 8.236  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.254  ; 4.772  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.254  ; 4.772  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.072  ; 4.604  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.578  ; 4.080  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.931  ; 4.442  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.703  ; 4.188  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.812  ; 4.323  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.819  ; 4.330  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.591  ; 4.092  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.972  ; 4.443  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.094  ; 4.647  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.198  ; 4.685  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.065  ; 4.609  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.122  ; 4.652  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.058  ; 4.605  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.965  ; 4.502  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.802  ; 4.294  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.146  ; 2.379  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.542  ; 6.723  ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.870 ; -2.487 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -2.030 ; -2.670 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.870 ; -2.487 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -2.244 ; -2.817 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.628 ; -3.253 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; -0.300 ; -0.437 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -2.080 ; -2.652 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.300 ; -0.437 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -1.562 ; -2.064 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.389 ; -1.882 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.654  ; 0.432  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.059  ; -0.152 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.654  ; 0.432  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.304  ; 0.098  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; -0.019 ; -0.224 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -3.110 ; -3.698 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -3.110 ; -3.698 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -2.894 ; -3.377 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -3.557 ; -4.063 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -3.371 ; -3.880 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -2.894 ; -3.377 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -3.247 ; -3.746 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -3.015 ; -3.480 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -3.120 ; -3.609 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -3.126 ; -3.616 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -2.907 ; -3.388 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -3.272 ; -3.725 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -3.389 ; -3.921 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -3.500 ; -3.978 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -3.361 ; -3.884 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -3.416 ; -3.925 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -3.352 ; -3.879 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -3.263 ; -3.780 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -3.111 ; -3.581 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.518  ; 0.324  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.340 ; -1.575 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 8.673  ; 8.791  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.969  ; 7.012  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 8.673  ; 8.791  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 7.525  ; 7.545  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 8.763  ; 8.439  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.763  ; 8.439  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 6.519  ; 6.522  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 6.501  ; 6.539  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 24.402 ; 24.074 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 22.989 ; 23.000 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 24.402 ; 24.074 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 7.377  ; 7.097  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.594  ; 5.546  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.399  ; 5.364  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 5.481  ; 5.444  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.877  ; 5.860  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 5.736  ; 5.677  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 5.076  ; 5.094  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 5.486  ; 5.537  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 7.377  ; 7.097  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 6.619  ; 6.335  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 5.140  ; 5.103  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.619  ; 6.335  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 5.011  ; 4.982  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.464  ; 5.415  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 5.201  ; 5.192  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 5.037  ; 4.999  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.242  ; 5.175  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.751  ; 4.738  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.314  ; 4.285  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 5.755  ; 5.778  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 5.003  ; 4.999  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.954  ; 4.979  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 5.552  ; 5.488  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 5.313  ; 5.265  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.972  ; 4.976  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 5.755  ; 5.778  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 5.591  ; 5.641  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.926  ; 4.961  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 5.291  ; 5.314  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.453  ; 4.464  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 4.058  ; 4.029  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.198  ; 4.142  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.203  ; 4.141  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.967  ; 3.903  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 4.453  ; 4.464  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.021  ; 3.968  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 4.321  ; 4.319  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.781  ; 3.741  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.000  ; 3.969  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.133  ; 4.077  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.812  ; 3.767  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.925  ; 3.867  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.826  ; 3.769  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.821  ; 3.786  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.821  ; 3.786  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.760  ; 3.710  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.305  ; 4.254  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 4.899  ; 4.888  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 6.493  ; 6.202  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.506  ; 7.459  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 7.163  ; 6.995  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 7.506  ; 7.459  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.531  ; 5.343  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.726  ; 5.581  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.107  ; 5.976  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.101  ; 6.118  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.645  ; 6.602  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.483  ; 5.308  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.023  ; 5.985  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.992  ; 5.958  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.465  ; 5.405  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.143  ; 5.940  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.446  ; 5.408  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.659  ; 5.544  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.884  ; 5.753  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.289  ; 6.185  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 4.263  ; 4.179  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 4.009  ; 4.011  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.263  ; 4.179  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.615  ; 4.557  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 5.679  ; 5.612  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.454 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.553 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.263 ; 11.709 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.726  ; 6.764  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.726  ; 6.764  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 8.351  ; 8.458  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 7.244  ; 7.257  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 8.531  ; 8.205  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.531  ; 8.205  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 6.296  ; 6.302  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 6.279  ; 6.318  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 7.922  ; 7.967  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 7.922  ; 7.967  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 9.396  ; 9.099  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 4.518  ; 4.532  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.015  ; 4.966  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.822  ; 4.786  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.906  ; 4.868  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.284  ; 5.265  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 5.152  ; 5.091  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.518  ; 4.532  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.908  ; 4.954  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.803  ; 6.519  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 4.206  ; 4.190  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.576  ; 4.537  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.077  ; 5.789  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.453  ; 4.422  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.887  ; 4.837  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.634  ; 4.622  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.480  ; 4.441  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.678  ; 4.610  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.206  ; 4.190  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.783  ; 3.751  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.370  ; 4.401  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.445  ; 4.437  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.397  ; 4.418  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.972  ; 4.907  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.743  ; 4.692  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.415  ; 4.415  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 5.166  ; 5.185  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 5.010  ; 5.054  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.370  ; 4.401  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.724  ; 4.744  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.533 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.462 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.272  ; 3.230  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.540  ; 3.509  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.673  ; 3.615  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.677  ; 3.614  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.450  ; 3.385  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.917  ; 3.924  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.502  ; 3.448  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.790  ; 3.784  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.272  ; 3.230  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.480  ; 3.447  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.612  ; 3.556  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.304  ; 3.258  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.413  ; 3.353  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.312  ; 3.255  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.251  ; 3.200  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.310  ; 3.273  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.251  ; 3.200  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.778  ; 3.726  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 4.344  ; 4.331  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.956  ; 5.662  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.355  ; 4.297  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.090  ; 6.013  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.435  ; 6.442  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.498  ; 4.405  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.725  ; 4.673  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.073  ; 5.036  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.175  ; 5.179  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 5.430  ; 5.374  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.469  ; 4.390  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.774  ; 4.660  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.773  ; 4.708  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.355  ; 4.297  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.873  ; 4.770  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.472  ; 4.424  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.704  ; 4.618  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.904  ; 4.810  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.924  ; 4.896  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.491  ; 3.490  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.491  ; 3.490  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.735  ; 3.651  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.075  ; 4.016  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 5.097  ; 5.029  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.905 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.003 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.019  ; 9.468  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; GPIO_2[3]  ; GPIO_2[1]   ; 6.021  ; 5.901 ; 6.548 ; 6.428  ;
; KEY[0]     ; GPIO_2[4]   ; 10.554 ;       ;       ; 11.254 ;
; KEY[1]     ; GPIO_2[5]   ; 7.551  ;       ;       ; 7.691  ;
+------------+-------------+--------+-------+-------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.820  ; 5.700 ; 6.335 ; 6.215  ;
; KEY[0]     ; GPIO_2[4]   ; 10.130 ;       ;       ; 10.795 ;
; KEY[1]     ; GPIO_2[5]   ; 7.248  ;       ;       ; 7.377  ;
+------------+-------------+--------+-------+-------+--------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.291 ; 4.158 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.758 ; 4.636 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.758 ; 4.636 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.291 ; 4.158 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.338 ; 4.218 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.382 ; 4.260 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.649 ; 4.527 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.649 ; 4.527 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.563 ; 4.430 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.314 ; 4.181 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.536 ; 4.403 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.545 ; 4.412 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.545 ; 4.412 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.556 ; 4.423 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.545 ; 4.412 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.545 ; 4.412 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.382 ; 4.260 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.736 ; 3.603 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.212 ; 4.090 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.212 ; 4.090 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.736 ; 3.603 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.805 ; 3.685 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.851 ; 3.729 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.108 ; 3.986 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.108 ; 3.986 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.997 ; 3.864 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.758 ; 3.625 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.972 ; 3.839 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.979 ; 3.846 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.979 ; 3.846 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.990 ; 3.857 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.979 ; 3.846 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.979 ; 3.846 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.851 ; 3.729 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.209     ; 4.342     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.696     ; 4.818     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.696     ; 4.818     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.209     ; 4.342     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.262     ; 4.382     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.291     ; 4.413     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.551     ; 4.673     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.551     ; 4.673     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.506     ; 4.639     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.233     ; 4.366     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.487     ; 4.620     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.503     ; 4.636     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.503     ; 4.636     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.500     ; 4.633     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.503     ; 4.636     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.503     ; 4.636     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.291     ; 4.413     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.652     ; 3.785     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.148     ; 4.270     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.148     ; 4.270     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.652     ; 3.785     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.726     ; 3.846     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.760     ; 3.882     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.009     ; 4.131     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.009     ; 4.131     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.937     ; 4.070     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.675     ; 3.808     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.919     ; 4.052     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.934     ; 4.067     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.934     ; 4.067     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.932     ; 4.065     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.934     ; 4.067     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.934     ; 4.067     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.760     ; 3.882     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 44
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.091
Worst Case Available Settling Time: 14.544 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 45.35 MHz  ; 45.35 MHz       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 51.83 MHz  ; 51.83 MHz       ; CLOCK_50                                                 ;      ;
; 89.43 MHz  ; 89.43 MHz       ; altera_reserved_tck                                      ;      ;
; 180.86 MHz ; 180.86 MHz      ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.597 ; -280.340      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.432 ; -454.308      ;
; CLOCK_50                                                 ; 0.705  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.777  ; 0.000         ;
; altera_reserved_tck                                      ; 44.409 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.296  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.299  ; 0.000         ;
; CLOCK_50                                                 ; 0.303  ; 0.000         ;
; altera_reserved_tck                                      ; 0.311  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 21.261 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.547 ; -199.996      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.673 ; -3.673        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.662 ; -3.324        ;
; CLOCK_50                                                 ; 5.307  ; 0.000         ;
; altera_reserved_tck                                      ; 48.752 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.667 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.904 ; 0.000         ;
; altera_reserved_tck                                      ; 0.932 ; 0.000         ;
; CLOCK_50                                                 ; 1.140 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.735  ; 0.000         ;
; CLOCK_50                                                 ; 9.517  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.895 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.910 ; 0.000         ;
; altera_reserved_tck                                      ; 49.447 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -5.597 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.741     ; 5.025      ;
; -5.597 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.741     ; 5.025      ;
; -5.597 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.741     ; 5.025      ;
; -5.597 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.741     ; 5.025      ;
; -5.597 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.741     ; 5.025      ;
; -5.480 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.902      ;
; -5.480 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.902      ;
; -5.480 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.902      ;
; -5.480 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.902      ;
; -5.480 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.902      ;
; -5.400 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.739     ; 4.830      ;
; -5.399 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.739     ; 4.829      ;
; -5.397 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.739     ; 4.827      ;
; -5.396 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.739     ; 4.826      ;
; -5.395 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.739     ; 4.825      ;
; -5.374 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.796      ;
; -5.374 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.796      ;
; -5.374 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.796      ;
; -5.374 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.796      ;
; -5.374 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.796      ;
; -5.362 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.759     ; 4.772      ;
; -5.362 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.759     ; 4.772      ;
; -5.362 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.759     ; 4.772      ;
; -5.362 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.759     ; 4.772      ;
; -5.362 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.759     ; 4.772      ;
; -5.322 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.438      ;
; -5.322 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.438      ;
; -5.322 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.438      ;
; -5.322 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.438      ;
; -5.322 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.438      ;
; -5.301 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.723      ;
; -5.301 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.723      ;
; -5.301 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.723      ;
; -5.301 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.723      ;
; -5.301 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.723      ;
; -5.283 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.745     ; 4.707      ;
; -5.282 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.745     ; 4.706      ;
; -5.280 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.745     ; 4.704      ;
; -5.279 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.745     ; 4.703      ;
; -5.278 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.745     ; 4.702      ;
; -5.226 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.438     ; 4.957      ;
; -5.226 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.740     ; 4.655      ;
; -5.225 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.438     ; 4.956      ;
; -5.222 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.740     ; 4.651      ;
; -5.222 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.740     ; 4.651      ;
; -5.222 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.740     ; 4.651      ;
; -5.178 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.751     ; 4.596      ;
; -5.178 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.751     ; 4.596      ;
; -5.178 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.751     ; 4.596      ;
; -5.178 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.751     ; 4.596      ;
; -5.178 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.751     ; 4.596      ;
; -5.177 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.745     ; 4.601      ;
; -5.176 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.745     ; 4.600      ;
; -5.174 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.745     ; 4.598      ;
; -5.173 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.745     ; 4.597      ;
; -5.172 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.745     ; 4.596      ;
; -5.169 ; max_read_addr[21] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.285      ;
; -5.169 ; max_read_addr[21] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.285      ;
; -5.169 ; max_read_addr[21] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.285      ;
; -5.169 ; max_read_addr[21] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.285      ;
; -5.169 ; max_read_addr[21] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.285      ;
; -5.165 ; max_read_addr[13] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.587      ;
; -5.165 ; max_read_addr[13] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.587      ;
; -5.165 ; max_read_addr[13] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.587      ;
; -5.165 ; max_read_addr[13] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.587      ;
; -5.165 ; max_read_addr[13] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.587      ;
; -5.150 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 4.562      ;
; -5.150 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 4.562      ;
; -5.148 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 4.560      ;
; -5.145 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 4.557      ;
; -5.145 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.757     ; 4.557      ;
; -5.134 ; max_read_addr[19] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.250      ;
; -5.134 ; max_read_addr[19] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.250      ;
; -5.134 ; max_read_addr[19] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.250      ;
; -5.134 ; max_read_addr[19] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.250      ;
; -5.134 ; max_read_addr[19] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.250      ;
; -5.110 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.051     ; 4.228      ;
; -5.110 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.051     ; 4.228      ;
; -5.109 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.444     ; 4.834      ;
; -5.109 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.746     ; 4.532      ;
; -5.108 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.051     ; 4.226      ;
; -5.108 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.444     ; 4.833      ;
; -5.105 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.051     ; 4.223      ;
; -5.105 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.051     ; 4.223      ;
; -5.105 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.746     ; 4.528      ;
; -5.105 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.746     ; 4.528      ;
; -5.105 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.746     ; 4.528      ;
; -5.101 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.523      ;
; -5.101 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.523      ;
; -5.101 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.523      ;
; -5.101 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.523      ;
; -5.101 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.523      ;
; -5.098 ; max_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.214      ;
; -5.098 ; max_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.214      ;
; -5.098 ; max_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.214      ;
; -5.098 ; max_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.214      ;
; -5.098 ; max_read_addr[18] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.214      ;
; -5.097 ; max_read_addr[17] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.213      ;
; -5.097 ; max_read_addr[17] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.213      ;
; -5.097 ; max_read_addr[17] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -1.053     ; 4.213      ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -4.432 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a14~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.352     ; 3.666      ;
; -4.337 ; current_img[2]                        ; max_read_addr[23]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.560      ;
; -4.273 ; current_img[1]                        ; max_read_addr[23]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.495      ;
; -4.255 ; current_img[2]                        ; max_read_addr[22]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.478      ;
; -4.252 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a13~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.354     ; 3.484      ;
; -4.242 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.361     ; 3.467      ;
; -4.237 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a8~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.360     ; 3.463      ;
; -4.229 ; current_img[2]                        ; max_read_addr[21]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.452      ;
; -4.225 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.360     ; 3.451      ;
; -4.225 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a10~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.357     ; 3.454      ;
; -4.186 ; current_img[0]                        ; max_read_addr[22]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.408      ;
; -4.181 ; current_img[0]                        ; max_read_addr[23]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.403      ;
; -4.176 ; current_img[3]                        ; max_read_addr[23]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.399      ;
; -4.174 ; MySPI:MySPI_instance|draw_type[4]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.423      ;
; -4.171 ; MySPI:MySPI_instance|draw_type[7]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.420      ;
; -4.166 ; current_img[3]                        ; max_read_addr[22]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.389      ;
; -4.165 ; current_img[1]                        ; max_read_addr[21]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.387      ;
; -4.155 ; current_img[2]                        ; max_read_addr[20]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.378      ;
; -4.147 ; current_img[1]                        ; max_read_addr[22]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.369      ;
; -4.122 ; current_img[2]                        ; max_read_addr[19]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.345      ;
; -4.105 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a6~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.346     ; 3.345      ;
; -4.099 ; MySPI:MySPI_instance|draw_type[0]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.348      ;
; -4.086 ; current_img[0]                        ; max_read_addr[20]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.308      ;
; -4.073 ; current_img[0]                        ; max_read_addr[21]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.295      ;
; -4.072 ; current_img[2]                        ; base_read_addr[18]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.632     ; 3.001      ;
; -4.068 ; current_img[3]                        ; max_read_addr[21]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.291      ;
; -4.066 ; current_img[3]                        ; max_read_addr[20]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.289      ;
; -4.064 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a4~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.344     ; 3.306      ;
; -4.058 ; current_img[1]                        ; max_read_addr[19]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.280      ;
; -4.057 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[0]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.908      ;
; -4.057 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[2]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.904      ;
; -4.056 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[7]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.903      ;
; -4.056 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[0]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.903      ;
; -4.055 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[3]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.902      ;
; -4.055 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[4]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.902      ;
; -4.055 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[5]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.902      ;
; -4.055 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[6]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.902      ;
; -4.055 ; current_img[2]                        ; max_read_addr[18]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.278      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[1]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.905      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.905      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[7]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.905      ;
; -4.053 ; MySPI:MySPI_instance|draw_type[6]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.302      ;
; -4.045 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a22~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.346     ; 3.285      ;
; -4.042 ; MySPI:MySPI_instance|ImgNum[2]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.291      ;
; -4.040 ; current_img[1]                        ; max_read_addr[20]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.262      ;
; -4.039 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.353     ; 3.272      ;
; -4.037 ; MySPI:MySPI_instance|ImgNum[3]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.286      ;
; -4.025 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.346     ; 3.265      ;
; -4.020 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a1~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.354     ; 3.252      ;
; -4.016 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a23~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.352     ; 3.250      ;
; -4.008 ; current_img[1]                        ; base_read_addr[18]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.633     ; 2.936      ;
; -4.007 ; current_img[2]                        ; max_read_addr[17]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.230      ;
; -3.994 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.355     ; 3.225      ;
; -3.990 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.364     ; 3.212      ;
; -3.990 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.357     ; 3.219      ;
; -3.986 ; current_img[0]                        ; max_read_addr[18]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.208      ;
; -3.968 ; current_img[0]                        ; max_read_addr[19]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.190      ;
; -3.965 ; MySPI:MySPI_instance|draw_type[3]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.214      ;
; -3.960 ; MySPI:MySPI_instance|draw_type[5]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.209      ;
; -3.950 ; counter_pix[10]                       ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.317     ; 3.194      ;
; -3.943 ; current_img[1]                        ; max_read_addr[17]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.165      ;
; -3.933 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[4]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.686     ; 2.808      ;
; -3.929 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[1]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.686     ; 2.804      ;
; -3.929 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[5]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.686     ; 2.804      ;
; -3.929 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[6]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.686     ; 2.804      ;
; -3.925 ; current_img[1]                        ; max_read_addr[18]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.339     ; 3.147      ;
; -3.914 ; MySPI:MySPI_instance|ImgNum[1]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.163      ;
; -3.913 ; current_img[2]                        ; base_read_addr[22]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.628     ; 2.846      ;
; -3.911 ; current_img[0]                        ; base_read_addr[18]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.633     ; 2.839      ;
; -3.906 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_blue[6]                                                                                                           ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.709     ; 2.758      ;
; -3.900 ; current_img[2]                        ; max_read_addr[16]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 2.832      ;
; -3.888 ; MySPI:MySPI_instance|draw_type[4]     ; wait_dly                                                                                                                                                  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.137      ;
; -3.886 ; MySPI:MySPI_instance|ImgNum[7]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.135      ;
; -3.885 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_blue[2]                                                                                                           ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.736      ;
; -3.885 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.362     ; 3.109      ;
; -3.885 ; MySPI:MySPI_instance|draw_type[7]     ; wait_dly                                                                                                                                                  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.134      ;
; -3.883 ; counter_pix[9]                        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.317     ; 3.127      ;
; -3.882 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_blue[1]                                                                                                           ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.733      ;
; -3.879 ; MySPI:MySPI_instance|ImgNum[5]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.128      ;
; -3.876 ; current_img[3]                        ; max_read_addr[19]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.099      ;
; -3.864 ; MySPI:MySPI_instance|draw_type[1]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.113      ;
; -3.849 ; current_img[1]                        ; base_read_addr[22]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.629     ; 2.781      ;
; -3.847 ; current_img[3]                        ; max_read_addr[18]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.338     ; 3.070      ;
; -3.843 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.354     ; 3.075      ;
; -3.840 ; counter_pix[2]                        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.317     ; 3.084      ;
; -3.836 ; current_img[2]                        ; base_read_addr[21]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.297     ; 3.100      ;
; -3.828 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[13]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.628     ; 2.761      ;
; -3.826 ; current_img[3]                        ; base_read_addr[18]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.632     ; 2.755      ;
; -3.823 ; current_img[2]                        ; base_read_addr[20]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.297     ; 3.087      ;
; -3.819 ; MySPI:MySPI_instance|ImgNum[0]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.068      ;
; -3.813 ; MySPI:MySPI_instance|draw_type[0]     ; wait_dly                                                                                                                                                  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.062      ;
; -3.812 ; MySPI:MySPI_instance|draw_type[2]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.312     ; 3.061      ;
; -3.811 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[12]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.624     ; 2.748      ;
; -3.811 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[11]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.624     ; 2.748      ;
; -3.811 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[7]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.624     ; 2.748      ;
; -3.811 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[8]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.624     ; 2.748      ;
; -3.807 ; current_img[2]                        ; base_read_addr[17]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.326     ; 3.042      ;
; -3.799 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[2]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.626     ; 2.734      ;
; -3.799 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[3]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.626     ; 2.734      ;
; -3.799 ; MySPI:MySPI_instance|draw_type[1]     ; max_read_addr[5]                                                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.626     ; 2.734      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.705  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 19.558     ;
; 0.895  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 19.368     ;
; 0.924  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 19.339     ;
; 1.719  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 18.544     ;
; 1.909  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 18.354     ;
; 1.938  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 18.325     ;
; 2.311  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 17.952     ;
; 2.726  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 17.219     ;
; 2.916  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 17.029     ;
; 2.945  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 17.000     ;
; 3.325  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.268      ; 16.938     ;
; 3.958  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.269      ; 16.306     ;
; 4.332  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.613     ;
; 4.525  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.420     ;
; 4.715  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.230     ;
; 4.744  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 15.201     ;
; 4.972  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.269      ; 15.292     ;
; 5.499  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.271      ; 14.767     ;
; 5.979  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 13.967     ;
; 6.131  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.814     ;
; 6.279  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.666     ;
; 6.469  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.476     ;
; 6.498  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 13.447     ;
; 6.513  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.271      ; 13.753     ;
; 6.916  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.243      ;
; 7.051  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.271      ; 13.215     ;
; 7.232  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.928      ;
; 7.232  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.928      ;
; 7.254  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.906      ;
; 7.449  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 2.710      ;
; 7.449  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 2.710      ;
; 7.449  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 2.710      ;
; 7.449  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 2.710      ;
; 7.449  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 2.710      ;
; 7.520  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 12.428     ;
; 7.535  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.625      ;
; 7.535  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.460      ; 2.945      ;
; 7.535  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.463      ; 2.948      ;
; 7.535  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.460      ; 2.945      ;
; 7.538  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.622      ;
; 7.610  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.550      ;
; 7.610  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.550      ;
; 7.610  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.550      ;
; 7.610  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.550      ;
; 7.610  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.550      ;
; 7.610  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.550      ;
; 7.684  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.476      ;
; 7.735  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 2.426      ;
; 7.735  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 2.426      ;
; 7.735  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.166      ; 2.426      ;
; 7.778  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 12.168     ;
; 7.885  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.060     ;
; 7.961  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 2.199      ;
; 8.025  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 11.920     ;
; 8.065  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.271      ; 12.201     ;
; 8.215  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 11.730     ;
; 8.244  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 11.701     ;
; 8.400  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][4] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 11.860     ;
; 9.072  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 10.876     ;
; 9.198  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 10.745     ;
; 9.319  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 10.629     ;
; 9.322  ; MySPI:MySPI_instance|Red[7]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.486      ; 1.184      ;
; 9.339  ; MySPI:MySPI_instance|Red[3]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.486      ; 1.167      ;
; 9.342  ; MySPI:MySPI_instance|Red[4]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.486      ; 1.164      ;
; 9.345  ; MySPI:MySPI_instance|Red[0]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.486      ; 1.161      ;
; 9.357  ; MySPI:MySPI_instance|Red[1]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.486      ; 1.149      ;
; 9.369  ; MySPI:MySPI_instance|Red[5]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.486      ; 1.137      ;
; 9.385  ; MySPI:MySPI_instance|Red[2]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.486      ; 1.121      ;
; 9.388  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 10.555     ;
; 9.396  ; MySPI:MySPI_instance|Red[6]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.486      ; 1.110      ;
; 9.414  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][4] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 10.846     ;
; 9.417  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 10.526     ;
; 9.420  ; MySPI:MySPI_instance|Green[3]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 1.082      ;
; 9.532  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 10.414     ;
; 9.596  ; MySPI:MySPI_instance|Blue[5]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.906      ;
; 9.599  ; MySPI:MySPI_instance|Green[5]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.903      ;
; 9.602  ; MySPI:MySPI_instance|Blue[6]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.900      ;
; 9.609  ; MySPI:MySPI_instance|Blue[0]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.893      ;
; 9.610  ; MySPI:MySPI_instance|Blue[2]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.892      ;
; 9.617  ; MySPI:MySPI_instance|Blue[4]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.885      ;
; 9.621  ; MySPI:MySPI_instance|Green[1]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.881      ;
; 9.626  ; MySPI:MySPI_instance|Green[0]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.876      ;
; 9.626  ; MySPI:MySPI_instance|Green[4]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.876      ;
; 9.627  ; MySPI:MySPI_instance|Green[2]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.875      ;
; 9.631  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 10.314     ;
; 9.635  ; MySPI:MySPI_instance|Green[7]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.867      ;
; 9.636  ; MySPI:MySPI_instance|Blue[3]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.866      ;
; 9.637  ; MySPI:MySPI_instance|Blue[1]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.865      ;
; 9.637  ; MySPI:MySPI_instance|Blue[7]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.865      ;
; 9.646  ; MySPI:MySPI_instance|Green[6]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.482      ; 0.856      ;
; 10.356 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 9.904      ;
; 10.421 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][4] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 9.521      ;
; 10.804 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 9.139      ;
; 10.871 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 9.077      ;
; 11.073 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 8.875      ;
; 11.278 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 8.668      ;
; 11.370 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.265      ; 8.890      ;
; 11.566 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 8.371      ;
; 11.756 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 8.181      ;
; 11.785 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 8.152      ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 4.777 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.147     ; 5.172      ;
; 4.807 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.147     ; 5.142      ;
; 4.911 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.147     ; 5.038      ;
; 5.391 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.147     ; 4.558      ;
; 5.451 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.147     ; 4.498      ;
; 5.541 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.147     ; 4.408      ;
; 5.610 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.147     ; 4.339      ;
; 5.999 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.147     ; 3.950      ;
; 6.202 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.147     ; 3.747      ;
; 8.117 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.147     ; 1.832      ;
; 8.467 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.147     ; 1.482      ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.829      ;
; 44.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.770      ;
; 44.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 5.669      ;
; 44.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 5.531      ;
; 44.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 5.416      ;
; 44.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 5.362      ;
; 45.065 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.173      ;
; 45.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 4.412      ;
; 45.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.401      ;
; 45.865 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.373      ;
; 45.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 4.383      ;
; 46.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 4.225      ;
; 46.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.203      ;
; 46.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 4.201      ;
; 46.107 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.131      ;
; 46.107 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.131      ;
; 46.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 4.007      ;
; 46.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.965      ;
; 46.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.872      ;
; 46.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.504      ;
; 47.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.958      ;
; 47.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.678      ;
; 47.671 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.567      ;
; 47.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.333      ;
; 47.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.257      ;
; 47.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.246      ;
; 48.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.058      ;
; 49.433 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 0.807      ;
; 95.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.739      ;
; 95.248 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.680      ;
; 95.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.659      ;
; 95.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.622      ;
; 95.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.620      ;
; 95.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.563      ;
; 95.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.561      ;
; 95.391 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.530      ;
; 95.393 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.528      ;
; 95.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.441      ;
; 95.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.400      ;
; 95.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.370      ;
; 95.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.370      ;
; 95.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.370      ;
; 95.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.370      ;
; 95.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.370      ;
; 95.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.370      ;
; 95.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.324      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.322      ;
; 95.647 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.290      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.271      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.269      ;
; 95.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.275      ;
; 95.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.275      ;
; 95.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.275      ;
; 95.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.275      ;
; 95.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.275      ;
; 95.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.275      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.252      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.252      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.252      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.252      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.252      ;
; 95.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.252      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.218      ;
; 95.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.214      ;
; 95.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.214      ;
; 95.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.214      ;
; 95.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.214      ;
; 95.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.214      ;
; 95.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.214      ;
; 95.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.214      ;
; 95.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.214      ;
; 95.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.214      ;
; 95.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.214      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.161      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.159      ;
; 95.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.119      ;
; 95.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.119      ;
; 95.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.119      ;
; 95.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.119      ;
; 95.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.119      ;
; 95.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.119      ;
; 95.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.119      ;
; 95.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.119      ;
; 95.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.119      ;
; 95.820 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.119      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.083      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.084      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.084      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.084      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.084      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.084      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.084      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.084      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.084      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.084      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.084      ;
; 95.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.049      ;
; 95.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.049      ;
; 95.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.049      ;
; 95.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.049      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.296 ; max_read_addr[6]                                                                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]~_emulated                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.036     ; 0.555      ;
; 0.308 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.819      ;
; 0.309 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.819      ;
; 0.311 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.315 ; sdram_control:sdram_control_inst|mDATAOUT[12]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.829      ;
; 0.318 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.828      ;
; 0.319 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.323 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.832      ;
; 0.325 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.835      ;
; 0.325 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.538      ;
; 0.327 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.539      ;
; 0.330 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.337 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.848      ;
; 0.337 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                                               ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                                              ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                             ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.346 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.350 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.861      ;
; 0.350 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.549      ;
; 0.352 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.551      ;
; 0.354 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.356 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.363 ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.368 ; max_read_addr[11]                                                                                                                                                                                     ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]~_emulated                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.026     ; 0.637      ;
; 0.372 ; base_read_addr[7]                                                                                                                                                                                     ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.028     ; 0.639      ;
; 0.375 ; base_read_addr[11]                                                                                                                                                                                    ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.028     ; 0.642      ;
; 0.375 ; max_read_addr[13]                                                                                                                                                                                     ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]~_emulated                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.026     ; 0.644      ;
; 0.377 ; base_read_addr[12]                                                                                                                                                                                    ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.028     ; 0.644      ;
; 0.382 ; base_read_addr[8]                                                                                                                                                                                     ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.028     ; 0.649      ;
; 0.400 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.599      ;
; 0.400 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.599      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.299 ; loading                                                                                                                                                                                               ; loading                                                                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; wait_dly                                                                                                                                                                                              ; wait_dly                                                                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                        ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.324 ; counter_dly[5]                                                                                                                                                                                        ; counter_dly[5]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.534      ;
; 0.328 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.538      ;
; 0.328 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.538      ;
; 0.331 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.339 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.349 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.366 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.817      ;
; 0.367 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.818      ;
; 0.382 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.833      ;
; 0.387 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.838      ;
; 0.410 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.861      ;
; 0.439 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.638      ;
; 0.452 ; mtl_controller:mtl_controller_inst|read_blue[4]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.664      ;
; 0.452 ; mtl_controller:mtl_controller_inst|read_red[6]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.664      ;
; 0.453 ; mtl_controller:mtl_controller_inst|read_blue[0]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.664      ;
; 0.453 ; mtl_controller:mtl_controller_inst|read_green[0]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.665      ;
; 0.454 ; mtl_controller:mtl_controller_inst|read_blue[7]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.665      ;
; 0.454 ; mtl_controller:mtl_controller_inst|read_blue[5]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.666      ;
; 0.454 ; mtl_controller:mtl_controller_inst|read_blue[3]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.665      ;
; 0.454 ; mtl_controller:mtl_controller_inst|read_red[3]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.665      ;
; 0.456 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.666      ;
; 0.457 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.656      ;
; 0.467 ; mtl_controller:mtl_controller_inst|read_green[4]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.679      ;
; 0.470 ; mtl_controller:mtl_controller_inst|read_green[7]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.681      ;
; 0.484 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
; 0.485 ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.668      ;
; 0.490 ; mtl_controller:mtl_controller_inst|read_red[5]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.693      ;
; 0.491 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.690      ;
; 0.491 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.690      ;
; 0.492 ; counter_dly[3]                                                                                                                                                                                        ; counter_dly[3]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.702      ;
; 0.492 ; counter_dly[4]                                                                                                                                                                                        ; counter_dly[4]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.702      ;
; 0.494 ; mtl_controller:mtl_controller_inst|read_red[4]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.697      ;
; 0.494 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; counter_dly[2]                                                                                                                                                                                        ; counter_dly[2]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.705      ;
; 0.498 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.502 ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.713      ;
; 0.503 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; counter_dly[1]                                                                                                                                                                                        ; counter_dly[1]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.714      ;
; 0.504 ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.715      ;
; 0.510 ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.721      ;
; 0.510 ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.721      ;
; 0.511 ; counter_dly[0]                                                                                                                                                                                        ; counter_dly[0]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.721      ;
; 0.515 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.726      ;
; 0.516 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.727      ;
; 0.527 ; wait_dly                                                                                                                                                                                              ; loading                                                                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.739      ;
; 0.533 ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.744      ;
; 0.553 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.752      ;
; 0.562 ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; mtl_controller:mtl_controller_inst|read_green[2]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.773      ;
; 0.563 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.084      ;
; 0.566 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.087      ;
; 0.575 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.774      ;
; 0.613 ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                        ; mtl_controller:mtl_controller_inst|read_green[2]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.140      ;
; 0.627 ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.818      ;
; 0.629 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 1.064      ;
; 0.629 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.077      ;
; 0.635 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.082      ;
; 0.636 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.084      ;
; 0.640 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 1.075      ;
; 0.642 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 1.077      ;
; 0.655 ; mtl_controller:mtl_controller_inst|read_blue[6]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.538      ;
; 0.655 ; mtl_controller:mtl_controller_inst|read_green[5]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.538      ;
; 0.655 ; mtl_controller:mtl_controller_inst|read_green[1]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.538      ;
; 0.655 ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                                ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.539      ;
; 0.656 ; mtl_controller:mtl_controller_inst|read_blue[2]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.539      ;
; 0.656 ; mtl_controller:mtl_controller_inst|read_blue[1]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.539      ;
; 0.656 ; mtl_controller:mtl_controller_inst|read_green[6]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.539      ;
; 0.656 ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.539      ;
; 0.656 ; mtl_controller:mtl_controller_inst|read_red[0]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.539      ;
; 0.657 ; mtl_controller:mtl_controller_inst|read_red[7]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.540      ;
; 0.659 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.106      ;
; 0.662 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.861      ;
; 0.675 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.283     ; 0.536      ;
; 0.677 ; mtl_controller:mtl_controller_inst|read_red[1]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.283     ; 0.538      ;
; 0.677 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.283     ; 0.538      ;
; 0.678 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.283     ; 0.539      ;
; 0.680 ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.892      ;
; 0.691 ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.574      ;
; 0.694 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.256     ; 0.582      ;
; 0.699 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.910      ;
; 0.705 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.904      ;
; 0.712 ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                          ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.923      ;
; 0.716 ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                          ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.927      ;
; 0.717 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 1.152      ;
; 0.717 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.916      ;
; 0.724 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.923      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.351      ; 0.823      ;
; 0.308 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.351      ; 0.828      ;
; 0.308 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 0.829      ;
; 0.312 ; touch_buffer:touch_buffer_east|active                                                                                                                                                                 ; touch_buffer:touch_buffer_east|active                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                              ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                              ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; touch_buffer:touch_buffer_west|active                                                                                                                                                                 ; touch_buffer:touch_buffer_west|active                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hold_buffer:hold_buffer_tchrdy|count[25]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[25]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hold_buffer:hold_buffer_tchrdy|count[26]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[26]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hold_buffer:hold_buffer_tchrdy|count[28]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[28]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hold_buffer:hold_buffer_tchrdy|count[29]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[29]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hold_buffer:hold_buffer_tchrdy|count[30]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[30]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hold_buffer:hold_buffer_tchrdy|count[31]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[31]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                            ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                  ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; hold_buffer:hold_buffer_tchrdy|active                                                                                                                                                                 ; hold_buffer:hold_buffer_tchrdy|active                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.324 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 0.843      ;
; 0.330 ; MySPI:MySPI_instance|SPI_state.S_Wait                                                                                                                                                                 ; MySPI:MySPI_instance|SPI_state.S_Addr                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.529      ;
; 0.334 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.350      ; 0.853      ;
; 0.335 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.534      ;
; 0.337 ; i2c_touch_config:i2c_touch_config_inst|read_data[1][7]                                                                                                                                                ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; i2c_touch_config:i2c_touch_config_inst|read_data[1][5]                                                                                                                                                ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; MySPI:MySPI_instance|sdram_write_load0                                                                                                                                                                ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.540      ;
; 0.345 ; MySPI:MySPI_instance|SPI_address[5]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_address[6]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                              ; MySPI:MySPI_instance|SPI_state.S_End                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.352 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.551      ;
; 0.354 ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.553      ;
; 0.356 ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|read_data[30][7]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; MySPI:MySPI_instance|SPI_data[1]                                                                                                                                                                      ; MySPI:MySPI_instance|SPI_data[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.360 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.560      ;
; 0.362 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|read_data[30][1]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.562      ;
; 0.362 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|read_data[30][3]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.563      ;
; 0.363 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|read_data[30][2]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.563      ;
; 0.363 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.563      ;
; 0.363 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.563      ;
; 0.363 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.562      ;
; 0.363 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.563      ;
; 0.367 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.566      ;
; 0.370 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.569      ;
; 0.379 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.578      ;
; 0.387 ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.586      ;
; 0.387 ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.586      ;
; 0.389 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.588      ;
; 0.394 ; MySPI:MySPI_instance|SPI_address[1]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_address[2]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.593      ;
; 0.410 ; MySPI:MySPI_instance|SPI_address[2]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_address[3]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.609      ;
; 0.422 ; reset_delay:reset_delay_inst|cont[19]                                                                                                                                                                 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.942      ;
; 0.429 ; reset_delay:reset_delay_inst|cont[19]                                                                                                                                                                 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.949      ;
; 0.437 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.636      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.541      ;
; 0.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.541      ;
; 0.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.542      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 21.261 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.151      ; 1.374      ;
; 21.594 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.151      ; 1.707      ;
; 22.155 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.151      ; 2.268      ;
; 22.211 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.151      ; 2.324      ;
; 22.213 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.151      ; 2.326      ;
; 22.215 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.151      ; 2.328      ;
; 22.325 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.151      ; 2.438      ;
; 22.334 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.151      ; 2.447      ;
; 22.530 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.151      ; 2.643      ;
; 22.568 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.151      ; 2.681      ;
; 22.598 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.151      ; 2.711      ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -4.547 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.014     ; 3.094      ;
; -4.547 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.014     ; 3.094      ;
; -4.139 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.762      ;
; -4.139 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.762      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.025     ; 2.515      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.026     ; 2.514      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.026     ; 2.514      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.025     ; 2.515      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.026     ; 2.514      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.030     ; 2.510      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.030     ; 2.510      ;
; -3.979 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.025     ; 2.515      ;
; -3.978 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.601      ;
; -3.978 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.601      ;
; -3.978 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.029     ; 2.510      ;
; -3.978 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.025     ; 2.514      ;
; -3.978 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.025     ; 2.514      ;
; -3.968 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.023     ; 2.506      ;
; -3.968 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.023     ; 2.506      ;
; -3.740 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.363      ;
; -3.740 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.363      ;
; -3.710 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.333      ;
; -3.710 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.333      ;
; -3.686 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.731     ; 2.516      ;
; -3.686 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oVD                                                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.731     ; 2.516      ;
; -3.666 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.711     ; 2.516      ;
; -3.666 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[6]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.711     ; 2.516      ;
; -3.666 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[7]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.711     ; 2.516      ;
; -3.666 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[8]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.711     ; 2.516      ;
; -3.666 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.711     ; 2.516      ;
; -3.664 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.503      ;
; -3.664 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.503      ;
; -3.664 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.503      ;
; -3.664 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.503      ;
; -3.664 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.503      ;
; -3.664 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.503      ;
; -3.664 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.503      ;
; -3.664 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.503      ;
; -3.664 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.503      ;
; -3.664 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.503      ;
; -3.664 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.503      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.709     ; 2.515      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.510      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.510      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.709     ; 2.515      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.709     ; 2.515      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.510      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.510      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.711     ; 2.513      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.709     ; 2.515      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.709     ; 2.515      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.514      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.710     ; 2.514      ;
; -3.663 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.709     ; 2.515      ;
; -3.658 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.703     ; 2.516      ;
; -3.658 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.703     ; 2.516      ;
; -3.658 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.703     ; 2.516      ;
; -3.658 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.703     ; 2.516      ;
; -3.658 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.703     ; 2.516      ;
; -3.654 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.709     ; 2.506      ;
; -3.631 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.686     ; 2.506      ;
; -3.532 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.155      ;
; -3.532 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.155      ;
; -3.317 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 1.940      ;
; -3.317 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 1.940      ;
; 27.472 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.159      ; 2.928      ;
; 27.472 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.159      ; 2.928      ;
; 27.472 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.159      ; 2.928      ;
; 27.472 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.159      ; 2.928      ;
; 27.472 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.159      ; 2.928      ;
; 27.472 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.159      ; 2.928      ;
; 27.472 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.159      ; 2.928      ;
; 27.472 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.159      ; 2.928      ;
; 27.560 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.161      ; 2.924      ;
; 27.714 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.156      ; 2.683      ;
; 27.714 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.156      ; 2.683      ;
; 27.714 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.156      ; 2.683      ;
; 27.714 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.156      ; 2.683      ;
; 27.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.154      ; 2.652      ;
; 27.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.154      ; 2.652      ;
; 27.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.154      ; 2.652      ;
; 27.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.154      ; 2.652      ;
; 27.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.154      ; 2.652      ;
; 27.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.154      ; 2.652      ;
; 27.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.154      ; 2.652      ;
; 27.743 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.154      ; 2.652      ;
; 27.802 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.158      ; 2.679      ;
; 27.831 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.074     ; 2.393      ;
; 27.831 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.074     ; 2.393      ;
; 27.831 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.156      ; 2.648      ;
; 27.952 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.143      ; 2.432      ;
; 27.952 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.143      ; 2.432      ;
; 27.952 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.143      ; 2.432      ;
; 27.952 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.143      ; 2.432      ;
; 28.040 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.145      ; 2.428      ;
; 28.147 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.222      ; 2.373      ;
; 28.147 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.222      ; 2.373      ;
; 28.147 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.222      ; 2.373      ;
; 28.147 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.222      ; 2.373      ;
; 28.147 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.222      ; 2.373      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -3.673 ; reset_delay:reset_delay_inst|cont[26] ; mapController:mapController_inst|tileLoad ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.404        ; -1.720     ; 2.312      ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.662 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.452     ; 1.379      ;
; -1.662 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.452     ; 1.379      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.418     ; 4.671      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.673      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[20]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.433     ; 4.656      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.433     ; 4.656      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[22]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.433     ; 4.656      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[23]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.433     ; 4.656      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.418     ; 4.671      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.418     ; 4.671      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.418     ; 4.671      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.672      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.418     ; 4.671      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.418     ; 4.671      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.418     ; 4.671      ;
; 2.856  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.418     ; 4.671      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.666      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.666      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.666      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.666      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.666      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.666      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.666      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.666      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.666      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.666      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.666      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.666      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]~_emulated                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.434     ; 4.654      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.416     ; 4.672      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.671      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.671      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.671      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.671      ;
; 2.857  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.417     ; 4.671      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.858  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.675      ;
; 2.860  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.673      ;
; 2.860  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.673      ;
; 2.860  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.673      ;
; 2.860  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.673      ;
; 2.860  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.673      ;
; 2.860  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.673      ;
; 2.860  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.673      ;
; 2.860  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.673      ;
; 2.860  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.673      ;
; 2.860  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.412     ; 4.673      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.421     ; 4.654      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.421     ; 4.654      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.421     ; 4.654      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.421     ; 4.654      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.421     ; 4.654      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.421     ; 4.654      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.421     ; 4.654      ;
; 2.870  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.421     ; 4.654      ;
; 2.871  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.414     ; 4.660      ;
; 2.871  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.413     ; 4.661      ;
; 2.871  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.422     ; 4.652      ;
; 2.871  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.413     ; 4.661      ;
; 2.871  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.413     ; 4.661      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.307  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.224     ; 4.464      ;
; 5.547  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.226     ; 4.222      ;
; 5.715  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 4.132      ;
; 5.876  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 3.971      ;
; 5.955  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.150     ; 3.890      ;
; 6.106  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 3.741      ;
; 6.116  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.150     ; 3.729      ;
; 6.126  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 3.721      ;
; 6.291  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 3.556      ;
; 6.336  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.150     ; 3.509      ;
; 6.356  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.150     ; 3.489      ;
; 6.490  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.148     ; 3.357      ;
; 6.521  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.150     ; 3.324      ;
; 6.720  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.150     ; 3.125      ;
; 7.493  ; MySPI:MySPI_instance|sdram_write_load ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.193      ; 2.695      ;
; 7.733  ; MySPI:MySPI_instance|sdram_write_load ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 2.453      ;
; 17.018 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 2.523      ;
; 17.018 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 2.523      ;
; 17.018 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 2.523      ;
; 17.018 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 2.523      ;
; 17.018 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 2.523      ;
; 17.018 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 2.523      ;
; 17.018 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 2.523      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.523      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.523      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.523      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.523      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.523      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 2.511      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.523      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 2.511      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 2.511      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 2.511      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 2.511      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 2.511      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 2.511      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 2.511      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 2.511      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.465     ; 2.511      ;
; 17.019 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.520      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.463     ; 2.512      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.020 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 2.506      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.516      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.516      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.516      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.516      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.516      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.516      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.516      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.453     ; 2.516      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.460     ; 2.509      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.460     ; 2.509      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.460     ; 2.509      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.460     ; 2.509      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.460     ; 2.509      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.460     ; 2.509      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.460     ; 2.509      ;
; 17.026 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.460     ; 2.509      ;
; 17.027 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.512      ;
; 17.027 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.512      ;
; 17.027 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.512      ;
; 17.027 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.512      ;
; 17.027 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 2.512      ;
; 17.027 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 2.513      ;
; 17.027 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 2.513      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.495      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.100      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.100      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.100      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.100      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.100      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.100      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.098      ;
; 96.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.100      ;
; 96.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.100      ;
; 96.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.100      ;
; 96.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.100      ;
; 96.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.100      ;
; 96.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.100      ;
; 96.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.100      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.085      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.091      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.091      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.090      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.090      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.090      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.090      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.090      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.090      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.090      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.090      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.089      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.092      ;
; 96.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.090      ;
; 96.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.087      ;
; 96.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.086      ;
; 96.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.086      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.667 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 1.256      ;
; 0.667 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 1.256      ;
; 1.666 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.544      ;
; 1.666 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.544      ;
; 1.666 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.544      ;
; 1.666 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.544      ;
; 1.666 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.544      ;
; 1.666 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.544      ;
; 1.666 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.544      ;
; 1.870 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.747      ;
; 1.870 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.747      ;
; 1.870 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.747      ;
; 1.870 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.747      ;
; 1.870 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.747      ;
; 1.870 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.747      ;
; 1.870 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.747      ;
; 1.870 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.747      ;
; 1.870 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.747      ;
; 1.870 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.747      ;
; 1.870 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.747      ;
; 1.870 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.267     ; 1.747      ;
; 1.891 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 1.767      ;
; 1.891 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 1.767      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.899 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 1.777      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 1.937 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.269     ; 1.812      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.353 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.268     ; 2.229      ;
; 2.361 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.239      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.404 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 2.282      ;
; 2.934 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.557     ; 1.621      ;
; 2.934 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.557     ; 1.621      ;
; 3.161 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.557     ; 1.848      ;
; 3.161 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.557     ; 1.848      ;
; 3.241 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 2.198      ;
; 3.354 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.557     ; 2.041      ;
; 3.354 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.557     ; 2.041      ;
; 3.531 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.557     ; 2.218      ;
; 3.531 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.557     ; 2.218      ;
; 3.539 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.198      ;
; 3.539 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.198      ;
; 3.539 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.198      ;
; 3.539 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.198      ;
; 3.539 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.198      ;
; 3.539 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.198      ;
; 3.539 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.198      ;
; 3.539 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.198      ;
; 3.539 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.198      ;
; 3.539 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.198      ;
; 3.539 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.198      ;
; 3.539 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.198      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.904 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.410      ;
; 0.904 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.410      ;
; 0.904 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.410      ;
; 0.904 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.410      ;
; 0.904 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.410      ;
; 1.014 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.549      ;
; 1.014 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.549      ;
; 1.014 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.549      ;
; 1.014 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.549      ;
; 1.014 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.549      ;
; 1.014 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.549      ;
; 1.014 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.549      ;
; 1.057 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.256      ;
; 1.057 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.256      ;
; 1.227 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.410      ;
; 1.227 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.410      ;
; 1.227 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.410      ;
; 1.227 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.410      ;
; 1.227 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.410      ;
; 1.227 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.410      ;
; 1.365 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.549      ;
; 1.365 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.549      ;
; 1.365 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.549      ;
; 1.365 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.549      ;
; 1.365 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.549      ;
; 1.365 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.549      ;
; 1.365 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.549      ;
; 1.365 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.549      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.432 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.616      ;
; 1.745 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 2.232      ;
; 1.745 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 2.232      ;
; 1.745 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 2.232      ;
; 1.745 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 2.232      ;
; 1.745 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 2.232      ;
; 1.745 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 2.232      ;
; 1.745 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 2.232      ;
; 1.827 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 2.217      ;
; 1.827 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 2.217      ;
; 1.827 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 2.217      ;
; 1.827 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 2.217      ;
; 1.836 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 2.256      ;
; 2.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 2.435      ;
; 2.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 2.435      ;
; 2.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 2.435      ;
; 2.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 2.435      ;
; 2.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 2.435      ;
; 2.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 2.435      ;
; 2.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 2.435      ;
; 2.033 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 2.435      ;
; 2.042 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 2.474      ;
; 2.062 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 2.242      ;
; 2.062 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 2.242      ;
; 2.068 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 2.471      ;
; 2.068 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 2.471      ;
; 2.068 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 2.471      ;
; 2.068 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 2.471      ;
; 2.077 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.510      ;
; 2.283 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.689      ;
; 2.283 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.689      ;
; 2.283 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.689      ;
; 2.283 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.689      ;
; 2.283 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.689      ;
; 2.283 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.689      ;
; 2.283 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.689      ;
; 2.283 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.689      ;
; 2.292 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 2.728      ;
; 2.865 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 1.621      ;
; 2.865 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 1.621      ;
; 3.092 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 1.848      ;
; 3.092 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 1.848      ;
; 3.285 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.041      ;
; 3.285 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.041      ;
; 3.347 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.209     ; 2.371      ;
; 3.370 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.232     ; 2.371      ;
; 3.373 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.226     ; 2.380      ;
; 3.373 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.226     ; 2.380      ;
; 3.373 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.226     ; 2.380      ;
; 3.373 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.226     ; 2.380      ;
; 3.373 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.226     ; 2.380      ;
; 3.378 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.232     ; 2.379      ;
; 3.378 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.232     ; 2.379      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.233     ; 2.379      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.238     ; 2.374      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.238     ; 2.374      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.237     ; 2.375      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.237     ; 2.375      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.234     ; 2.378      ;
; 3.379 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.233     ; 2.379      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.932 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.132      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.335      ;
; 1.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.362      ;
; 1.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.362      ;
; 1.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.362      ;
; 1.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.362      ;
; 1.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.362      ;
; 1.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.362      ;
; 1.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.425      ;
; 1.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.546      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.615      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.615      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.615      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.615      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.615      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.615      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.615      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.615      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.615      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.615      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.615      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.615      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.903      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.905      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.902      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.902      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.902      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.902      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.902      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.902      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.902      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.903      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.903      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.903      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.903      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.903      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.903      ;
; 2.673 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.903      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.891      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.891      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.891      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.891      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.891      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.891      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.891      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.888      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.888      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.888      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.888      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.888      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.888      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.888      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.888      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.888      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.888      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.890      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.890      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.890      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.890      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.890      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.890      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.890      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.890      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.893      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.893      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.893      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.893      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.893      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.893      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.893      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.893      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.893      ;
; 2.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.893      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.140 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.337      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.639 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.837      ;
; 1.655 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.857      ;
; 1.655 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.857      ;
; 1.655 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.857      ;
; 1.655 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.857      ;
; 1.655 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.857      ;
; 1.655 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.857      ;
; 1.655 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.857      ;
; 1.655 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.857      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 1.916 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.115      ;
; 2.195 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.376      ;
; 2.195 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 2.376      ;
; 2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.376      ;
; 2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.376      ;
; 2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.376      ;
; 2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.376      ;
; 2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.376      ;
; 2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.293     ; 2.374      ;
; 2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.293     ; 2.374      ;
; 2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 2.377      ;
; 2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 2.377      ;
; 2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.293     ; 2.374      ;
; 2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.293     ; 2.374      ;
; 2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 2.376      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 2.378      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.379      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.379      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 2.379      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.374      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 2.378      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.374      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.374      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 2.378      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 2.378      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 2.378      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.374      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.374      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.374      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.288     ; 2.380      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.288     ; 2.380      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.288     ; 2.380      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.288     ; 2.380      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.288     ; 2.380      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.288     ; 2.380      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.288     ; 2.380      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.288     ; 2.380      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.374      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.374      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.374      ;
; 2.524 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.374      ;
; 2.525 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 2.373      ;
; 2.525 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.302     ; 2.367      ;
; 2.525 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 2.373      ;
; 2.525 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 2.373      ;
; 2.525 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 2.373      ;
; 2.525 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 2.373      ;
; 2.525 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 2.373      ;
; 2.525 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 2.373      ;
; 2.525 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.294     ; 2.375      ;
; 2.525 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.295     ; 2.374      ;
; 2.525 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.295     ; 2.374      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 3.401 ; reset_delay:reset_delay_inst|cont[26] ; mapController:mapController_inst|tileLoad ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.203       ; -1.244     ; 2.188      ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.735 ; 4.951        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                          ;
; 4.735 ; 4.951        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                          ;
; 4.735 ; 4.951        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                                          ;
; 4.735 ; 4.951        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                           ;
; 4.736 ; 4.952        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CKE                                                                                                                                                                ;
; 4.736 ; 4.952        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|CS_N                                                                                                                                                               ;
; 4.736 ; 4.952        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                              ;
; 4.736 ; 4.952        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                              ;
; 4.736 ; 4.952        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                                             ;
; 4.738 ; 4.954        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated                                                                                                                                            ;
; 4.738 ; 4.954        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated                                                                                                                                            ;
; 4.738 ; 4.954        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated                                                                                                                                            ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                          ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[14]                                                                                                                                                      ;
; 4.739 ; 4.955        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rWR1_ADDR[15]                                                                                                                                                      ;
; 4.741 ; 4.957        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                ;
; 4.741 ; 4.957        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[11]                                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[12]                                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[9]                                                                                                                                                              ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0 ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_we_reg       ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0  ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg        ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ;
; 4.744 ; 4.974        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                           ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                           ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[10]                                                                                                                                                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[11]                                                                                                                                                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[2]                                                                                                                                                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[8]                                                                                                                                                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|mDATAOUT[9]                                                                                                                                                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]~_emulated                                                                                                                                        ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                             ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                           ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                               ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                          ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                           ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                            ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                            ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                            ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                            ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                       ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                              ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                      ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                      ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                    ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                      ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                    ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                    ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                    ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                    ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[19]                                                                                                                    ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                                    ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                    ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                     ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                     ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                     ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                     ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                     ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                               ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                               ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                               ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                               ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                               ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                               ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                ;
; 4.745 ; 4.961        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.517 ; 9.747        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 9.517 ; 9.747        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 9.517 ; 9.747        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 9.554 ; 9.770        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ;
; 9.554 ; 9.770        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ;
; 9.554 ; 9.770        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ;
; 9.554 ; 9.770        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ;
; 9.554 ; 9.770        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ;
; 9.554 ; 9.770        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ;
; 9.554 ; 9.770        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ;
; 9.554 ; 9.770        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                               ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                               ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[0]                                                                                                                                                               ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[10]                                                                                                                                                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[11]                                                                                                                                                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[12]                                                                                                                                                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[13]                                                                                                                                                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[14]                                                                                                                                                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[15]                                                                                                                                                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[16]                                                                                                                                                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[1]                                                                                                                                                               ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[2]                                                                                                                                                               ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[3]                                                                                                                                                               ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[4]                                                                                                                                                               ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[5]                                                                                                                                                               ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[6]                                                                                                                                                               ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[7]                                                                                                                                                               ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[8]                                                                                                                                                               ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[9]                                                                                                                                                               ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                            ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                            ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                            ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                            ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                            ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                            ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                                                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                     ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                     ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Led70[0]                                                                                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Led70[7]                                                                                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_CS                                                                                                                                                                           ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_CS0                                                                                                                                                                          ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[0]                                                                                                                                                                   ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[1]                                                                                                                                                                   ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[2]                                                                                                                                                                   ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[3]                                                                                                                                                                   ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[4]                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[17]                                                                                                                                        ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|mvd                                                                                                                    ;
; 14.895 ; 15.111       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oVD                                                                                                                    ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a23~porta_address_reg0 ;
; 14.895 ; 15.125       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a23~porta_re_reg       ;
; 14.896 ; 15.126       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a4~porta_address_reg0  ;
; 14.896 ; 15.126       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a4~porta_re_reg        ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a16~porta_address_reg0 ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a16~porta_re_reg       ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a18~porta_address_reg0 ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a18~porta_re_reg       ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a19~porta_address_reg0 ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a19~porta_re_reg       ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a1~porta_address_reg0  ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a1~porta_re_reg        ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a20~porta_address_reg0 ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a20~porta_re_reg       ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a21~porta_address_reg0 ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a21~porta_re_reg       ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a5~porta_address_reg0  ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a5~porta_re_reg        ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a7~porta_address_reg0  ;
; 14.897 ; 15.127       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a7~porta_re_reg        ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[6]                                                                                                                                         ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[2]                                                                                                                                          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[4]                                                                                                                                          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[6]                                                                                                                                          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[9]                                                                                                                                          ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                            ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                              ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                              ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a0~porta_address_reg0  ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a0~porta_re_reg        ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a10~porta_address_reg0 ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a10~porta_re_reg       ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a12~porta_address_reg0 ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a12~porta_re_reg       ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a13~porta_address_reg0 ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a13~porta_re_reg       ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a15~porta_address_reg0 ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a15~porta_re_reg       ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a17~porta_address_reg0 ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a17~porta_re_reg       ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a22~porta_address_reg0 ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a22~porta_re_reg       ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a2~porta_address_reg0  ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a2~porta_re_reg        ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a3~porta_address_reg0  ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a3~porta_re_reg        ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a6~porta_address_reg0  ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a6~porta_re_reg        ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a8~porta_address_reg0  ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a8~porta_re_reg        ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a9~porta_address_reg0  ;
; 14.898 ; 15.128       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a9~porta_re_reg        ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[15]                                                                                                                                        ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[16]                                                                                                                                        ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[19]                                                                                                                                        ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[20]                                                                                                                                        ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[21]                                                                                                                                        ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[23]                                                                                                                                        ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[0]                                                                                                                                            ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[1]                                                                                                                                            ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[2]                                                                                                                                            ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[3]                                                                                                                                            ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[4]                                                                                                                                            ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; counter_dly[5]                                                                                                                                            ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[17]                                                                                                                                         ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[18]                                                                                                                                         ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[19]                                                                                                                                         ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[20]                                                                                                                                         ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[21]                                                                                                                                         ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[22]                                                                                                                                         ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[23]                                                                                                                                         ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                              ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                              ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                              ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_green[1]                                                                                                          ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                          ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_green[7]                                                                                                          ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|read_red[0]                                                                                                            ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[23]                          ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a11~porta_address_reg0 ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a11~porta_re_reg       ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a14~porta_address_reg0 ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a14~porta_re_reg       ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[23]                                ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[4]                                                                                                                                         ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; base_read_addr[5]                                                                                                                                         ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; load_new                                                                                                                                                  ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; max_read_addr[3]                                                                                                                                          ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                            ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oHD                                                                                                                    ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                              ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
; 14.992 ; 15.176       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
; 15.134 ; 15.134       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 15.134 ; 15.134       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15.150 ; 15.150       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController_inst|tileLoad|clk                                                ;
; 15.152 ; 15.152       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController_inst|tileLoad|clk                                                ;
; 15.169 ; 15.169       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 15.169 ; 15.169       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 28.303 ; 30.303       ; 2.000          ; Min Period       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.447 ; 49.677       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ram_block1a0~portb_address_reg0                                                        ;
; 49.496 ; 49.712       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                           ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                           ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                    ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                   ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                   ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                   ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                   ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                   ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                   ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                    ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                    ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                    ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                    ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                    ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                    ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                    ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                    ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                              ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 4.720  ; 5.246  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 2.499  ; 2.982  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.983  ; 2.507  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 2.343  ; 2.824  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.720  ; 5.246  ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 2.161  ; 2.639  ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 2.161  ; 2.639  ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.569  ; 0.755  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.682  ; 2.108  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 3.480  ; 3.981  ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.320  ; 0.558  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.217  ; 0.483  ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.324 ; -0.078 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.000  ; 0.238  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.320  ; 0.558  ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 6.683  ; 7.276  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 6.683  ; 7.276  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.697  ; 4.126  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.697  ; 4.126  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.537  ; 3.967  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.071  ; 3.502  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.401  ; 3.825  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.202  ; 3.594  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.291  ; 3.708  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.300  ; 3.718  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.085  ; 3.515  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.443  ; 3.835  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.552  ; 4.003  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.653  ; 4.051  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.535  ; 3.982  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.570  ; 4.024  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.520  ; 3.978  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.443  ; 3.881  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.284  ; 3.688  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.190  ; 2.449  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.519  ; 6.696  ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.628 ; -2.134 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.775 ; -2.289 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.628 ; -2.134 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.976 ; -2.440 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.332 ; -2.832 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; -0.287 ; -0.476 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -1.813 ; -2.280 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.287 ; -0.476 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -1.333 ; -1.758 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.172 ; -1.607 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.572  ; 0.326  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.051  ; -0.214 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.572  ; 0.326  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.259  ; 0.021  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; -0.048 ; -0.286 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -2.703 ; -3.194 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -2.703 ; -3.194 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -2.467 ; -2.884 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -3.080 ; -3.500 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -2.916 ; -3.330 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -2.467 ; -2.884 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -2.796 ; -3.210 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -2.593 ; -2.972 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -2.678 ; -3.081 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -2.687 ; -3.091 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -2.481 ; -2.898 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -2.822 ; -3.203 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -2.927 ; -3.364 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -3.035 ; -3.426 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -2.910 ; -3.344 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -2.945 ; -3.385 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -2.896 ; -3.340 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -2.822 ; -3.246 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -2.672 ; -3.062 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.345  ; 0.110  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.550 ; -1.786 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 7.836  ; 7.794  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.311  ; 6.271  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 7.836  ; 7.794  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 6.804  ; 6.768  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 7.876  ; 7.402  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 7.876  ; 7.402  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.773  ; 5.868  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.772  ; 5.873  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 21.924 ; 21.479 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 20.697 ; 20.627 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 21.924 ; 21.479 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 6.651  ; 6.231  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.074  ; 4.948  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.931  ; 4.836  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.980  ; 4.846  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.373  ; 5.255  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 5.207  ; 5.065  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.589  ; 4.528  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 5.018  ; 4.987  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.651  ; 6.231  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 5.964  ; 5.566  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.688  ; 4.596  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.964  ; 5.566  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.567  ; 4.505  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.994  ; 4.870  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.737  ; 4.682  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.562  ; 4.457  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.749  ; 4.624  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.292  ; 4.227  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.927  ; 3.859  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 5.252  ; 5.219  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.565  ; 4.494  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.518  ; 4.512  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 5.069  ; 4.957  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.844  ; 4.752  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.533  ; 4.484  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 5.252  ; 5.219  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 5.090  ; 5.061  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.486  ; 4.471  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.788  ; 4.730  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.728 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.651 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.084  ; 4.059  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.688  ; 3.592  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.851  ; 3.736  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.859  ; 3.741  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.634  ; 3.537  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 4.084  ; 4.059  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.685  ; 3.609  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.956  ; 3.892  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.460  ; 3.389  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.669  ; 3.600  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.759  ; 3.656  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.461  ; 3.361  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.582  ; 3.462  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.526  ; 3.417  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.495  ; 3.438  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.495  ; 3.438  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.445  ; 3.352  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.927  ; 3.804  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 4.481  ; 4.410  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.853  ; 5.468  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 6.814  ; 6.659  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 6.527  ; 6.255  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 6.814  ; 6.659  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.031  ; 4.843  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.198  ; 5.040  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 5.525  ; 5.355  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 5.566  ; 5.447  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.040  ; 5.882  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.970  ; 4.806  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 5.496  ; 5.393  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.497  ; 5.370  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.005  ; 4.857  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 5.607  ; 5.395  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.986  ; 4.866  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.163  ; 5.026  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.376  ; 5.203  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 5.706  ; 5.515  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.911  ; 3.824  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.668  ; 3.643  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.911  ; 3.824  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.208  ; 4.069  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 5.196  ; 5.081  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.666 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.775 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.508 ; 10.818 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 6.081  ; 6.040  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.081  ; 6.040  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 7.535  ; 7.488  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 6.542  ; 6.500  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 7.653  ; 7.182  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 7.653  ; 7.182  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.564  ; 5.659  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.563  ; 5.664  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 7.192  ; 7.155  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 7.192  ; 7.155  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 8.494  ; 8.066  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 4.080  ; 4.018  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.548  ; 4.423  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.407  ; 4.312  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.457  ; 4.324  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.833  ; 4.717  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.674  ; 4.533  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.080  ; 4.018  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.491  ; 4.458  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.129  ; 5.708  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 3.795  ; 3.729  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.175  ; 4.083  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.470  ; 5.070  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.058  ; 3.995  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.468  ; 4.345  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.221  ; 4.165  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.054  ; 3.950  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.234  ; 4.110  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.795  ; 3.729  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.445  ; 3.376  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.981  ; 3.963  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.056  ; 3.984  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.012  ; 4.002  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.540  ; 4.430  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.325  ; 4.233  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.025  ; 3.975  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.715  ; 4.681  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.561  ; 4.530  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.981  ; 3.963  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.272  ; 4.213  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.303 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.225 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.996  ; 2.897  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.215  ; 3.119  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.371  ; 3.257  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.378  ; 3.262  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.163  ; 3.066  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.595  ; 3.568  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.212  ; 3.135  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.471  ; 3.406  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.996  ; 2.924  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.195  ; 3.125  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.284  ; 3.181  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.997  ; 2.897  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.114  ; 2.994  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.057  ; 2.949  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.981  ; 2.888  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.028  ; 2.970  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.981  ; 2.888  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.445  ; 3.323  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 3.974  ; 3.903  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 5.363  ; 4.976  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.984  ; 3.867  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 5.581  ; 5.355  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 5.872  ; 5.738  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 4.123  ; 3.982  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 4.325  ; 4.203  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 4.620  ; 4.490  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 4.716  ; 4.606  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 4.967  ; 4.778  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 4.083  ; 3.957  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 4.389  ; 4.197  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.377  ; 4.244  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.984  ; 3.867  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.473  ; 4.310  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.089  ; 3.984  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.310  ; 4.179  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 4.500  ; 4.345  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 4.491  ; 4.354  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.194  ; 3.167  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.194  ; 3.167  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.428  ; 3.341  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.715  ; 3.577  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 4.664  ; 4.549  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.078 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.186 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.278  ; 8.593  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.298 ; 5.187 ; 5.734 ; 5.623 ;
; KEY[0]     ; GPIO_2[4]   ; 9.473 ;       ;       ; 9.896 ;
; KEY[1]     ; GPIO_2[5]   ; 6.849 ;       ;       ; 6.986 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 5.126 ; 5.015 ; 5.553 ; 5.442 ;
; KEY[0]     ; GPIO_2[4]   ; 9.081 ;       ;       ; 9.484 ;
; KEY[1]     ; GPIO_2[5]   ; 6.562 ;       ;       ; 6.692 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.910 ; 3.785 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.329 ; 4.187 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.329 ; 4.187 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.910 ; 3.785 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.963 ; 3.852 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.973 ; 3.831 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.218 ; 4.076 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.218 ; 4.076 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.166 ; 4.041 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.936 ; 3.811 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.139 ; 4.014 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.150 ; 4.025 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.150 ; 4.025 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.159 ; 4.034 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.150 ; 4.025 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.150 ; 4.025 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.973 ; 3.831 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.409 ; 3.284 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.843 ; 3.701 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.843 ; 3.701 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.409 ; 3.284 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.488 ; 3.377 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.502 ; 3.360 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.736 ; 3.594 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.736 ; 3.594 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.655 ; 3.530 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.434 ; 3.309 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.629 ; 3.504 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.639 ; 3.514 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.639 ; 3.514 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.648 ; 3.523 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.639 ; 3.514 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.639 ; 3.514 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.502 ; 3.360 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.807     ; 3.932     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.170     ; 4.312     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.170     ; 4.312     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.807     ; 3.932     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.828     ; 3.939     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.823     ; 3.965     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.070     ; 4.212     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.070     ; 4.212     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.054     ; 4.179     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.821     ; 3.946     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.022     ; 4.147     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.039     ; 4.164     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.039     ; 4.164     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.070     ; 4.195     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.039     ; 4.164     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.039     ; 4.164     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.823     ; 3.965     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.305     ; 3.430     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.685     ; 3.827     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.685     ; 3.827     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.305     ; 3.430     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.354     ; 3.465     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.351     ; 3.493     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.588     ; 3.730     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.588     ; 3.730     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.542     ; 3.667     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.319     ; 3.444     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.511     ; 3.636     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.527     ; 3.652     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.527     ; 3.652     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.558     ; 3.683     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.527     ; 3.652     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.527     ; 3.652     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.351     ; 3.493     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 44
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.091
Worst Case Available Settling Time: 15.143 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.548 ; -178.256      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.824 ; -278.333      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.722  ; 0.000         ;
; CLOCK_50                                                 ; 7.931  ; 0.000         ;
; altera_reserved_tck                                      ; 46.635 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.142  ; 0.000         ;
; CLOCK_50                                                 ; 0.159  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.179  ; 0.000         ;
; altera_reserved_tck                                      ; 0.187  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.824 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.728 ; -126.857      ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -2.379 ; -2.379        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.051 ; -2.102        ;
; CLOCK_50                                                 ; 7.329  ; 0.000         ;
; altera_reserved_tck                                      ; 49.472 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.378 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.535 ; 0.000         ;
; altera_reserved_tck                                      ; 0.574 ; 0.000         ;
; CLOCK_50                                                 ; 0.670 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.266 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.749  ; 0.000         ;
; CLOCK_50                                                 ; 9.219  ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.899 ; 0.000         ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.935 ; 0.000         ;
; altera_reserved_tck                                      ; 49.298 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.548 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.526     ; 3.183      ;
; -3.548 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.526     ; 3.183      ;
; -3.548 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.526     ; 3.183      ;
; -3.548 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.526     ; 3.183      ;
; -3.548 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.526     ; 3.183      ;
; -3.472 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.523     ; 3.110      ;
; -3.471 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.523     ; 3.109      ;
; -3.469 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.523     ; 3.107      ;
; -3.467 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.523     ; 3.105      ;
; -3.466 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.523     ; 3.104      ;
; -3.461 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 3.091      ;
; -3.461 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 3.091      ;
; -3.461 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 3.091      ;
; -3.461 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 3.091      ;
; -3.461 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 3.091      ;
; -3.447 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 3.069      ;
; -3.447 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 3.069      ;
; -3.447 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 3.069      ;
; -3.447 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 3.069      ;
; -3.447 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 3.069      ;
; -3.405 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.343     ; 3.223      ;
; -3.405 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.343     ; 3.223      ;
; -3.403 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 3.033      ;
; -3.403 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 3.033      ;
; -3.403 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 3.033      ;
; -3.403 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 3.033      ;
; -3.403 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.531     ; 3.033      ;
; -3.402 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 3.033      ;
; -3.402 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 3.033      ;
; -3.402 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 3.033      ;
; -3.402 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 3.033      ;
; -3.402 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 3.033      ;
; -3.387 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.716     ; 2.832      ;
; -3.387 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.716     ; 2.832      ;
; -3.387 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.716     ; 2.832      ;
; -3.387 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.716     ; 2.832      ;
; -3.387 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.716     ; 2.832      ;
; -3.385 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.528     ; 3.018      ;
; -3.384 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.528     ; 3.017      ;
; -3.382 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.528     ; 3.015      ;
; -3.380 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.528     ; 3.013      ;
; -3.379 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.528     ; 3.012      ;
; -3.371 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 2.996      ;
; -3.370 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 2.995      ;
; -3.368 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 2.993      ;
; -3.366 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 2.991      ;
; -3.365 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.536     ; 2.990      ;
; -3.350 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.525     ; 2.986      ;
; -3.349 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.525     ; 2.985      ;
; -3.349 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.525     ; 2.985      ;
; -3.349 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.525     ; 2.985      ;
; -3.327 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.528     ; 2.960      ;
; -3.326 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.528     ; 2.959      ;
; -3.326 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.527     ; 2.960      ;
; -3.325 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.527     ; 2.959      ;
; -3.324 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.528     ; 2.957      ;
; -3.323 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.527     ; 2.957      ;
; -3.322 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.528     ; 2.955      ;
; -3.321 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.528     ; 2.954      ;
; -3.321 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.527     ; 2.955      ;
; -3.320 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.527     ; 2.954      ;
; -3.318 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 3.131      ;
; -3.318 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 3.131      ;
; -3.311 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.713     ; 2.759      ;
; -3.310 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.713     ; 2.758      ;
; -3.308 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[14]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.713     ; 2.756      ;
; -3.306 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.713     ; 2.754      ;
; -3.305 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.713     ; 2.753      ;
; -3.304 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.356     ; 3.109      ;
; -3.304 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.356     ; 3.109      ;
; -3.287 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 2.915      ;
; -3.287 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 2.915      ;
; -3.287 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 2.915      ;
; -3.287 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 2.915      ;
; -3.287 ; max_read_addr[14] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 2.915      ;
; -3.278 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[19]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.346     ; 3.093      ;
; -3.277 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[20]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.346     ; 3.092      ;
; -3.276 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[21]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.346     ; 3.091      ;
; -3.268 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[2]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.899      ;
; -3.268 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[3]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.899      ;
; -3.268 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[4]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.899      ;
; -3.268 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[5]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.899      ;
; -3.268 ; max_read_addr[12] ; sdram_control:sdram_control_inst|rRD1_ADDR[6]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.899      ;
; -3.263 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.894      ;
; -3.262 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.893      ;
; -3.262 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.893      ;
; -3.262 ; max_read_addr[7]  ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.893      ;
; -3.260 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 3.073      ;
; -3.260 ; max_read_addr[11] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.348     ; 3.073      ;
; -3.259 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 3.073      ;
; -3.259 ; max_read_addr[8]  ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.347     ; 3.073      ;
; -3.249 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[17]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 2.872      ;
; -3.248 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[15]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 2.871      ;
; -3.248 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[16]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 2.871      ;
; -3.248 ; max_read_addr[10] ; sdram_control:sdram_control_inst|rRD1_ADDR[18]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.538     ; 2.871      ;
; -3.247 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[13]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.343     ; 3.065      ;
; -3.244 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[10]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 2.872      ;
; -3.244 ; max_read_addr[20] ; sdram_control:sdram_control_inst|rRD1_ADDR[9]~_emulated  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 2.872      ;
; -3.237 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[23]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.333     ; 3.065      ;
; -3.236 ; max_read_addr[9]  ; sdram_control:sdram_control_inst|rRD1_ADDR[22]~_emulated ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.333     ; 3.064      ;
+--------+-------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.824 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a14~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 2.488      ;
; -2.693 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a13~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.913     ; 2.355      ;
; -2.672 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a8~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.916     ; 2.331      ;
; -2.671 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.918     ; 2.328      ;
; -2.638 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.917     ; 2.296      ;
; -2.624 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a10~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 2.284      ;
; -2.590 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[2]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.216     ; 1.927      ;
; -2.590 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[5]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.216     ; 1.927      ;
; -2.589 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[3]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.216     ; 1.926      ;
; -2.588 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[6]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.216     ; 1.925      ;
; -2.572 ; current_img[2]                        ; max_read_addr[23]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 2.214      ;
; -2.565 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[7]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.216     ; 1.902      ;
; -2.562 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[0]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.216     ; 1.899      ;
; -2.562 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[4]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.216     ; 1.899      ;
; -2.559 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a6~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.907     ; 2.227      ;
; -2.549 ; current_img[1]                        ; max_read_addr[23]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.190      ;
; -2.541 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[1]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.880      ;
; -2.541 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.880      ;
; -2.541 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a4~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.908     ; 2.208      ;
; -2.535 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a22~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 2.204      ;
; -2.534 ; current_img[0]                        ; max_read_addr[23]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.175      ;
; -2.525 ; current_img[3]                        ; max_read_addr[23]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 2.167      ;
; -2.523 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 2.192      ;
; -2.520 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.183      ;
; -2.517 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[0]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.856      ;
; -2.516 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a1~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.179      ;
; -2.514 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a23~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.913     ; 2.176      ;
; -2.513 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_green[7]                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.852      ;
; -2.511 ; current_img[2]                        ; max_read_addr[22]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 2.153      ;
; -2.505 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.915     ; 2.165      ;
; -2.501 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[1]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 1.851      ;
; -2.501 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[6]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 1.851      ;
; -2.500 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[4]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 1.850      ;
; -2.500 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_red[5]                                                                                                            ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 1.850      ;
; -2.499 ; current_img[2]                        ; max_read_addr[21]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 2.141      ;
; -2.494 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.921     ; 2.148      ;
; -2.487 ; MySPI:MySPI_instance|draw_type[4]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 2.145      ;
; -2.483 ; MySPI:MySPI_instance|draw_type[7]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 2.141      ;
; -2.480 ; current_img[1]                        ; max_read_addr[22]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.121      ;
; -2.476 ; current_img[1]                        ; max_read_addr[21]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.117      ;
; -2.473 ; current_img[0]                        ; max_read_addr[22]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.114      ;
; -2.470 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.914     ; 2.131      ;
; -2.463 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_blue[2]                                                                                                           ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.803      ;
; -2.461 ; current_img[0]                        ; max_read_addr[21]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.102      ;
; -2.459 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_blue[1]                                                                                                           ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.799      ;
; -2.456 ; current_img[3]                        ; max_read_addr[22]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 2.098      ;
; -2.452 ; current_img[3]                        ; max_read_addr[21]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 2.094      ;
; -2.443 ; current_img[2]                        ; max_read_addr[20]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 2.085      ;
; -2.436 ; MySPI:MySPI_instance|draw_type[0]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 2.094      ;
; -2.424 ; current_img[2]                        ; max_read_addr[19]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 2.066      ;
; -2.422 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_blue[6]                                                                                                           ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.762      ;
; -2.415 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.917     ; 2.073      ;
; -2.405 ; current_img[0]                        ; max_read_addr[20]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.046      ;
; -2.405 ; current_img[1]                        ; max_read_addr[20]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.046      ;
; -2.403 ; current_img[2]                        ; base_read_addr[18]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.089     ; 1.867      ;
; -2.403 ; counter_pix[10]                       ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.899     ; 2.057      ;
; -2.403 ; MySPI:MySPI_instance|draw_type[6]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 2.061      ;
; -2.401 ; current_img[1]                        ; max_read_addr[19]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.042      ;
; -2.388 ; current_img[3]                        ; max_read_addr[20]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 2.030      ;
; -2.386 ; current_img[0]                        ; max_read_addr[19]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.027      ;
; -2.380 ; current_img[1]                        ; base_read_addr[18]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 1.843      ;
; -2.378 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_blue[4]                                                                                                           ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.718      ;
; -2.378 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.041      ;
; -2.375 ; current_img[2]                        ; max_read_addr[18]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 2.017      ;
; -2.374 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_blue[5]                                                                                                           ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.714      ;
; -2.365 ; current_img[0]                        ; base_read_addr[18]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.090     ; 1.828      ;
; -2.363 ; MySPI:MySPI_instance|ImgNum[2]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 2.021      ;
; -2.362 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:mtl_controller_inst|read_blue[7]                                                                                                           ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.702      ;
; -2.358 ; MySPI:MySPI_instance|ImgNum[3]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 2.016      ;
; -2.356 ; MySPI:MySPI_instance|draw_type[3]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 2.014      ;
; -2.346 ; current_img[2]                        ; max_read_addr[17]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 1.988      ;
; -2.345 ; MySPI:MySPI_instance|draw_type[5]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 2.003      ;
; -2.339 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 2.002      ;
; -2.337 ; current_img[0]                        ; max_read_addr[18]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 1.978      ;
; -2.329 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a21~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 1.992      ;
; -2.327 ; current_img[1]                        ; max_read_addr[18]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 1.968      ;
; -2.323 ; current_img[1]                        ; max_read_addr[17]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 1.964      ;
; -2.320 ; MySPI:MySPI_instance|draw_type[4]     ; wait_dly                                                                                                                                                  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 1.978      ;
; -2.316 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a13~porta_re_reg       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.913     ; 1.978      ;
; -2.316 ; MySPI:MySPI_instance|draw_type[7]     ; wait_dly                                                                                                                                                  ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 1.974      ;
; -2.314 ; counter_pix[9]                        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.899     ; 1.968      ;
; -2.314 ; MySPI:MySPI_instance|ImgNum[7]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 1.972      ;
; -2.310 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a6~porta_re_reg        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.907     ; 1.978      ;
; -2.308 ; MySPI:MySPI_instance|ImgNum[5]        ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 1.966      ;
; -2.305 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[13]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.088     ; 1.770      ;
; -2.302 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a2~porta_re_reg        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 1.971      ;
; -2.301 ; current_img[2]                        ; base_read_addr[21]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.888     ; 1.966      ;
; -2.298 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a22~porta_re_reg       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 1.967      ;
; -2.298 ; MySPI:MySPI_instance|draw_type[1]     ; loading                                                                                                                                                   ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 1.956      ;
; -2.297 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a20~porta_address_reg0 ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 1.960      ;
; -2.295 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[12]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.086     ; 1.762      ;
; -2.295 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[11]                                                                                                                                        ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.086     ; 1.762      ;
; -2.295 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[2]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 1.761      ;
; -2.295 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[3]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 1.761      ;
; -2.295 ; MySPI:MySPI_instance|draw_type[1]     ; max_read_addr[5]                                                                                                                                          ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 1.761      ;
; -2.295 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[7]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.086     ; 1.762      ;
; -2.295 ; MySPI:MySPI_instance|draw_type[1]     ; base_read_addr[8]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.086     ; 1.762      ;
; -2.295 ; MySPI:MySPI_instance|draw_type[1]     ; max_read_addr[10]                                                                                                                                         ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 1.761      ;
; -2.293 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a14~porta_re_reg       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.911     ; 1.957      ;
; -2.292 ; MySPI:MySPI_instance|draw_type[1]     ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a21~porta_re_reg       ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.912     ; 1.955      ;
+--------+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.722 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.098     ; 3.268      ;
; 6.734 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.098     ; 3.256      ;
; 6.735 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.098     ; 3.255      ;
; 7.071 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.098     ; 2.919      ;
; 7.116 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.098     ; 2.874      ;
; 7.181 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.098     ; 2.809      ;
; 7.292 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.098     ; 2.698      ;
; 7.467 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.098     ; 2.523      ;
; 7.571 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.098     ; 2.419      ;
; 8.820 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.098     ; 1.170      ;
; 9.019 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.101       ; -0.098     ; 0.971      ;
+-------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.931  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 12.217     ;
; 8.017  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 12.131     ;
; 8.048  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 12.100     ;
; 8.384  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.506      ; 2.109      ;
; 8.581  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 11.567     ;
; 8.593  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.901      ;
; 8.593  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.901      ;
; 8.601  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.893      ;
; 8.667  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 11.481     ;
; 8.698  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 11.450     ;
; 8.740  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.506      ; 1.753      ;
; 8.740  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.506      ; 1.753      ;
; 8.740  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.506      ; 1.753      ;
; 8.740  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.506      ; 1.753      ;
; 8.740  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.506      ; 1.753      ;
; 8.768  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.684      ; 1.925      ;
; 8.768  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.684      ; 1.925      ;
; 8.769  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.686      ; 1.926      ;
; 8.777  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.717      ;
; 8.782  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.712      ;
; 8.850  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.644      ;
; 8.850  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.644      ;
; 8.850  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.644      ;
; 8.850  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.644      ;
; 8.850  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.644      ;
; 8.850  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.644      ;
; 8.884  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.610      ;
; 8.915  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 11.233     ;
; 8.933  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.561      ;
; 8.933  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.561      ;
; 8.933  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.561      ;
; 9.056  ; MySPI:MySPI_instance|Trigger                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 1.438      ;
; 9.215  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.741     ;
; 9.301  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.655     ;
; 9.332  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 10.624     ;
; 9.565  ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 10.583     ;
; 9.932  ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 10.217     ;
; 9.934  ; MySPI:MySPI_instance|Red[7]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.703      ; 0.778      ;
; 9.945  ; MySPI:MySPI_instance|Red[3]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.703      ; 0.767      ;
; 9.947  ; MySPI:MySPI_instance|Red[1]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.703      ; 0.765      ;
; 9.949  ; MySPI:MySPI_instance|Red[4]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.703      ; 0.763      ;
; 9.951  ; MySPI:MySPI_instance|Red[0]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.703      ; 0.761      ;
; 9.953  ; MySPI:MySPI_instance|Red[5]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.703      ; 0.759      ;
; 9.968  ; MySPI:MySPI_instance|Red[2]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.703      ; 0.744      ;
; 9.976  ; MySPI:MySPI_instance|Red[6]                            ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.703      ; 0.736      ;
; 10.006 ; MySPI:MySPI_instance|Green[3]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.702      ;
; 10.124 ; MySPI:MySPI_instance|Blue[5]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.584      ;
; 10.125 ; MySPI:MySPI_instance|Green[5]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.583      ;
; 10.131 ; MySPI:MySPI_instance|Blue[6]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.577      ;
; 10.132 ; MySPI:MySPI_instance|Blue[0]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.576      ;
; 10.135 ; MySPI:MySPI_instance|Blue[2]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.573      ;
; 10.140 ; MySPI:MySPI_instance|Blue[4]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.568      ;
; 10.144 ; MySPI:MySPI_instance|Green[1]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.564      ;
; 10.145 ; MySPI:MySPI_instance|Green[4]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.563      ;
; 10.146 ; MySPI:MySPI_instance|Green[0]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.562      ;
; 10.148 ; MySPI:MySPI_instance|Green[2]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.560      ;
; 10.150 ; MySPI:MySPI_instance|Blue[1]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.558      ;
; 10.151 ; MySPI:MySPI_instance|Blue[7]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.557      ;
; 10.151 ; MySPI:MySPI_instance|Green[7]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.557      ;
; 10.154 ; MySPI:MySPI_instance|Blue[3]                           ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.554      ;
; 10.157 ; MySPI:MySPI_instance|Green[6]                          ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.699      ; 0.551      ;
; 10.199 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 9.757      ;
; 10.311 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 9.645      ;
; 10.397 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 9.559      ;
; 10.428 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 9.528      ;
; 10.582 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 9.567      ;
; 10.899 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 9.251      ;
; 11.216 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 8.741      ;
; 11.295 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 8.661      ;
; 11.434 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 8.522      ;
; 11.520 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 8.436      ;
; 11.549 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 8.601      ;
; 11.551 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 8.405      ;
; 11.870 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 8.281      ;
; 12.183 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 7.775      ;
; 12.312 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 7.645      ;
; 12.418 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 7.538      ;
; 12.520 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 7.631      ;
; 12.529 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 7.426      ;
; 12.615 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 7.340      ;
; 12.646 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 7.309      ;
; 12.764 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][4] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 7.380      ;
; 13.154 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 6.805      ;
; 13.260 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 6.695      ;
; 13.279 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 6.679      ;
; 13.346 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 6.609      ;
; 13.377 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 6.578      ;
; 13.414 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][4] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 6.730      ;
; 13.435 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.522      ;
; 13.513 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 6.442      ;
; 13.943 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 6.201      ;
; 14.048 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][4] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.904      ;
; 14.244 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][0] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 5.711      ;
; 14.250 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][5] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.709      ;
; 14.402 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][6] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 5.556      ;
; 14.530 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][7] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 5.426      ;
; 14.593 ; i2c_touch_config:i2c_touch_config_inst|read_data[6][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.157      ; 5.551      ;
; 14.774 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.174      ;
; 14.860 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.088      ;
; 14.891 ; i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 5.057      ;
+--------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.791      ;
; 46.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 3.706      ;
; 46.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.577      ;
; 46.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.529      ;
; 46.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 3.513      ;
; 46.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.451      ;
; 47.075 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.350      ;
; 47.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.834      ;
; 47.652 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.786      ;
; 47.682 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.744      ;
; 47.698 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.727      ;
; 47.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.718      ;
; 47.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.708      ;
; 47.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.692      ;
; 47.819 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.607      ;
; 47.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.587      ;
; 47.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.556      ;
; 47.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.526      ;
; 47.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.435      ;
; 48.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.219      ;
; 48.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.877      ;
; 48.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.691      ;
; 48.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.610      ;
; 48.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.450      ;
; 49.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.399      ;
; 49.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.371      ;
; 49.132 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.290      ;
; 49.938 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.490      ;
; 96.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.131      ;
; 96.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.053      ;
; 96.892 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.051      ;
; 96.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.046      ;
; 96.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.968      ;
; 96.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.966      ;
; 96.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.964      ;
; 96.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.964      ;
; 96.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.964      ;
; 96.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.964      ;
; 96.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.964      ;
; 96.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.964      ;
; 97.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.925      ;
; 97.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.886      ;
; 97.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.886      ;
; 97.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.886      ;
; 97.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.886      ;
; 97.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.886      ;
; 97.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.886      ;
; 97.073 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.869      ;
; 97.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.860      ;
; 97.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.860      ;
; 97.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.860      ;
; 97.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.860      ;
; 97.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.860      ;
; 97.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.860      ;
; 97.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.860      ;
; 97.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.860      ;
; 97.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.860      ;
; 97.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.860      ;
; 97.086 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.853      ;
; 97.094 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.848      ;
; 97.095 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.847      ;
; 97.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.791      ;
; 97.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.789      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.791      ;
; 97.164 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.775      ;
; 97.166 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.773      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.782      ;
; 97.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.750      ;
; 97.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.731      ;
; 97.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.731      ;
; 97.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.731      ;
; 97.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.731      ;
; 97.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.731      ;
; 97.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.731      ;
; 97.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.710      ;
; 97.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.710      ;
; 97.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.710      ;
; 97.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.710      ;
; 97.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.710      ;
; 97.236 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.713      ;
; 97.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.711      ;
; 97.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.690      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.687      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.687      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.687      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.687      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.687      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.687      ;
; 97.317 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.627      ;
; 97.317 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.627      ;
; 97.317 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.627      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.142 ; max_read_addr[6]                                                                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]~_emulated                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.045     ; 0.332      ;
; 0.156 ; sdram_control:sdram_control_inst|mDATAOUT[12]                                                                                                                                                         ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.160 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.167 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.168 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.175 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.502      ;
; 0.181 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.508      ;
; 0.186 ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; sdram_control:sdram_control_inst|mWR                                                                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; sdram_control:sdram_control_inst|RD_MASK[0]                                                                                                                                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; base_read_addr[7]                                                                                                                                                                                     ; sdram_control:sdram_control_inst|rRD1_ADDR[7]~_emulated                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.037     ; 0.386      ;
; 0.189 ; base_read_addr[11]                                                                                                                                                                                    ; sdram_control:sdram_control_inst|rRD1_ADDR[11]~_emulated                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.037     ; 0.387      ;
; 0.190 ; base_read_addr[12]                                                                                                                                                                                    ; sdram_control:sdram_control_inst|rRD1_ADDR[12]~_emulated                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.037     ; 0.388      ;
; 0.190 ; max_read_addr[11]                                                                                                                                                                                     ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[11]~_emulated                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 0.387      ;
; 0.192 ; max_read_addr[13]                                                                                                                                                                                     ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[13]~_emulated                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 0.389      ;
; 0.192 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|SA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|SA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|WE_N                                                                                                                                               ; sdram_control:sdram_control_inst|WE_N                                                                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|RAS_N                                                                                                                                              ; sdram_control:sdram_control_inst|RAS_N                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; base_read_addr[8]                                                                                                                                                                                     ; sdram_control:sdram_control_inst|rRD1_ADDR[8]~_emulated                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.037     ; 0.393      ;
; 0.195 ; sdram_control:sdram_control_inst|command:u_command|BA[0]                                                                                                                                              ; sdram_control:sdram_control_inst|BA[0]                                                                                                                                                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; max_read_addr[4]                                                                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[4]~_emulated                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 0.393      ;
; 0.196 ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                             ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                               ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; max_read_addr[2]                                                                                                                                                                                      ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[2]~_emulated                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.038     ; 0.394      ;
; 0.197 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; sdram_control:sdram_control_inst|control_interface:u_control_interface|WRITEA                                                                                                                         ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|rp_shift[2]                                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; sdram_control:sdram_control_inst|CMD[1]                                                                                                                                                               ; sdram_control:sdram_control_inst|control_interface:u_control_interface|READA                                                                                                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; sdram_control:sdram_control_inst|Write                                                                                                                                                                ; sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.159 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.480      ;
; 0.169 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.490      ;
; 0.171 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.493      ;
; 0.174 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.495      ;
; 0.180 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.501      ;
; 0.185 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[25]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[25]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[26]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[26]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[27]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[28]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[28]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[29]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[29]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[30]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[30]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hold_buffer:hold_buffer_tchrdy|count[31]                                                                                                                                                              ; hold_buffer:hold_buffer_tchrdy|count[31]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                            ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; touch_buffer:touch_buffer_east|active                                                                                                                                                                 ; touch_buffer:touch_buffer_east|active                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; touch_buffer:touch_buffer_west|active                                                                                                                                                                 ; touch_buffer:touch_buffer_west|active                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_counter[1]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                              ; MySPI:MySPI_instance|SPI_state.S_Addr_11                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                              ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                  ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hold_buffer:hold_buffer_tchrdy|active                                                                                                                                                                 ; hold_buffer:hold_buffer_tchrdy|active                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; i2c_touch_config:i2c_touch_config_inst|read_data[1][7]                                                                                                                                                ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; i2c_touch_config:i2c_touch_config_inst|read_data[1][5]                                                                                                                                                ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_counter[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; reset_delay:reset_delay_inst|cont[19]                                                                                                                                                                 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.572      ;
; 0.197 ; MySPI:MySPI_instance|sdram_write_load0                                                                                                                                                                ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; MySPI:MySPI_instance|SPI_address[5]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_address[6]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; MySPI:MySPI_instance|SPI_state.S_Wait                                                                                                                                                                 ; MySPI:MySPI_instance|SPI_state.S_Addr                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; reset_delay:reset_delay_inst|cont[19]                                                                                                                                                                 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.575      ;
; 0.198 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; MySPI:MySPI_instance|SPI_state.S_Data_11                                                                                                                                                              ; MySPI:MySPI_instance|SPI_state.S_End                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.322      ;
; 0.201 ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.321      ;
; 0.205 ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; MySPI:MySPI_instance|SPI_data[1]                                                                                                                                                                      ; MySPI:MySPI_instance|SPI_data[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                           ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|read_data[30][7]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.330      ;
; 0.209 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                          ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|read_data[30][2]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|read_data[30][1]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.331      ;
; 0.209 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.331      ;
; 0.210 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|read_data[30][3]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                     ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.333      ;
; 0.216 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.337      ;
; 0.224 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.345      ;
; 0.225 ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.346      ;
; 0.227 ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                                                         ; i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.348      ;
; 0.229 ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.350      ;
; 0.237 ; MySPI:MySPI_instance|SPI_address[1]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_address[2]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.357      ;
; 0.239 ; MySPI:MySPI_instance|SPI_address[2]                                                                                                                                                                   ; MySPI:MySPI_instance|SPI_address[3]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.359      ;
; 0.249 ; reset_delay:reset_delay_inst|cont[18]                                                                                                                                                                 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.626      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.179 ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; loading                                                                                                                                                                                               ; loading                                                                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wait_dly                                                                                                                                                                                              ; wait_dly                                                                                                                                                                                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                        ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.191 ; counter_dly[5]                                                                                                                                                                                        ; counter_dly[5]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.318      ;
; 0.194 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.482      ;
; 0.198 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.484      ;
; 0.205 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.491      ;
; 0.210 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.497      ;
; 0.222 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.508      ;
; 0.258 ; mtl_controller:mtl_controller_inst|read_blue[0]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.386      ;
; 0.259 ; mtl_controller:mtl_controller_inst|read_blue[4]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; mtl_controller:mtl_controller_inst|read_blue[3]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; mtl_controller:mtl_controller_inst|read_red[6]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; mtl_controller:mtl_controller_inst|read_green[7]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.388      ;
; 0.260 ; mtl_controller:mtl_controller_inst|read_green[4]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.388      ;
; 0.260 ; mtl_controller:mtl_controller_inst|read_green[0]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.388      ;
; 0.260 ; mtl_controller:mtl_controller_inst|read_red[3]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.388      ;
; 0.261 ; mtl_controller:mtl_controller_inst|read_blue[7]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.389      ;
; 0.261 ; mtl_controller:mtl_controller_inst|read_blue[5]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.389      ;
; 0.262 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.389      ;
; 0.264 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.275 ; mtl_controller:mtl_controller_inst|read_red[5]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.403      ;
; 0.275 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; mtl_controller:mtl_controller_inst|read_red[4]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.406      ;
; 0.278 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.395      ;
; 0.285 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.290 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.292 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter_dly[2]                                                                                                                                                                                        ; counter_dly[2]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; counter_dly[3]                                                                                                                                                                                        ; counter_dly[3]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; counter_dly[4]                                                                                                                                                                                        ; counter_dly[4]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.421      ;
; 0.298 ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; counter_dly[1]                                                                                                                                                                                        ; counter_dly[1]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.304 ; counter_dly[0]                                                                                                                                                                                        ; counter_dly[0]                                                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.431      ;
; 0.306 ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.433      ;
; 0.306 ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.433      ;
; 0.309 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.437      ;
; 0.309 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.437      ;
; 0.315 ; wait_dly                                                                                                                                                                                              ; loading                                                                                                                                                                                               ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.443      ;
; 0.318 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.632      ;
; 0.320 ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.447      ;
; 0.320 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.634      ;
; 0.325 ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; mtl_controller:mtl_controller_inst|read_green[2]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.453      ;
; 0.332 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.334 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.342 ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                        ; mtl_controller:mtl_controller_inst|read_green[2]                                                                                                                                                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.660      ;
; 0.356 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.641      ;
; 0.361 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.646      ;
; 0.364 ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.482      ;
; 0.366 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.650      ;
; 0.369 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 0.645      ;
; 0.377 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 0.653      ;
; 0.378 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 0.654      ;
; 0.381 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.665      ;
; 0.384 ; mtl_controller:mtl_controller_inst|read_blue[6]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.314      ;
; 0.384 ; mtl_controller:mtl_controller_inst|read_blue[1]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.314      ;
; 0.384 ; mtl_controller:mtl_controller_inst|read_green[6]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.314      ;
; 0.384 ; mtl_controller:mtl_controller_inst|read_green[1]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.314      ;
; 0.385 ; mtl_controller:mtl_controller_inst|read_blue[2]                                                                                                                                                       ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.315      ;
; 0.385 ; mtl_controller:mtl_controller_inst|read_green[5]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.315      ;
; 0.385 ; mtl_controller:mtl_controller_inst|read_red[0]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.315      ;
; 0.385 ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                                ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.316      ;
; 0.386 ; mtl_controller:mtl_controller_inst|read_green[3]                                                                                                                                                      ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.316      ;
; 0.386 ; mtl_controller:mtl_controller_inst|read_red[7]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.316      ;
; 0.388 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.508      ;
; 0.393 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.164     ; 0.313      ;
; 0.394 ; mtl_controller:mtl_controller_inst|read_red[1]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.164     ; 0.314      ;
; 0.394 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.164     ; 0.314      ;
; 0.394 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.164     ; 0.314      ;
; 0.400 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.528      ;
; 0.406 ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                           ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.534      ;
; 0.407 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.527      ;
; 0.410 ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                        ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.340      ;
; 0.411 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.151     ; 0.344      ;
; 0.422 ; mtl_controller:mtl_controller_inst|read_red[2]                                                                                                                                                        ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.550      ;
; 0.423 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 0.699      ;
; 0.424 ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                          ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                                                           ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.551      ;
; 0.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.545      ;
; 0.428 ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                          ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.555      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.483      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 20.824 ; mtl_controller:mtl_controller_inst|x_cnt[0]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.101      ; 0.827      ;
; 21.012 ; mtl_controller:mtl_controller_inst|x_cnt[10] ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.101      ; 1.015      ;
; 21.370 ; mtl_controller:mtl_controller_inst|x_cnt[1]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.101      ; 1.373      ;
; 21.374 ; mtl_controller:mtl_controller_inst|x_cnt[5]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.101      ; 1.377      ;
; 21.391 ; mtl_controller:mtl_controller_inst|x_cnt[9]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.101      ; 1.394      ;
; 21.395 ; mtl_controller:mtl_controller_inst|x_cnt[8]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.101      ; 1.398      ;
; 21.463 ; mtl_controller:mtl_controller_inst|x_cnt[7]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.101      ; 1.466      ;
; 21.477 ; mtl_controller:mtl_controller_inst|x_cnt[6]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.101      ; 1.480      ;
; 21.601 ; mtl_controller:mtl_controller_inst|x_cnt[3]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.101      ; 1.604      ;
; 21.632 ; mtl_controller:mtl_controller_inst|x_cnt[2]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.101      ; 1.635      ;
; 21.634 ; mtl_controller:mtl_controller_inst|x_cnt[4]  ; mapController:mapController_inst|tileLoad ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.202      ; 0.101      ; 1.637      ;
+--------+----------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                              ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.728 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.398     ; 1.883      ;
; -2.728 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.398     ; 1.883      ;
; -2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.406     ; 1.670      ;
; -2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.406     ; 1.670      ;
; -2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.406     ; 1.670      ;
; -2.523 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.403     ; 1.673      ;
; -2.522 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|loading_buf                                                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.403     ; 1.672      ;
; -2.522 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.404     ; 1.671      ;
; -2.522 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.404     ; 1.671      ;
; -2.522 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.403     ; 1.672      ;
; -2.522 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.404     ; 1.671      ;
; -2.522 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.403     ; 1.672      ;
; -2.522 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.403     ; 1.672      ;
; -2.517 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oHD                                                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.404     ; 1.666      ;
; -2.517 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[1]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.403     ; 1.667      ;
; -2.451 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.337     ; 1.667      ;
; -2.451 ; reset_delay:reset_delay_inst|cont[23]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.337     ; 1.667      ;
; -2.357 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.337     ; 1.573      ;
; -2.357 ; reset_delay:reset_delay_inst|cont[24]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.337     ; 1.573      ;
; -2.343 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mvd                                                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.222     ; 1.674      ;
; -2.343 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oVD                                                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.222     ; 1.674      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.221     ; 1.665      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[1]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.221     ; 1.665      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[2]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.221     ; 1.665      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[3]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.221     ; 1.665      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.221     ; 1.665      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[6]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.221     ; 1.665      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[7]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.221     ; 1.665      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[8]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.221     ; 1.665      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[9]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.221     ; 1.665      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[10]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.221     ; 1.665      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|x_cnt[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.221     ; 1.665      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[3]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.212     ; 1.674      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[6]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.212     ; 1.674      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[7]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.212     ; 1.674      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[8]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.212     ; 1.674      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[9]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.212     ; 1.674      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.216     ; 1.670      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.216     ; 1.670      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.673      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.673      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.216     ; 1.670      ;
; -2.333 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.216     ; 1.670      ;
; -2.332 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                       ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.672      ;
; -2.332 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.214     ; 1.671      ;
; -2.332 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[0]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.672      ;
; -2.332 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[3]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.672      ;
; -2.332 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[4]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.672      ;
; -2.332 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[5]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.672      ;
; -2.332 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_B[7]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.672      ;
; -2.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.674      ;
; -2.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.674      ;
; -2.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.674      ;
; -2.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.674      ;
; -2.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.207     ; 1.674      ;
; -2.328 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.215     ; 1.666      ;
; -2.317 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                         ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 1.667      ;
; -2.218 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.337     ; 1.434      ;
; -2.218 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.337     ; 1.434      ;
; -2.205 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.337     ; 1.421      ;
; -2.205 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.337     ; 1.421      ;
; -2.099 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.337     ; 1.315      ;
; -2.099 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.337     ; 1.315      ;
; -1.967 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.337     ; 1.183      ;
; -1.967 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                               ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.337     ; 1.183      ;
; 28.461 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.101      ; 1.898      ;
; 28.461 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.101      ; 1.898      ;
; 28.461 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.101      ; 1.898      ;
; 28.461 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.101      ; 1.898      ;
; 28.461 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.101      ; 1.898      ;
; 28.461 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.101      ; 1.898      ;
; 28.461 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.101      ; 1.898      ;
; 28.461 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.101      ; 1.898      ;
; 28.497 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.101      ; 1.916      ;
; 28.624 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.100      ; 1.734      ;
; 28.624 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.100      ; 1.734      ;
; 28.624 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.100      ; 1.734      ;
; 28.624 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.100      ; 1.734      ;
; 28.650 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.099      ; 1.707      ;
; 28.650 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.099      ; 1.707      ;
; 28.650 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.099      ; 1.707      ;
; 28.650 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.099      ; 1.707      ;
; 28.650 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.099      ; 1.707      ;
; 28.650 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.099      ; 1.707      ;
; 28.650 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.099      ; 1.707      ;
; 28.650 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.099      ; 1.707      ;
; 28.660 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.100      ; 1.752      ;
; 28.671 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 1.571      ;
; 28.671 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.048     ; 1.571      ;
; 28.686 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.099      ; 1.725      ;
; 28.789 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.091      ; 1.560      ;
; 28.789 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.091      ; 1.560      ;
; 28.789 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.091      ; 1.560      ;
; 28.789 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                            ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.091      ; 1.560      ;
; 28.825 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.091      ; 1.578      ;
; 28.850 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.132      ; 1.572      ;
; 28.850 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.132      ; 1.572      ;
; 28.850 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.132      ; 1.572      ;
; 28.850 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.132      ; 1.572      ;
; 28.850 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.132      ; 1.572      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -2.379 ; reset_delay:reset_delay_inst|cont[26] ; mapController:mapController_inst|tileLoad ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.404        ; -1.220     ; 1.510      ;
+--------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.051 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.355     ; 0.857      ;
; -1.051 ; load_new                              ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.355     ; 0.857      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.697     ; 2.995      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.697     ; 2.995      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.697     ; 2.995      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.697     ; 2.995      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.697     ; 2.995      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.697     ; 2.995      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.697     ; 2.995      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.697     ; 2.995      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.697     ; 2.995      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.697     ; 2.995      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.697     ; 2.995      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.697     ; 2.995      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[14]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[1]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[2]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[3]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[4]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[5]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[6]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[7]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[8]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[9]                                                                                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[10]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[11]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[13]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[12]                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.001      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[7]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[6]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[5]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[4]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[3]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[2]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[1]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_delay[0]                                                                                                                                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_refresh                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|command_done                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[20]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.704     ; 2.988      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.704     ; 2.988      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[22]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.704     ; 2.988      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rWR1_ADDR[23]                                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.704     ; 2.988      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|rw_flag                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.692     ; 3.000      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.245  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.693     ; 2.999      ;
; 5.246  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[6]~_emulated                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.705     ; 2.986      ;
; 5.246  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 3.000      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.252  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.996      ;
; 5.254  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[23]~_emulated                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.691     ; 2.992      ;
; 5.254  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.696     ; 2.987      ;
; 5.254  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.696     ; 2.987      ;
; 5.254  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.696     ; 2.987      ;
; 5.254  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.696     ; 2.987      ;
; 5.254  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.696     ; 2.987      ;
; 5.254  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.696     ; 2.987      ;
; 5.254  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.696     ; 2.987      ;
; 5.254  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.696     ; 2.987      ;
; 5.255  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.993      ;
; 5.255  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                          ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.993      ;
; 5.255  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.993      ;
; 5.255  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.689     ; 2.993      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.329  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.195      ; 2.853      ;
; 7.491  ; reset_delay:reset_delay_inst|cont[26] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.193      ; 2.689      ;
; 7.600  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.256      ; 2.643      ;
; 7.694  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.256      ; 2.549      ;
; 7.762  ; reset_delay:reset_delay_inst|cont[23] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.254      ; 2.479      ;
; 7.845  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.256      ; 2.398      ;
; 7.846  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.256      ; 2.397      ;
; 7.856  ; reset_delay:reset_delay_inst|cont[24] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.254      ; 2.385      ;
; 7.963  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.256      ; 2.280      ;
; 8.007  ; reset_delay:reset_delay_inst|cont[21] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.254      ; 2.234      ;
; 8.008  ; reset_delay:reset_delay_inst|cont[25] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.254      ; 2.233      ;
; 8.086  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.256      ; 2.157      ;
; 8.125  ; reset_delay:reset_delay_inst|cont[22] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.254      ; 2.116      ;
; 8.248  ; reset_delay:reset_delay_inst|cont[20] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.254      ; 1.993      ;
; 8.749  ; MySPI:MySPI_instance|sdram_write_load ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.527      ; 1.765      ;
; 8.911  ; MySPI:MySPI_instance|sdram_write_load ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.525      ; 1.601      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.676      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.676      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.676      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.676      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.676      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.676      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.676      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.676      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.676      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.676      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.676      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 1.668      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 1.668      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 1.668      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 1.668      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 1.668      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.676      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 1.668      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 1.668      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 1.668      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 1.668      ;
; 17.953 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 1.668      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 1.669      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.675      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.675      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.675      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.675      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.675      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.675      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.675      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.675      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.678      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.354     ; 1.679      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.354     ; 1.679      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.354     ; 1.679      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.678      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.678      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.678      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.354     ; 1.679      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.354     ; 1.679      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.678      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.678      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.354     ; 1.679      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 1.664      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.678      ;
; 17.954 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.675      ;
; 17.958 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.360     ; 1.669      ;
; 17.958 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.360     ; 1.669      ;
; 17.958 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.360     ; 1.669      ;
; 17.959 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.365     ; 1.663      ;
; 17.959 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.359     ; 1.669      ;
; 17.959 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.359     ; 1.669      ;
; 17.959 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.359     ; 1.669      ;
; 17.959 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.359     ; 1.669      ;
; 17.959 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.359     ; 1.669      ;
; 17.959 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.359     ; 1.669      ;
; 17.959 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.359     ; 1.669      ;
; 17.959 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.359     ; 1.669      ;
; 17.959 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 1.662      ;
; 17.960 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.357     ; 1.670      ;
; 17.960 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.353     ; 1.674      ;
; 17.960 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.353     ; 1.674      ;
; 17.960 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.353     ; 1.674      ;
; 17.960 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.357     ; 1.670      ;
; 17.960 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.357     ; 1.670      ;
; 17.960 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.357     ; 1.670      ;
; 17.960 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.357     ; 1.670      ;
; 17.960 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.353     ; 1.674      ;
; 17.960 ; reset_delay:reset_delay_inst|cont[26] ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.353     ; 1.674      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.960      ;
; 97.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.066      ;
; 97.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.066      ;
; 97.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.066      ;
; 97.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.066      ;
; 97.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.066      ;
; 97.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.066      ;
; 97.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.068      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.066      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.059      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.057      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.056      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.060      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.060      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.060      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.060      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.060      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.060      ;
; 97.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.053      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.057      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.057      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.057      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.057      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.057      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.057      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.057      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.054      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.054      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.054      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.054      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.054      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.054      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.054      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.054      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.054      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.054      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.056      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.056      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.056      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.056      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.056      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.056      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.056      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.061      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.061      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.059      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.059      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.059      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.059      ;
; 97.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.059      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.378 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.153      ; 0.766      ;
; 0.378 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.153      ; 0.766      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.918      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.918      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.918      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.918      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.918      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.918      ;
; 0.988 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.918      ;
; 1.131 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.059      ;
; 1.131 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.059      ;
; 1.131 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.059      ;
; 1.131 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.059      ;
; 1.131 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.059      ;
; 1.131 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.059      ;
; 1.131 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.059      ;
; 1.131 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.059      ;
; 1.131 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.059      ;
; 1.131 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.059      ;
; 1.131 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.059      ;
; 1.131 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.059      ;
; 1.134 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.061      ;
; 1.134 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.061      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.145 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.073      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.161 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 1.087      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.425 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.352      ;
; 1.429 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 1.360      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.455 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 1.384      ;
; 1.923 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.124     ; 0.983      ;
; 1.923 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.124     ; 0.983      ;
; 2.039 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.898     ; 1.325      ;
; 2.071 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.124     ; 1.131      ;
; 2.071 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.124     ; 1.131      ;
; 2.189 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.124     ; 1.249      ;
; 2.189 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.124     ; 1.249      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
; 2.220 ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.079     ; 1.325      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.535 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.839      ;
; 0.535 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.839      ;
; 0.535 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.839      ;
; 0.535 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.839      ;
; 0.535 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.839      ;
; 0.602 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.921      ;
; 0.602 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.921      ;
; 0.602 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.921      ;
; 0.602 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.921      ;
; 0.602 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.921      ;
; 0.602 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.921      ;
; 0.602 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.921      ;
; 0.646 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.766      ;
; 0.646 ; load_new                                                                                                                                                               ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.766      ;
; 0.730 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.839      ;
; 0.730 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.839      ;
; 0.730 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.839      ;
; 0.730 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.839      ;
; 0.730 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.839      ;
; 0.730 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 0.839      ;
; 0.810 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.921      ;
; 0.810 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.921      ;
; 0.810 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.921      ;
; 0.810 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.921      ;
; 0.810 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.921      ;
; 0.810 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.921      ;
; 0.810 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.921      ;
; 0.810 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.921      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 0.855 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.965      ;
; 1.061 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 1.356      ;
; 1.061 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 1.356      ;
; 1.061 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 1.356      ;
; 1.061 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 1.356      ;
; 1.061 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 1.356      ;
; 1.061 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 1.356      ;
; 1.061 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 1.356      ;
; 1.133 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 1.399      ;
; 1.156 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 1.407      ;
; 1.156 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 1.407      ;
; 1.156 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 1.407      ;
; 1.156 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 1.407      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.351      ;
; 1.243 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.351      ;
; 1.250 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.524      ;
; 1.270 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.545      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.532      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.532      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.532      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.532      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.532      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.532      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.532      ;
; 1.273 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 1.532      ;
; 1.293 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.553      ;
; 1.293 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.553      ;
; 1.293 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.553      ;
; 1.293 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.553      ;
; 1.413 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.689      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.697      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.697      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.697      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.697      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.697      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.697      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.697      ;
; 1.436 ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.697      ;
; 1.832 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.022     ; 0.983      ;
; 1.832 ; reset_delay:reset_delay_inst|cont[25]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.022     ; 0.983      ;
; 1.980 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.022     ; 1.131      ;
; 1.980 ; reset_delay:reset_delay_inst|cont[20]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.022     ; 1.131      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.022     ; 1.249      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[22]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.022     ; 1.249      ;
; 2.211 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.022     ; 1.362      ;
; 2.211 ; reset_delay:reset_delay_inst|cont[21]                                                                                                                                  ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.022     ; 1.362      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[6]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.877     ; 1.517      ;
; 2.232 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|mhd                                                                                                                                                                ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.889     ; 1.516      ;
; 2.233 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[2]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.881     ; 1.525      ;
; 2.233 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[4]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.881     ; 1.525      ;
; 2.233 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[5]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.881     ; 1.525      ;
; 2.233 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[0]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.881     ; 1.525      ;
; 2.233 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|y_cnt[1]                                                                                                                                                           ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.881     ; 1.525      ;
; 2.237 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|no_data_yet                                                                                                                                                        ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.523      ;
; 2.237 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[2]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.890     ; 1.520      ;
; 2.237 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[3]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.890     ; 1.520      ;
; 2.237 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.523      ;
; 2.237 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_R[5]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.523      ;
; 2.237 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[0]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.890     ; 1.520      ;
; 2.237 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                  ; mtl_controller:mtl_controller_inst|oLCD_G[4]                                                                                                                                                          ; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.890     ; 1.520      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.694      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.821      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.829      ;
; 0.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.867      ;
; 0.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.946      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.961      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.961      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.961      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.961      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.961      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.961      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.961      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.961      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.961      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.961      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.961      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.961      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.865      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.867      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.865      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.865      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.865      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.865      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.865      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.865      ;
; 1.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.865      ;
; 1.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.865      ;
; 1.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.865      ;
; 1.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.865      ;
; 1.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.865      ;
; 1.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.865      ;
; 1.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.865      ;
; 1.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.865      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.855      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.855      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.855      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.855      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.855      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.855      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.855      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.861      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.861      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.861      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.861      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.861      ;
; 1.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.858      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.791      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.981 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.102      ;
; 0.996 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.120      ;
; 0.996 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.120      ;
; 0.996 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.120      ;
; 0.996 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.120      ;
; 0.996 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.120      ;
; 0.996 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.120      ;
; 0.996 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.120      ;
; 0.996 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.120      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.272      ;
; 1.482 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.045     ; 1.521      ;
; 1.482 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.045     ; 1.521      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.243     ; 1.520      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.239     ; 1.524      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.239     ; 1.524      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.239     ; 1.524      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.517      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.243     ; 1.520      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.517      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.517      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.243     ; 1.520      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.243     ; 1.520      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.243     ; 1.520      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.517      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.517      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.517      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.517      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.244     ; 1.519      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.244     ; 1.519      ;
; 1.679 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.244     ; 1.519      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.243     ; 1.521      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.243     ; 1.521      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.243     ; 1.521      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.243     ; 1.521      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.243     ; 1.521      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.518      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.518      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.244     ; 1.520      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.244     ; 1.520      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.518      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.518      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.240     ; 1.524      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.240     ; 1.524      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.240     ; 1.524      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.240     ; 1.524      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.240     ; 1.524      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.240     ; 1.524      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.240     ; 1.524      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.240     ; 1.524      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.243     ; 1.521      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.518      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.518      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.518      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.518      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.518      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.518      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.246     ; 1.518      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.245     ; 1.519      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.245     ; 1.519      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.245     ; 1.519      ;
; 1.680 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                   ; i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.245     ; 1.519      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                     ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                   ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 2.266 ; reset_delay:reset_delay_inst|cont[26] ; mapController:mapController_inst|tileLoad ; CLOCK_50     ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.203       ; -0.894     ; 1.343      ;
+-------+---------------------------------------+-------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0 ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_we_reg       ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0  ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_we_reg        ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0  ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_we_reg        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_datain_reg0  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_datain_reg0   ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0   ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[10]~_emulated                                                                                                                                        ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[2]~_emulated                                                                                                                                         ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[4]~_emulated                                                                                                                                         ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|rRD1_MAX_ADDR[9]~_emulated                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|BA[1]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[10]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|SA[6]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[10]                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_reada                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|do_writea                                                                                                                                        ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.219 ; 9.449        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 9.219 ; 9.449        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 9.219 ; 9.449        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ;
; 9.230 ; 9.446        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                               ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                               ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ;
; 9.231 ; 9.447        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ;
; 9.249 ; 9.433        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                                                                     ;
; 9.249 ; 9.433        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                                                                                                     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Led70[0]                                                                                                                                                                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|Led70[7]                                                                                                                                                                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_CS                                                                                                                                                                           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_CS0                                                                                                                                                                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[0]                                                                                                                                                                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[1]                                                                                                                                                                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[2]                                                                                                                                                                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[3]                                                                                                                                                                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[4]                                                                                                                                                                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[5]                                                                                                                                                                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[6]                                                                                                                                                                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_address[7]                                                                                                                                                                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_state.S_Addr                                                                                                                                                                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|SPI_state.S_Wait                                                                                                                                                                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|sdram_write_load                                                                                                                                                                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MySPI:MySPI_instance|sdram_write_load0                                                                                                                                                                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[0]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[10]                                                                                                                                                              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[11]                                                                                                                                                              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[12]                                                                                                                                                              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[13]                                                                                                                                                              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[14]                                                                                                                                                              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[15]                                                                                                                                                              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[16]                                                                                                                                                              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[1]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[2]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[3]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[4]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[5]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[6]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[7]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[8]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; hold_buffer:hold_buffer_tchrdy|count[9]                                                                                                                                                               ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                             ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                                                            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]                                                                            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]                                                                            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                                            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]                                                                            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                                            ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]                                                                             ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a4~porta_address_reg0                                            ;
; 14.899 ; 15.129       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a4~porta_re_reg                                                  ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[4]                                                                     ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a23~porta_address_reg0                                           ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a23~porta_re_reg                                                 ;
; 14.900 ; 15.130       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[4]                                                                           ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[23]                                                                    ;
; 14.901 ; 15.131       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[23]                                                                          ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a12~porta_address_reg0                                           ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a12~porta_re_reg                                                 ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a18~porta_address_reg0                                           ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a18~porta_re_reg                                                 ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a19~porta_address_reg0                                           ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a19~porta_re_reg                                                 ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a9~porta_address_reg0                                            ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a9~porta_re_reg                                                  ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                           ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                           ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                           ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                           ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                            ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0 ;
; 14.902 ; 15.132       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[12]                                                                    ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[18]                                                                    ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[19]                                                                    ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[9]                                                                     ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a0~porta_address_reg0                                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a0~porta_re_reg                                                  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a10~porta_address_reg0                                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a10~porta_re_reg                                                 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a11~porta_address_reg0                                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a11~porta_re_reg                                                 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a13~porta_address_reg0                                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a13~porta_re_reg                                                 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a14~porta_address_reg0                                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a14~porta_re_reg                                                 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a15~porta_address_reg0                                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a15~porta_re_reg                                                 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a16~porta_address_reg0                                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a16~porta_re_reg                                                 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a17~porta_address_reg0                                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a17~porta_re_reg                                                 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a1~porta_address_reg0                                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a1~porta_re_reg                                                  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a20~porta_address_reg0                                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a20~porta_re_reg                                                 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a21~porta_address_reg0                                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a21~porta_re_reg                                                 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a22~porta_address_reg0                                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a22~porta_re_reg                                                 ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a3~porta_address_reg0                                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a3~porta_re_reg                                                  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a5~porta_address_reg0                                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a5~porta_re_reg                                                  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a6~porta_address_reg0                                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a6~porta_re_reg                                                  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a7~porta_address_reg0                                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a7~porta_re_reg                                                  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a8~porta_address_reg0                                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a8~porta_re_reg                                                  ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[12]                                                                          ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[18]                                                                          ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[19]                                                                          ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile2:tile2_inst|altsyncram:altsyncram_component|altsyncram_lr91:auto_generated|q_a[9]                                                                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                           ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ;
; 14.903 ; 15.133       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[0]                                                                     ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[10]                                                                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[11]                                                                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[13]                                                                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[14]                                                                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[15]                                                                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[16]                                                                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[17]                                                                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[1]                                                                     ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[20]                                                                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[21]                                                                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[22]                                                                    ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[3]                                                                     ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[5]                                                                     ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[6]                                                                     ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[7]                                                                     ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|q_a[8]                                                                     ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a2~porta_address_reg0                                            ;
; 14.904 ; 15.134       ; 0.230          ; Low Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:mtl_controller_inst|tile0ROM:tile0ROM_inst|altsyncram:altsyncram_component|altsyncram_kr91:auto_generated|ram_block1a2~porta_re_reg                                                  ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 14.935 ; 15.119       ; 0.184          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
; 14.964 ; 15.180       ; 0.216          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
; 15.115 ; 15.115       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController_inst|tileLoad|clk                                                ;
; 15.147 ; 15.147       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 15.147 ; 15.147       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15.156 ; 15.156       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 15.156 ; 15.156       ; 0.000          ; Low Pulse Width  ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 15.186 ; 15.186       ; 0.000          ; High Pulse Width ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController_inst|tileLoad|clk                                                ;
; 28.303 ; 30.303       ; 2.000          ; Min Period       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; mapController:mapController_inst|tileLoad                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gu14:auto_generated|ram_block1a0~portb_address_reg0                                                        ;
; 49.311 ; 49.527       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                    ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.097  ; 3.916 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 1.631  ; 2.524 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 1.307  ; 2.171 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 1.523  ; 2.394 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 3.097  ; 3.916 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 1.398  ; 2.230 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 1.398  ; 2.230 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.409  ; 0.791 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.093  ; 1.849 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 2.177  ; 3.049 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.200  ; 0.629 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.159  ; 0.604 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.224 ; 0.252 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.010  ; 0.452 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.200  ; 0.629 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 4.339  ; 5.323 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 4.339  ; 5.323 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.444  ; 3.223 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.444  ; 3.223 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.355  ; 3.135 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.081  ; 2.821 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.273  ; 3.015 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.137  ; 2.879 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.205  ; 2.966 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.209  ; 2.969 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.086  ; 2.830 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.302  ; 3.054 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.372  ; 3.176 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.410  ; 3.167 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.362  ; 3.159 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.392  ; 3.202 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.352  ; 3.164 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.297  ; 3.079 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.194  ; 2.953 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.809  ; 1.210 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 2.712  ; 3.194 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.082 ; -1.926 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.183 ; -2.035 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.082 ; -1.926 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.287 ; -2.140 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.511 ; -2.364 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; -0.228 ; -0.616 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -1.172 ; -1.994 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.228 ; -0.616 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.866 ; -1.623 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.790 ; -1.533 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.380  ; -0.099 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.012  ; -0.437 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.380  ; -0.099 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.155  ; -0.291 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; -0.027 ; -0.461 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -1.821 ; -2.643 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.821 ; -2.643 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -1.683 ; -2.409 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -2.034 ; -2.806 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.943 ; -2.710 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.683 ; -2.409 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.870 ; -2.606 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.734 ; -2.463 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.800 ; -2.547 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.804 ; -2.550 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -1.689 ; -2.418 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.895 ; -2.633 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.963 ; -2.750 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -2.004 ; -2.753 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -1.953 ; -2.734 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.982 ; -2.775 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -1.943 ; -2.737 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -1.890 ; -2.655 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -1.789 ; -2.534 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.611  ; 0.166  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.169 ; -0.627 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.072  ; 5.278  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 4.081  ; 4.206  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 5.072  ; 5.278  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 4.371  ; 4.517  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.408  ; 5.301  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.408  ; 5.301  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.850  ; 3.793  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.838  ; 3.790  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 14.231 ; 14.079 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 13.074 ; 13.182 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 14.231 ; 14.079 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 4.621  ; 4.480  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.245  ; 3.298  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 3.148  ; 3.243  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.194  ; 3.259  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.420  ; 3.515  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.323  ; 3.381  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.976  ; 3.012  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 3.213  ; 3.339  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.621  ; 4.480  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 4.232  ; 4.043  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.997  ; 3.041  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.232  ; 4.043  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.955  ; 3.009  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.171  ; 3.258  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.033  ; 3.106  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.940  ; 2.988  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 3.046  ; 3.104  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.774  ; 2.794  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.534  ; 2.558  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.376  ; 3.506  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.929  ; 3.004  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.945  ; 3.034  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.220  ; 3.287  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 3.087  ; 3.139  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.900  ; 2.953  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.376  ; 3.506  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.279  ; 3.380  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.914  ; 2.998  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.093  ; 3.161  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.847 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.827 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.602  ; 2.686  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.352  ; 2.366  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.426  ; 2.457  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.429  ; 2.460  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.300  ; 2.316  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.602  ; 2.686  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.344  ; 2.363  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.496  ; 2.558  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.207  ; 2.216  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.310  ; 2.360  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.386  ; 2.408  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.201  ; 2.196  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.270  ; 2.270  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.198  ; 2.221  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.234  ; 2.251  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.234  ; 2.251  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.180  ; 2.189  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.487  ; 2.517  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.851  ; 2.905  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 4.142  ; 3.942  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.377  ; 4.479  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.137  ; 4.189  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.377  ; 4.479  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.255  ; 3.186  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.361  ; 3.337  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.578  ; 3.548  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.539  ; 3.636  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.884  ; 3.942  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.236  ; 3.167  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.522  ; 3.590  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.444  ; 3.575  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.177  ; 3.202  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.596  ; 3.565  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.205  ; 3.213  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.323  ; 3.336  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.435  ; 3.457  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.682  ; 3.681  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.473  ; 2.512  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.366  ; 2.407  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.473  ; 2.512  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.649  ; 2.708  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.300  ; 3.437  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.488 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.517 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.591  ; 6.952  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.939  ; 4.057  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.939  ; 4.057  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 4.884  ; 5.075  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 4.207  ; 4.342  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.274  ; 5.161  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.274  ; 5.161  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.718  ; 3.666  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.707  ; 3.663  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 4.535  ; 4.642  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 4.535  ; 4.642  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 5.695  ; 5.559  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 2.643  ; 2.675  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.902  ; 2.949  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.805  ; 2.895  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.852  ; 2.912  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.065  ; 3.155  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.977  ; 3.029  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.643  ; 2.675  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.867  ; 2.986  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.280  ; 4.134  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.449  ; 2.466  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.660  ; 2.700  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 3.906  ; 3.714  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.619  ; 2.668  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.826  ; 2.908  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.694  ; 2.762  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.609  ; 2.652  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.710  ; 2.764  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.449  ; 2.466  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.215  ; 2.236  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.566  ; 2.615  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.594  ; 2.664  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.610  ; 2.693  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.873  ; 2.935  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.746  ; 2.794  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.566  ; 2.615  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.024  ; 3.146  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.931  ; 3.025  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.580  ; 2.658  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.755  ; 2.818  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.893  ; 1.891  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.043  ; 2.054  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.111  ; 2.138  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.114  ; 2.141  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.990  ; 2.003  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.280  ; 2.358  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.032  ; 2.048  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.177  ; 2.235  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.901  ; 1.907  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.000  ; 2.046  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.076  ; 2.094  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.899  ; 1.891  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.965  ; 1.962  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.893  ; 1.912  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.873  ; 1.880  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.926  ; 1.940  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.873  ; 1.880  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.173  ; 2.199  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.518  ; 2.567  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.818  ; 3.614  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.484  ; 2.527  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.434  ; 3.572  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.676  ; 3.861  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.571  ; 2.609  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.697  ; 2.779  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.899  ; 2.975  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.964  ; 3.061  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.100  ; 3.198  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.563  ; 2.602  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.725  ; 2.780  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.729  ; 2.794  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.484  ; 2.527  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.775  ; 2.837  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.567  ; 2.613  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.689  ; 2.744  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.796  ; 2.860  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.809  ; 2.881  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.052  ; 2.089  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.052  ; 2.089  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.155  ; 2.190  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.328  ; 2.382  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.954  ; 3.083  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.762 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.791 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.401  ; 5.767  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.536 ; 3.471 ; 4.281 ; 4.216 ;
; KEY[0]     ; GPIO_2[4]   ; 6.152 ;       ;       ; 7.196 ;
; KEY[1]     ; GPIO_2[5]   ; 4.467 ;       ;       ; 4.991 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.420 ; 3.355 ; 4.160 ; 4.095 ;
; KEY[0]     ; GPIO_2[4]   ; 5.906 ;       ;       ; 6.919 ;
; KEY[1]     ; GPIO_2[5]   ; 4.290 ;       ;       ; 4.804 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.468 ; 2.403 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.722 ; 2.629 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.722 ; 2.629 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.486 ; 2.412 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.468 ; 2.403 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.512 ; 2.419 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.666 ; 2.573 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.666 ; 2.573 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.628 ; 2.554 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.490 ; 2.416 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.607 ; 2.533 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.618 ; 2.544 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.618 ; 2.544 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.632 ; 2.558 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.618 ; 2.544 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.618 ; 2.544 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.512 ; 2.419 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.154 ; 2.089 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.401 ; 2.308 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.401 ; 2.308 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.165 ; 2.091 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.154 ; 2.089 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.199 ; 2.106 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.348 ; 2.255 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.348 ; 2.255 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.301 ; 2.227 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.168 ; 2.094 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.281 ; 2.207 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.291 ; 2.217 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.291 ; 2.217 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.305 ; 2.231 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.291 ; 2.217 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.291 ; 2.217 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.199 ; 2.106 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.506     ; 2.580     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.764     ; 2.857     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.764     ; 2.857     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.506     ; 2.580     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.522     ; 2.587     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.535     ; 2.628     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.709     ; 2.802     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.709     ; 2.802     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.679     ; 2.753     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.519     ; 2.593     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.662     ; 2.736     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.674     ; 2.748     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.674     ; 2.748     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.681     ; 2.755     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.674     ; 2.748     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.674     ; 2.748     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.535     ; 2.628     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.181     ; 2.255     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.438     ; 2.531     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.438     ; 2.531     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.181     ; 2.255     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.203     ; 2.268     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.218     ; 2.311     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.385     ; 2.478     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.385     ; 2.478     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.346     ; 2.420     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.194     ; 2.268     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.330     ; 2.404     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.342     ; 2.416     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.342     ; 2.416     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.349     ; 2.423     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.342     ; 2.416     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.342     ; 2.416     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.218     ; 2.311     ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 44
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.091
Worst Case Available Settling Time: 16.927 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+-----------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                          ; -6.259   ; 0.142  ; -5.103   ; 0.378   ; 4.735               ;
;  CLOCK_50                                                 ; -1.771   ; 0.159  ; 4.793    ; 0.670   ; 9.219               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.033   ; 0.179  ; -5.103   ; 0.535   ; 14.888              ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.186    ; 20.824 ; -4.152   ; 2.266   ; 14.910              ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.259   ; 0.142  ; -1.896   ; 0.378   ; 4.735               ;
;  altera_reserved_tck                                      ; 43.683   ; 0.187  ; 48.544   ; 0.574   ; 49.298              ;
; Design-wide TNS                                           ; -831.994 ; 0.0    ; -236.284 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; -2.382   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -516.884 ; 0.000  ; -228.340 ; 0.000   ; 0.000               ;
;  MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000  ; -4.152   ; 0.000   ; 0.000               ;
;  RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -312.728 ; 0.000  ; -3.792   ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                      ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 5.318  ; 5.937 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; 2.829  ; 3.461 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; 2.271  ; 2.913 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; 2.658  ; 3.256 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; 5.318  ; 5.937 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; 2.473  ; 3.060 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; 2.473  ; 3.060 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; 0.613  ; 0.791 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.959  ; 2.461 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 3.922  ; 4.527 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.321  ; 0.629 ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.239  ; 0.604 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; -0.224 ; 0.252 ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.010  ; 0.452 ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; 0.321  ; 0.629 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; 7.508  ; 8.236 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; 7.508  ; 8.236 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 4.254  ; 4.772 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 4.254  ; 4.772 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 4.072  ; 4.604 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.578  ; 4.080 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.931  ; 4.442 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.703  ; 4.188 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.812  ; 4.323 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.819  ; 4.330 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.591  ; 4.092 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.972  ; 4.443 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 4.094  ; 4.647 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 4.198  ; 4.685 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 4.065  ; 4.609 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 4.122  ; 4.652 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 4.058  ; 4.605 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.965  ; 4.502 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.802  ; 4.294 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.190  ; 2.449 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.542  ; 6.723 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; -1.082 ; -1.926 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[0]          ; CLOCK_50            ; -1.183 ; -2.035 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[2]          ; CLOCK_50            ; -1.082 ; -1.926 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[3]          ; CLOCK_50            ; -1.287 ; -2.140 ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.511 ; -2.364 ; Rise       ; CLOCK_50                                                 ;
; KEY[*]              ; CLOCK_50            ; -0.228 ; -0.437 ; Rise       ; CLOCK_50                                                 ;
;  KEY[0]             ; CLOCK_50            ; -1.172 ; -1.994 ; Rise       ; CLOCK_50                                                 ;
;  KEY[1]             ; CLOCK_50            ; -0.228 ; -0.437 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.866 ; -1.623 ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.790 ; -1.533 ; Rise       ; CLOCK_50                                                 ;
; SW[*]               ; CLOCK_50            ; 0.654  ; 0.432  ; Rise       ; CLOCK_50                                                 ;
;  SW[0]              ; CLOCK_50            ; 0.059  ; -0.152 ; Rise       ; CLOCK_50                                                 ;
;  SW[1]              ; CLOCK_50            ; 0.654  ; 0.432  ; Rise       ; CLOCK_50                                                 ;
;  SW[2]              ; CLOCK_50            ; 0.304  ; 0.098  ; Rise       ; CLOCK_50                                                 ;
;  SW[3]              ; CLOCK_50            ; -0.019 ; -0.224 ; Rise       ; CLOCK_50                                                 ;
; GPIO_2[*]           ; CLOCK_50            ; -1.821 ; -2.643 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO_2[10]         ; CLOCK_50            ; -1.821 ; -2.643 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; -1.683 ; -2.409 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -2.034 ; -2.806 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -1.943 ; -2.710 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -1.683 ; -2.409 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -1.870 ; -2.606 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -1.734 ; -2.463 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -1.800 ; -2.547 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -1.804 ; -2.550 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -1.689 ; -2.418 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -1.895 ; -2.633 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -1.963 ; -2.750 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -2.004 ; -2.753 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -1.953 ; -2.734 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -1.982 ; -2.775 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -1.943 ; -2.737 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -1.890 ; -2.655 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -1.789 ; -2.534 ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.611  ; 0.324  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.169 ; -0.627 ; Rise       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 8.673  ; 8.791  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 6.969  ; 7.012  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 8.673  ; 8.791  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 7.525  ; 7.545  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 8.763  ; 8.439  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 8.763  ; 8.439  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 6.519  ; 6.522  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 6.501  ; 6.539  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 24.402 ; 24.074 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 22.989 ; 23.000 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 24.402 ; 24.074 ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 7.377  ; 7.097  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 5.594  ; 5.546  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 5.399  ; 5.364  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 5.481  ; 5.444  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 5.877  ; 5.860  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 5.736  ; 5.677  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 5.076  ; 5.094  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 5.486  ; 5.537  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 7.377  ; 7.097  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 6.619  ; 6.335  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 5.140  ; 5.103  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.619  ; 6.335  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 5.011  ; 4.982  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.464  ; 5.415  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 5.201  ; 5.192  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 5.037  ; 4.999  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 5.242  ; 5.175  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.751  ; 4.738  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.314  ; 4.285  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 5.755  ; 5.778  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 5.003  ; 4.999  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.954  ; 4.979  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 5.552  ; 5.488  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 5.313  ; 5.265  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.972  ; 4.976  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 5.755  ; 5.778  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 5.591  ; 5.641  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.926  ; 4.961  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 5.291  ; 5.314  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 13.000 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.929 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 4.453  ; 4.464  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 4.058  ; 4.029  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 4.198  ; 4.142  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 4.203  ; 4.141  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.967  ; 3.903  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 4.453  ; 4.464  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 4.021  ; 3.968  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 4.321  ; 4.319  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.781  ; 3.741  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 4.000  ; 3.969  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 4.133  ; 4.077  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.812  ; 3.767  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.925  ; 3.867  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.826  ; 3.769  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.821  ; 3.786  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.821  ; 3.786  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.760  ; 3.710  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 4.305  ; 4.254  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 4.899  ; 4.888  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 6.493  ; 6.202  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 7.506  ; 7.459  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 7.163  ; 6.995  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 7.506  ; 7.459  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 5.531  ; 5.343  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 5.726  ; 5.581  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 6.107  ; 5.976  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 6.101  ; 6.118  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 6.645  ; 6.602  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 5.483  ; 5.308  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 6.023  ; 5.985  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 5.992  ; 5.958  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 5.465  ; 5.405  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 6.143  ; 5.940  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 5.446  ; 5.408  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 5.659  ; 5.544  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 5.884  ; 5.753  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 6.289  ; 6.185  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 4.263  ; 4.179  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 4.009  ; 4.011  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 4.263  ; 4.179  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 4.615  ; 4.557  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 5.679  ; 5.612  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.454 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.553 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.263 ; 11.709 ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; GPIO_2[*]           ; CLOCK_50            ; 3.939  ; 4.057  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[1]          ; CLOCK_50            ; 3.939  ; 4.057  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[4]          ; CLOCK_50            ; 4.884  ; 5.075  ; Rise       ; CLOCK_50                                                 ;
;  GPIO_2[5]          ; CLOCK_50            ; 4.207  ; 4.342  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 5.274  ; 5.161  ; Rise       ; CLOCK_50                                                 ;
;  LED[7]             ; CLOCK_50            ; 5.274  ; 5.161  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.718  ; 3.666  ; Rise       ; CLOCK_50                                                 ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.707  ; 3.663  ; Rise       ; CLOCK_50                                                 ;
; LED[*]              ; CLOCK_50            ; 4.535  ; 4.642  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]             ; CLOCK_50            ; 4.535  ; 4.642  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]             ; CLOCK_50            ; 5.695  ; 5.559  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_B[*]            ; CLOCK_50            ; 2.643  ; 2.675  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.902  ; 2.949  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.805  ; 2.895  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.852  ; 2.912  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.065  ; 3.155  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.977  ; 3.029  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.643  ; 2.675  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.867  ; 2.986  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.280  ; 4.134  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.449  ; 2.466  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.660  ; 2.700  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 3.906  ; 3.714  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.619  ; 2.668  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.826  ; 2.908  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.694  ; 2.762  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.609  ; 2.652  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.710  ; 2.764  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.449  ; 2.466  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.215  ; 2.236  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.566  ; 2.615  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.594  ; 2.664  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.610  ; 2.693  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.873  ; 2.935  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.746  ; 2.794  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.566  ; 2.615  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.024  ; 3.146  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.931  ; 3.025  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.580  ; 2.658  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.755  ; 2.818  ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.566 ;        ; Rise       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.545 ; Fall       ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.893  ; 1.891  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.043  ; 2.054  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.111  ; 2.138  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.114  ; 2.141  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.990  ; 2.003  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.280  ; 2.358  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.032  ; 2.048  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.177  ; 2.235  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.901  ; 1.907  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.000  ; 2.046  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.076  ; 2.094  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.899  ; 1.891  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.965  ; 1.962  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.893  ; 1.912  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.873  ; 1.880  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.926  ; 1.940  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.873  ; 1.880  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.173  ; 2.199  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE            ; CLOCK_50            ; 2.518  ; 2.567  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.818  ; 3.614  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.484  ; 2.527  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.434  ; 3.572  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.676  ; 3.861  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.571  ; 2.609  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.697  ; 2.779  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.899  ; 2.975  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.964  ; 3.061  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.100  ; 3.198  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.563  ; 2.602  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.725  ; 2.780  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.729  ; 2.794  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.484  ; 2.527  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.775  ; 2.837  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.567  ; 2.613  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.689  ; 2.744  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.796  ; 2.860  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.809  ; 2.881  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.052  ; 2.089  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.052  ; 2.089  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.155  ; 2.190  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.328  ; 2.382  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.954  ; 3.083  ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -1.762 ;        ; Rise       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -1.791 ; Fall       ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.401  ; 5.767  ; Fall       ; altera_reserved_tck                                      ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; GPIO_2[3]  ; GPIO_2[1]   ; 6.021  ; 5.901 ; 6.548 ; 6.428  ;
; KEY[0]     ; GPIO_2[4]   ; 10.554 ;       ;       ; 11.254 ;
; KEY[1]     ; GPIO_2[5]   ; 7.551  ;       ;       ; 7.691  ;
+------------+-------------+--------+-------+-------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; GPIO_2[3]  ; GPIO_2[1]   ; 3.420 ; 3.355 ; 4.160 ; 4.095 ;
; KEY[0]     ; GPIO_2[4]   ; 5.906 ;       ;       ; 6.919 ;
; KEY[1]     ; GPIO_2[5]   ; 4.290 ;       ;       ; 4.804 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 5234         ; 0        ; 84       ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; > 2147483647 ; 0        ; 50       ; 596      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                 ; 0            ; 0        ; 9        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2092         ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 45           ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11           ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 141          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40020        ; 9        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4295         ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 15561        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 5234         ; 0        ; 84       ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; > 2147483647 ; 0        ; 50       ; 596      ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                 ; 0            ; 0        ; 9        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2092         ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 45           ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11           ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 141          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40020        ; 9        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4295         ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 15561        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 193      ; 0        ; 1        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 123      ; 0        ; 16       ; 49       ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 78       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2075     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 77       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 193      ; 0        ; 1        ; 0        ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; 123      ; 0        ; 16       ; 49       ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 78       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                 ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2075     ; 0        ; 0        ; 0        ;
; MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 77       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 270   ; 270  ;
; Unconstrained Output Ports      ; 75    ; 75   ;
; Unconstrained Output Port Paths ; 144   ; 144  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File sdram_control/Sdram_RD_RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Mar 12 16:51:17 2016
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #11
Warning (20013): Ignored assignments for entity "MTL_SOPC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone IV E\}" -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone IV E" -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME MTL_SOPC HAS_SOPCINFO 1 GENERATION_ID 1457654579" -entity MTL_SOPC -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_CPU" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity MTL_SOPC_CPU -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_CPU -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_CPU -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_JTAG_UART" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity MTL_SOPC_JTAG_UART -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_JTAG_UART -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_JTAG_UART -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_KEY" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity MTL_SOPC_KEY -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_KEY -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_KEY -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_SDRAM" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity MTL_SOPC_SDRAM -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_SDRAM -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_SDRAM -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_TESTLED" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity MTL_SOPC_TESTLED -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_TESTLED -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_TESTLED -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_TIMER" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity MTL_SOPC_TIMER -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_TIMER -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_TIMER -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity MTL_SOPC_irq_mapper -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_irq_mapper -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_irq_mapper -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity MTL_SOPC_mm_interconnect_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity MTL_SOPC_mm_interconnect_0_cmd_demux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_cmd_demux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_cmd_demux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity MTL_SOPC_mm_interconnect_0_cmd_demux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_cmd_demux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_cmd_demux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity MTL_SOPC_mm_interconnect_0_cmd_mux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_cmd_mux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_cmd_mux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity MTL_SOPC_mm_interconnect_0_cmd_mux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_cmd_mux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_cmd_mux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity MTL_SOPC_mm_interconnect_0_router -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_router -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_router -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity MTL_SOPC_mm_interconnect_0_router_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_router_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_router_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity MTL_SOPC_mm_interconnect_0_router_002 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_router_002 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_router_002 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_router_003" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity MTL_SOPC_mm_interconnect_0_router_003 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_router_003 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_router_003 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_router_007" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity MTL_SOPC_mm_interconnect_0_router_007 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_router_007 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_router_007 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_rsp_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity MTL_SOPC_mm_interconnect_0_rsp_demux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_rsp_demux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_rsp_demux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity MTL_SOPC_mm_interconnect_0_rsp_demux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_rsp_demux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_rsp_demux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity MTL_SOPC_mm_interconnect_0_rsp_mux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_rsp_mux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_rsp_mux -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "MTL_SOPC_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity MTL_SOPC_mm_interconnect_0_rsp_mux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity MTL_SOPC_mm_interconnect_0_rsp_mux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity MTL_SOPC_mm_interconnect_0_rsp_mux_001 -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_sc_fifo -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_burst_adapter -entity altera_merlin_burst_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_burst_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_burst_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_agent -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_translator -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_agent -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_translator -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_traffic_limiter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_width_adapter -entity altera_merlin_width_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_width_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_width_adapter -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip MTL_SOPC/synthesis/MTL_SOPC.qip -library MTL_SOPC was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hgj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_pej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MTL_SOPC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'MTL_SOPC/synthesis/submodules/MTL_SOPC_CPU.sdc'
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(46): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_break:the_MTL_SOPC_CPU_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(46): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(46): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$MTL_SOPC_CPU_oci_break_path|break_readreg*] -to [get_keepers *$MTL_SOPC_CPU_jtag_sr*]
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(46): Argument <to> is an empty collection
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(47): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(47): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(47): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$MTL_SOPC_CPU_oci_debug_path|*resetlatch]     -to [get_keepers *$MTL_SOPC_CPU_jtag_sr[33]]
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(47): Argument <to> is an empty collection
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(48): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(48): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(48): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$MTL_SOPC_CPU_oci_debug_path|monitor_ready]  -to [get_keepers *$MTL_SOPC_CPU_jtag_sr[0]]
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(48): Argument <to> is an empty collection
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(49): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(49): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(49): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$MTL_SOPC_CPU_oci_debug_path|monitor_error]  -to [get_keepers *$MTL_SOPC_CPU_jtag_sr[34]]
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(49): Argument <to> is an empty collection
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(50): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_ocimem:the_MTL_SOPC_CPU_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(50): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$MTL_SOPC_CPU_ocimem_path|*MonDReg*] -to [get_keepers *$MTL_SOPC_CPU_jtag_sr*]
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(50): Argument <to> is an empty collection
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(51): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_tck:the_MTL_SOPC_CPU_jtag_debug_module_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(51): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(51): Argument <from> is not an object ID
    Info (332050): set_false_path -from *$MTL_SOPC_CPU_jtag_sr*    -to *$MTL_SOPC_CPU_jtag_sysclk_path|*jdo*
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(51): Argument <to> is not an object ID
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(52): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_jtag_debug_module_wrapper:the_MTL_SOPC_CPU_jtag_debug_module_wrapper|MTL_SOPC_CPU_jtag_debug_module_sysclk:the_MTL_SOPC_CPU_jtag_debug_module_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(52): Argument <to> is not an object ID
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$MTL_SOPC_CPU_jtag_sysclk_path|ir*
Warning (332174): Ignored filter at MTL_SOPC_CPU.sdc(53): *MTL_SOPC_CPU:*|MTL_SOPC_CPU_nios2_oci:the_MTL_SOPC_CPU_nios2_oci|MTL_SOPC_CPU_nios2_oci_debug:the_MTL_SOPC_CPU_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at MTL_SOPC_CPU.sdc(53): Argument <to> is not an object ID
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$MTL_SOPC_CPU_oci_debug_path|monitor_go
Info (332104): Reading SDC File: 'DE0_NANO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: reset_delay:reset_delay_inst|cont[20] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sdram_control:sdram_control_inst|rWR1_ADDR[2]~5 is being clocked by reset_delay:reset_delay_inst|cont[20]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.259
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.259            -312.728 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.033            -516.884 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.771              -2.382 CLOCK_50 
    Info (332119):     4.186               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    43.683               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 CLOCK_50 
    Info (332119):     0.318               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.343               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
    Info (332119):    21.365               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -5.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.103            -228.340 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.152              -4.152 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.896              -3.792 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.793               0.000 CLOCK_50 
    Info (332119):    48.544               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.770
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.770               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.982               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.038               0.000 altera_reserved_tck 
    Info (332119):     1.243               0.000 CLOCK_50 
    Info (332119):     3.733               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.738               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.516               0.000 CLOCK_50 
    Info (332119):    14.888               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.920               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.495               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 44
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.091
    Info (332114): Worst Case Available Settling Time: 14.544 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: reset_delay:reset_delay_inst|cont[20] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sdram_control:sdram_control_inst|rWR1_ADDR[2]~5 is being clocked by reset_delay:reset_delay_inst|cont[20]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.597
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.597            -280.340 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.432            -454.308 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.705               0.000 CLOCK_50 
    Info (332119):     4.777               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    44.409               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.299               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.303               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):    21.261               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -4.547
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.547            -199.996 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.673              -3.673 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.662              -3.324 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.307               0.000 CLOCK_50 
    Info (332119):    48.752               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.667
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.667               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.904               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.932               0.000 altera_reserved_tck 
    Info (332119):     1.140               0.000 CLOCK_50 
    Info (332119):     3.401               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.735               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.517               0.000 CLOCK_50 
    Info (332119):    14.895               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.910               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.447               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 44
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.091
    Info (332114): Worst Case Available Settling Time: 15.143 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: reset_delay:reset_delay_inst|cont[20] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sdram_control:sdram_control_inst|rWR1_ADDR[2]~5 is being clocked by reset_delay:reset_delay_inst|cont[20]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.548
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.548            -178.256 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.824            -278.333 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.722               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.931               0.000 CLOCK_50 
    Info (332119):    46.635               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.142               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.159               0.000 CLOCK_50 
    Info (332119):     0.179               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 altera_reserved_tck 
    Info (332119):    20.824               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -2.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.728            -126.857 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.379              -2.379 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.051              -2.102 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.329               0.000 CLOCK_50 
    Info (332119):    49.472               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.378               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.535               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.574               0.000 altera_reserved_tck 
    Info (332119):     0.670               0.000 CLOCK_50 
    Info (332119):     2.266               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.219               0.000 CLOCK_50 
    Info (332119):    14.899               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.935               0.000 MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.298               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 44
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.091
    Info (332114): Worst Case Available Settling Time: 16.927 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 179 warnings
    Info: Peak virtual memory: 781 megabytes
    Info: Processing ended: Sat Mar 12 16:51:27 2016
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


