INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/univ_bin_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_bin_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/pc_instruccion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_instruccion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alexyh/Escritorio/Arqui/Arquitectura_TP3/prueba_ram_datos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prueba_ram_datos
