Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug 14 21:17:43 2025
| Host         : DESKTOP-97OSCKL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_vga_basys3_control_sets_placed.rpt
| Design       : top_vga_basys3
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   101 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             245 |           91 |
| No           | No                    | Yes                    |               5 |            4 |
| No           | Yes                   | No                     |             202 |           65 |
| Yes          | No                    | No                     |              25 |            6 |
| Yes          | No                    | Yes                    |              69 |           20 |
| Yes          | Yes                   | No                     |              17 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                      Enable Signal                      |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+
|  inst/clk65MHz                   | u_top_vga/u_char/u_ctrl/flip_h_i_1_n_0                  | btnC_IBUF                                                            |                1 |              1 |         1.00 |
|  inst/clk100MHz                  |                                                         | u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_inter0                    |                1 |              4 |         4.00 |
|  inst/clk100MHz                  |                                                         | u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_inter0                   |                1 |              4 |         4.00 |
|  inst/clk100MHz                  | u_top_vga/u_MouseCtl/Inst_Ps2Interface/shift_frame      | u_top_vga/u_MouseCtl/Inst_Ps2Interface/reset_bit_count               |                1 |              4 |         4.00 |
|  inst/clk100MHz                  |                                                         | u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_count[13]_i_1_n_0 |                2 |              5 |         2.50 |
|  inst/clk100MHz                  |                                                         | u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1_n_0   |                2 |              5 |         2.50 |
|  inst/clk100MHz                  |                                                         | u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0  |                3 |              6 |         2.00 |
|  inst/clk65MHz                   |                                                         | u_top_vga/u_vga_timing/hblnk_reg_2                                   |                2 |              7 |         3.50 |
|  inst/clk100MHz                  |                                                         | u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0  |                2 |              7 |         3.50 |
|  inst/clk100MHz_clk_wiz_0_en_clk |                                                         |                                                                      |                1 |              8 |         8.00 |
|  inst/clk65MHz                   | u_top_vga/u_boss_draw/wait_counter                      | btnC_IBUF                                                            |                3 |              8 |         2.67 |
|  inst/clk100MHz                  | u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_rx_data     |                                                                      |                2 |              8 |         4.00 |
|  inst/clk100MHz                  | u_top_vga/u_MouseCtl/write_data                         |                                                                      |                2 |              8 |         4.00 |
|  inst/clk65MHz_clk_wiz_0_en_clk  |                                                         |                                                                      |                1 |              8 |         8.00 |
|  inst/clk100MHz                  |                                                         | u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_100us_count[12]_i_1_n_0 |                4 |              9 |         2.25 |
|  inst/clk100MHz                  | u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame[9]_i_1_n_0 |                                                                      |                2 |              9 |         4.50 |
|  inst/clk65MHz                   |                                                         | u_top_vga/u_vga_timing/hcount[10]_i_1_n_0                            |                6 |             11 |         1.83 |
|  inst/clk65MHz                   | u_top_vga/u_char/u_ctrl/jump_peak_0                     | btnC_IBUF                                                            |                4 |             12 |         3.00 |
|  inst/clk65MHz                   | u_top_vga/u_char/u_ctrl/next_x                          | btnC_IBUF                                                            |                3 |             12 |         4.00 |
|  inst/clk65MHz                   | u_top_vga/u_char/u_ctrl/next_y                          | btnC_IBUF                                                            |                3 |             12 |         4.00 |
|  inst/clk65MHz                   | u_top_vga/u_boss_draw/boss_x_pos                        | btnC_IBUF                                                            |                3 |             12 |         4.00 |
|  inst/clk65MHz                   | u_top_vga/u_boss_draw/boss_y_pos                        | btnC_IBUF                                                            |                3 |             12 |         4.00 |
|  inst/clk65MHz                   | u_top_vga/u_vga_timing/vcount[10]_i_1_n_0               | btnC_IBUF                                                            |                7 |             13 |         1.86 |
|  inst/clk65MHz                   |                                                         | u_top_vga/u_char/u_ctrl/tick_count[20]_i_1__0_n_0                    |                6 |             21 |         3.50 |
|  inst/clk65MHz                   |                                                         | u_top_vga/u_boss_draw/tick_count[20]_i_1_n_0                         |                6 |             21 |         3.50 |
|  inst/clk100MHz                  |                                                         | u_top_vga/u_MouseCtl/reset_timeout_cnt_reg_n_0                       |                5 |             24 |         4.80 |
|  inst/clk100MHz                  |                                                         | u_top_vga/u_MouseCtl/periodic_check_cnt[0]_i_1_n_0                   |                7 |             26 |         3.71 |
|  inst/clk65MHz                   |                                                         | btnC_IBUF                                                            |               22 |             57 |         2.59 |
|  inst/clk100MHz                  |                                                         |                                                                      |               23 |             76 |         3.30 |
|  inst/clk65MHz                   |                                                         |                                                                      |               66 |            155 |         2.35 |
+----------------------------------+---------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+--------------+


