Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'i_size_param' on this module [C:/Users/User/Desktop/git/cau-capstone/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sim_1/new/sa_engine_tb.v:261]
ERROR: [VRFC 10-3180] cannot find port 'i_dst_addr' on this module [C:/Users/User/Desktop/git/cau-capstone/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sim_1/new/sa_engine_tb.v:260]
ERROR: [VRFC 10-3180] cannot find port 'i_wgt_addr' on this module [C:/Users/User/Desktop/git/cau-capstone/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sim_1/new/sa_engine_tb.v:259]
ERROR: [VRFC 10-3180] cannot find port 'i_src_addr' on this module [C:/Users/User/Desktop/git/cau-capstone/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sim_1/new/sa_engine_tb.v:258]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
