`timescale 1ns/1ps
module tb_sipo;
    reg clk, reset, serial_in;
    wire [7:0] parallel_out;

    sipo uut(clk, reset, serial_in, parallel_out);

    always #5 clk = ~clk;

    initial begin
        $dumpfile("sipo.vcd"); $dumpvars(0, tb_sipo);
        clk = 0; reset = 1; serial_in = 0;
        #10 reset = 0;

        serial_in = 1; #10;
        serial_in = 0; #10;
        serial_in = 1; #10;
        serial_in = 1; #10;
        serial_in = 0; #10;
        $finish;
    end
endmodule
