// Seed: 2179016107
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wire id_4,
    input wire id_5
);
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd56,
    parameter id_13 = 32'd8,
    parameter id_2  = 32'd69,
    parameter id_8  = 32'd45
) (
    input supply1 id_0,
    input supply1 _id_1,
    input supply0 _id_2,
    input uwire id_3,
    input uwire id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri0 id_7
    , id_11,
    input supply1 _id_8,
    output tri id_9
);
  wire id_12;
  wire [id_1 : id_2] _id_13;
  wire \id_14 ;
  struct packed {
    logic [-1  &  -1 'd0 : -1  ==  (  -1  )] id_15;
    logic id_16;
  } id_17;
  ;
  supply1 id_18 = 1;
  logic [id_13  !==  (  id_8  ) : id_13] id_19;
  wire id_20;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_9,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
