;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; sunUp
sunUp__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
sunUp__0__MASK EQU 0x40
sunUp__0__PC EQU CYREG_PRT1_PC6
sunUp__0__PORT EQU 1
sunUp__0__SHIFT EQU 6
sunUp__AG EQU CYREG_PRT1_AG
sunUp__AMUX EQU CYREG_PRT1_AMUX
sunUp__BIE EQU CYREG_PRT1_BIE
sunUp__BIT_MASK EQU CYREG_PRT1_BIT_MASK
sunUp__BYP EQU CYREG_PRT1_BYP
sunUp__CTL EQU CYREG_PRT1_CTL
sunUp__DM0 EQU CYREG_PRT1_DM0
sunUp__DM1 EQU CYREG_PRT1_DM1
sunUp__DM2 EQU CYREG_PRT1_DM2
sunUp__DR EQU CYREG_PRT1_DR
sunUp__INP_DIS EQU CYREG_PRT1_INP_DIS
sunUp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
sunUp__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
sunUp__LCD_EN EQU CYREG_PRT1_LCD_EN
sunUp__MASK EQU 0x40
sunUp__PORT EQU 1
sunUp__PRT EQU CYREG_PRT1_PRT
sunUp__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
sunUp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
sunUp__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
sunUp__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
sunUp__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
sunUp__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
sunUp__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
sunUp__PS EQU CYREG_PRT1_PS
sunUp__SHIFT EQU 6
sunUp__SLW EQU CYREG_PRT1_SLW

; MISO_1
MISO_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
MISO_1__0__MASK EQU 0x01
MISO_1__0__PC EQU CYREG_PRT2_PC0
MISO_1__0__PORT EQU 2
MISO_1__0__SHIFT EQU 0
MISO_1__AG EQU CYREG_PRT2_AG
MISO_1__AMUX EQU CYREG_PRT2_AMUX
MISO_1__BIE EQU CYREG_PRT2_BIE
MISO_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MISO_1__BYP EQU CYREG_PRT2_BYP
MISO_1__CTL EQU CYREG_PRT2_CTL
MISO_1__DM0 EQU CYREG_PRT2_DM0
MISO_1__DM1 EQU CYREG_PRT2_DM1
MISO_1__DM2 EQU CYREG_PRT2_DM2
MISO_1__DR EQU CYREG_PRT2_DR
MISO_1__INP_DIS EQU CYREG_PRT2_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MISO_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT2_LCD_EN
MISO_1__MASK EQU 0x01
MISO_1__PORT EQU 2
MISO_1__PRT EQU CYREG_PRT2_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MISO_1__PS EQU CYREG_PRT2_PS
MISO_1__SHIFT EQU 0
MISO_1__SLW EQU CYREG_PRT2_SLW

; MOSI_1
MOSI_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
MOSI_1__0__MASK EQU 0x02
MOSI_1__0__PC EQU CYREG_PRT2_PC1
MOSI_1__0__PORT EQU 2
MOSI_1__0__SHIFT EQU 1
MOSI_1__AG EQU CYREG_PRT2_AG
MOSI_1__AMUX EQU CYREG_PRT2_AMUX
MOSI_1__BIE EQU CYREG_PRT2_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT2_BYP
MOSI_1__CTL EQU CYREG_PRT2_CTL
MOSI_1__DM0 EQU CYREG_PRT2_DM0
MOSI_1__DM1 EQU CYREG_PRT2_DM1
MOSI_1__DM2 EQU CYREG_PRT2_DM2
MOSI_1__DR EQU CYREG_PRT2_DR
MOSI_1__INP_DIS EQU CYREG_PRT2_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOSI_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOSI_1__LCD_EN EQU CYREG_PRT2_LCD_EN
MOSI_1__MASK EQU 0x02
MOSI_1__PORT EQU 2
MOSI_1__PRT EQU CYREG_PRT2_PRT
MOSI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT2_PS
MOSI_1__SHIFT EQU 1
MOSI_1__SLW EQU CYREG_PRT2_SLW

; SCLK_1
SCLK_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SCLK_1__0__MASK EQU 0x04
SCLK_1__0__PC EQU CYREG_PRT2_PC2
SCLK_1__0__PORT EQU 2
SCLK_1__0__SHIFT EQU 2
SCLK_1__AG EQU CYREG_PRT2_AG
SCLK_1__AMUX EQU CYREG_PRT2_AMUX
SCLK_1__BIE EQU CYREG_PRT2_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT2_BYP
SCLK_1__CTL EQU CYREG_PRT2_CTL
SCLK_1__DM0 EQU CYREG_PRT2_DM0
SCLK_1__DM1 EQU CYREG_PRT2_DM1
SCLK_1__DM2 EQU CYREG_PRT2_DM2
SCLK_1__DR EQU CYREG_PRT2_DR
SCLK_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCLK_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCLK_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SCLK_1__MASK EQU 0x04
SCLK_1__PORT EQU 2
SCLK_1__PRT EQU CYREG_PRT2_PRT
SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT2_PS
SCLK_1__SHIFT EQU 2
SCLK_1__SLW EQU CYREG_PRT2_SLW

; SPIS_1
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIS_1_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SPIS_1_BSPIS_BitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
SPIS_1_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPIS_1_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SPIS_1_BSPIS_RxStsReg__3__MASK EQU 0x08
SPIS_1_BSPIS_RxStsReg__3__POS EQU 3
SPIS_1_BSPIS_RxStsReg__4__MASK EQU 0x10
SPIS_1_BSPIS_RxStsReg__4__POS EQU 4
SPIS_1_BSPIS_RxStsReg__5__MASK EQU 0x20
SPIS_1_BSPIS_RxStsReg__5__POS EQU 5
SPIS_1_BSPIS_RxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_RxStsReg__6__POS EQU 6
SPIS_1_BSPIS_RxStsReg__MASK EQU 0x78
SPIS_1_BSPIS_RxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIS_1_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SPIS_1_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB04_A0
SPIS_1_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB04_A1
SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SPIS_1_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB04_D0
SPIS_1_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB04_D1
SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SPIS_1_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB04_F0
SPIS_1_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB04_F1
SPIS_1_BSPIS_TxStsReg__0__MASK EQU 0x01
SPIS_1_BSPIS_TxStsReg__0__POS EQU 0
SPIS_1_BSPIS_TxStsReg__1__MASK EQU 0x02
SPIS_1_BSPIS_TxStsReg__1__POS EQU 1
SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIS_1_BSPIS_TxStsReg__2__MASK EQU 0x04
SPIS_1_BSPIS_TxStsReg__2__POS EQU 2
SPIS_1_BSPIS_TxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_TxStsReg__6__POS EQU 6
SPIS_1_BSPIS_TxStsReg__MASK EQU 0x47
SPIS_1_BSPIS_TxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIS_1_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIS_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIS_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIS_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIS_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_1_IntClock__INDEX EQU 0x01
SPIS_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_1_IntClock__PM_ACT_MSK EQU 0x02
SPIS_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_1_IntClock__PM_STBY_MSK EQU 0x02
SPIS_1_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIS_1_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIS_1_RxInternalInterrupt__INTC_MASK EQU 0x04
SPIS_1_RxInternalInterrupt__INTC_NUMBER EQU 2
SPIS_1_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIS_1_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
SPIS_1_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIS_1_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x00
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x01
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x01

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; sunDown
sunDown__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
sunDown__0__MASK EQU 0x20
sunDown__0__PC EQU CYREG_PRT1_PC5
sunDown__0__PORT EQU 1
sunDown__0__SHIFT EQU 5
sunDown__AG EQU CYREG_PRT1_AG
sunDown__AMUX EQU CYREG_PRT1_AMUX
sunDown__BIE EQU CYREG_PRT1_BIE
sunDown__BIT_MASK EQU CYREG_PRT1_BIT_MASK
sunDown__BYP EQU CYREG_PRT1_BYP
sunDown__CTL EQU CYREG_PRT1_CTL
sunDown__DM0 EQU CYREG_PRT1_DM0
sunDown__DM1 EQU CYREG_PRT1_DM1
sunDown__DM2 EQU CYREG_PRT1_DM2
sunDown__DR EQU CYREG_PRT1_DR
sunDown__INP_DIS EQU CYREG_PRT1_INP_DIS
sunDown__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
sunDown__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
sunDown__LCD_EN EQU CYREG_PRT1_LCD_EN
sunDown__MASK EQU 0x20
sunDown__PORT EQU 1
sunDown__PRT EQU CYREG_PRT1_PRT
sunDown__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
sunDown__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
sunDown__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
sunDown__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
sunDown__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
sunDown__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
sunDown__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
sunDown__PS EQU CYREG_PRT1_PS
sunDown__SHIFT EQU 5
sunDown__SLW EQU CYREG_PRT1_SLW

; sunLeft
sunLeft__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
sunLeft__0__MASK EQU 0x10
sunLeft__0__PC EQU CYREG_PRT1_PC4
sunLeft__0__PORT EQU 1
sunLeft__0__SHIFT EQU 4
sunLeft__AG EQU CYREG_PRT1_AG
sunLeft__AMUX EQU CYREG_PRT1_AMUX
sunLeft__BIE EQU CYREG_PRT1_BIE
sunLeft__BIT_MASK EQU CYREG_PRT1_BIT_MASK
sunLeft__BYP EQU CYREG_PRT1_BYP
sunLeft__CTL EQU CYREG_PRT1_CTL
sunLeft__DM0 EQU CYREG_PRT1_DM0
sunLeft__DM1 EQU CYREG_PRT1_DM1
sunLeft__DM2 EQU CYREG_PRT1_DM2
sunLeft__DR EQU CYREG_PRT1_DR
sunLeft__INP_DIS EQU CYREG_PRT1_INP_DIS
sunLeft__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
sunLeft__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
sunLeft__LCD_EN EQU CYREG_PRT1_LCD_EN
sunLeft__MASK EQU 0x10
sunLeft__PORT EQU 1
sunLeft__PRT EQU CYREG_PRT1_PRT
sunLeft__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
sunLeft__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
sunLeft__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
sunLeft__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
sunLeft__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
sunLeft__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
sunLeft__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
sunLeft__PS EQU CYREG_PRT1_PS
sunLeft__SHIFT EQU 4
sunLeft__SLW EQU CYREG_PRT1_SLW

; Limit_Up
Limit_Up__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Limit_Up__0__MASK EQU 0x40
Limit_Up__0__PC EQU CYREG_PRT2_PC6
Limit_Up__0__PORT EQU 2
Limit_Up__0__SHIFT EQU 6
Limit_Up__AG EQU CYREG_PRT2_AG
Limit_Up__AMUX EQU CYREG_PRT2_AMUX
Limit_Up__BIE EQU CYREG_PRT2_BIE
Limit_Up__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Limit_Up__BYP EQU CYREG_PRT2_BYP
Limit_Up__CTL EQU CYREG_PRT2_CTL
Limit_Up__DM0 EQU CYREG_PRT2_DM0
Limit_Up__DM1 EQU CYREG_PRT2_DM1
Limit_Up__DM2 EQU CYREG_PRT2_DM2
Limit_Up__DR EQU CYREG_PRT2_DR
Limit_Up__INP_DIS EQU CYREG_PRT2_INP_DIS
Limit_Up__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Limit_Up__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Limit_Up__LCD_EN EQU CYREG_PRT2_LCD_EN
Limit_Up__MASK EQU 0x40
Limit_Up__PORT EQU 2
Limit_Up__PRT EQU CYREG_PRT2_PRT
Limit_Up__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Limit_Up__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Limit_Up__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Limit_Up__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Limit_Up__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Limit_Up__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Limit_Up__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Limit_Up__PS EQU CYREG_PRT2_PS
Limit_Up__SHIFT EQU 6
Limit_Up__SLW EQU CYREG_PRT2_SLW

; sunRight
sunRight__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
sunRight__0__MASK EQU 0x80
sunRight__0__PC EQU CYREG_PRT1_PC7
sunRight__0__PORT EQU 1
sunRight__0__SHIFT EQU 7
sunRight__AG EQU CYREG_PRT1_AG
sunRight__AMUX EQU CYREG_PRT1_AMUX
sunRight__BIE EQU CYREG_PRT1_BIE
sunRight__BIT_MASK EQU CYREG_PRT1_BIT_MASK
sunRight__BYP EQU CYREG_PRT1_BYP
sunRight__CTL EQU CYREG_PRT1_CTL
sunRight__DM0 EQU CYREG_PRT1_DM0
sunRight__DM1 EQU CYREG_PRT1_DM1
sunRight__DM2 EQU CYREG_PRT1_DM2
sunRight__DR EQU CYREG_PRT1_DR
sunRight__INP_DIS EQU CYREG_PRT1_INP_DIS
sunRight__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
sunRight__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
sunRight__LCD_EN EQU CYREG_PRT1_LCD_EN
sunRight__MASK EQU 0x80
sunRight__PORT EQU 1
sunRight__PRT EQU CYREG_PRT1_PRT
sunRight__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
sunRight__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
sunRight__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
sunRight__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
sunRight__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
sunRight__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
sunRight__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
sunRight__PS EQU CYREG_PRT1_PS
sunRight__SHIFT EQU 7
sunRight__SLW EQU CYREG_PRT1_SLW

; ADC_SAR_1
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_1_ExtVref__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_1_ExtVref__0__MASK EQU 0x04
ADC_SAR_1_ExtVref__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_1_ExtVref__0__PORT EQU 0
ADC_SAR_1_ExtVref__0__SHIFT EQU 2
ADC_SAR_1_ExtVref__AG EQU CYREG_PRT0_AG
ADC_SAR_1_ExtVref__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_ExtVref__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_ExtVref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_ExtVref__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_ExtVref__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_ExtVref__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_ExtVref__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_ExtVref__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_ExtVref__DR EQU CYREG_PRT0_DR
ADC_SAR_1_ExtVref__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_ExtVref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_ExtVref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_ExtVref__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_ExtVref__MASK EQU 0x04
ADC_SAR_1_ExtVref__PORT EQU 0
ADC_SAR_1_ExtVref__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_ExtVref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_ExtVref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_ExtVref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_ExtVref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_ExtVref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_ExtVref__PS EQU CYREG_PRT0_PS
ADC_SAR_1_ExtVref__SHIFT EQU 2
ADC_SAR_1_ExtVref__SLW EQU CYREG_PRT0_SLW
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

; ADC_SAR_2
ADC_SAR_2_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_2_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_2_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_2_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_2_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_2_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_2_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_2_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_2_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_2_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_2_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_2_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_2_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_2_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_2_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_2_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_2_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_2_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_2_ExtVref__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_2_ExtVref__0__MASK EQU 0x10
ADC_SAR_2_ExtVref__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_2_ExtVref__0__PORT EQU 0
ADC_SAR_2_ExtVref__0__SHIFT EQU 4
ADC_SAR_2_ExtVref__AG EQU CYREG_PRT0_AG
ADC_SAR_2_ExtVref__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_2_ExtVref__BIE EQU CYREG_PRT0_BIE
ADC_SAR_2_ExtVref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_2_ExtVref__BYP EQU CYREG_PRT0_BYP
ADC_SAR_2_ExtVref__CTL EQU CYREG_PRT0_CTL
ADC_SAR_2_ExtVref__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_2_ExtVref__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_2_ExtVref__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_2_ExtVref__DR EQU CYREG_PRT0_DR
ADC_SAR_2_ExtVref__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_2_ExtVref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_2_ExtVref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_2_ExtVref__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_2_ExtVref__MASK EQU 0x10
ADC_SAR_2_ExtVref__PORT EQU 0
ADC_SAR_2_ExtVref__PRT EQU CYREG_PRT0_PRT
ADC_SAR_2_ExtVref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_2_ExtVref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_2_ExtVref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_2_ExtVref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_2_ExtVref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_2_ExtVref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_2_ExtVref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_2_ExtVref__PS EQU CYREG_PRT0_PS
ADC_SAR_2_ExtVref__SHIFT EQU 4
ADC_SAR_2_ExtVref__SLW EQU CYREG_PRT0_SLW
ADC_SAR_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_2_IRQ__INTC_MASK EQU 0x02
ADC_SAR_2_IRQ__INTC_NUMBER EQU 1
ADC_SAR_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_2_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_SAR_2_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_SAR_2_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_2_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_SAR_2_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_2_theACLK__INDEX EQU 0x01
ADC_SAR_2_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_2_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_2_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_2_theACLK__PM_STBY_MSK EQU 0x02

; isr_motor
isr_motor__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_motor__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_motor__INTC_MASK EQU 0x08
isr_motor__INTC_NUMBER EQU 3
isr_motor__INTC_PRIOR_NUM EQU 7
isr_motor__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_motor__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_motor__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Limit_Down
Limit_Down__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Limit_Down__0__MASK EQU 0x20
Limit_Down__0__PC EQU CYREG_PRT2_PC5
Limit_Down__0__PORT EQU 2
Limit_Down__0__SHIFT EQU 5
Limit_Down__AG EQU CYREG_PRT2_AG
Limit_Down__AMUX EQU CYREG_PRT2_AMUX
Limit_Down__BIE EQU CYREG_PRT2_BIE
Limit_Down__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Limit_Down__BYP EQU CYREG_PRT2_BYP
Limit_Down__CTL EQU CYREG_PRT2_CTL
Limit_Down__DM0 EQU CYREG_PRT2_DM0
Limit_Down__DM1 EQU CYREG_PRT2_DM1
Limit_Down__DM2 EQU CYREG_PRT2_DM2
Limit_Down__DR EQU CYREG_PRT2_DR
Limit_Down__INP_DIS EQU CYREG_PRT2_INP_DIS
Limit_Down__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Limit_Down__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Limit_Down__LCD_EN EQU CYREG_PRT2_LCD_EN
Limit_Down__MASK EQU 0x20
Limit_Down__PORT EQU 2
Limit_Down__PRT EQU CYREG_PRT2_PRT
Limit_Down__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Limit_Down__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Limit_Down__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Limit_Down__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Limit_Down__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Limit_Down__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Limit_Down__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Limit_Down__PS EQU CYREG_PRT2_PS
Limit_Down__SHIFT EQU 5
Limit_Down__SLW EQU CYREG_PRT2_SLW

; Limit_Left
Limit_Left__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Limit_Left__0__MASK EQU 0x10
Limit_Left__0__PC EQU CYREG_PRT2_PC4
Limit_Left__0__PORT EQU 2
Limit_Left__0__SHIFT EQU 4
Limit_Left__AG EQU CYREG_PRT2_AG
Limit_Left__AMUX EQU CYREG_PRT2_AMUX
Limit_Left__BIE EQU CYREG_PRT2_BIE
Limit_Left__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Limit_Left__BYP EQU CYREG_PRT2_BYP
Limit_Left__CTL EQU CYREG_PRT2_CTL
Limit_Left__DM0 EQU CYREG_PRT2_DM0
Limit_Left__DM1 EQU CYREG_PRT2_DM1
Limit_Left__DM2 EQU CYREG_PRT2_DM2
Limit_Left__DR EQU CYREG_PRT2_DR
Limit_Left__INP_DIS EQU CYREG_PRT2_INP_DIS
Limit_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Limit_Left__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Limit_Left__LCD_EN EQU CYREG_PRT2_LCD_EN
Limit_Left__MASK EQU 0x10
Limit_Left__PORT EQU 2
Limit_Left__PRT EQU CYREG_PRT2_PRT
Limit_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Limit_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Limit_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Limit_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Limit_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Limit_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Limit_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Limit_Left__PS EQU CYREG_PRT2_PS
Limit_Left__SHIFT EQU 4
Limit_Left__SLW EQU CYREG_PRT2_SLW

; Limit_Right
Limit_Right__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Limit_Right__0__MASK EQU 0x08
Limit_Right__0__PC EQU CYREG_PRT2_PC3
Limit_Right__0__PORT EQU 2
Limit_Right__0__SHIFT EQU 3
Limit_Right__AG EQU CYREG_PRT2_AG
Limit_Right__AMUX EQU CYREG_PRT2_AMUX
Limit_Right__BIE EQU CYREG_PRT2_BIE
Limit_Right__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Limit_Right__BYP EQU CYREG_PRT2_BYP
Limit_Right__CTL EQU CYREG_PRT2_CTL
Limit_Right__DM0 EQU CYREG_PRT2_DM0
Limit_Right__DM1 EQU CYREG_PRT2_DM1
Limit_Right__DM2 EQU CYREG_PRT2_DM2
Limit_Right__DR EQU CYREG_PRT2_DR
Limit_Right__INP_DIS EQU CYREG_PRT2_INP_DIS
Limit_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Limit_Right__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Limit_Right__LCD_EN EQU CYREG_PRT2_LCD_EN
Limit_Right__MASK EQU 0x08
Limit_Right__PORT EQU 2
Limit_Right__PRT EQU CYREG_PRT2_PRT
Limit_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Limit_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Limit_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Limit_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Limit_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Limit_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Limit_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Limit_Right__PS EQU CYREG_PRT2_PS
Limit_Right__SHIFT EQU 3
Limit_Right__SLW EQU CYREG_PRT2_SLW

; Azimuth_Pin_1
Azimuth_Pin_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Azimuth_Pin_1__0__MASK EQU 0x10
Azimuth_Pin_1__0__PC EQU CYREG_PRT3_PC4
Azimuth_Pin_1__0__PORT EQU 3
Azimuth_Pin_1__0__SHIFT EQU 4
Azimuth_Pin_1__AG EQU CYREG_PRT3_AG
Azimuth_Pin_1__AMUX EQU CYREG_PRT3_AMUX
Azimuth_Pin_1__BIE EQU CYREG_PRT3_BIE
Azimuth_Pin_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Azimuth_Pin_1__BYP EQU CYREG_PRT3_BYP
Azimuth_Pin_1__CTL EQU CYREG_PRT3_CTL
Azimuth_Pin_1__DM0 EQU CYREG_PRT3_DM0
Azimuth_Pin_1__DM1 EQU CYREG_PRT3_DM1
Azimuth_Pin_1__DM2 EQU CYREG_PRT3_DM2
Azimuth_Pin_1__DR EQU CYREG_PRT3_DR
Azimuth_Pin_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Azimuth_Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Azimuth_Pin_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Azimuth_Pin_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Azimuth_Pin_1__MASK EQU 0x10
Azimuth_Pin_1__PORT EQU 3
Azimuth_Pin_1__PRT EQU CYREG_PRT3_PRT
Azimuth_Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Azimuth_Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Azimuth_Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Azimuth_Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Azimuth_Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Azimuth_Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Azimuth_Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Azimuth_Pin_1__PS EQU CYREG_PRT3_PS
Azimuth_Pin_1__SHIFT EQU 4
Azimuth_Pin_1__SLW EQU CYREG_PRT3_SLW

; Azimuth_Pin_2
Azimuth_Pin_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Azimuth_Pin_2__0__MASK EQU 0x20
Azimuth_Pin_2__0__PC EQU CYREG_PRT3_PC5
Azimuth_Pin_2__0__PORT EQU 3
Azimuth_Pin_2__0__SHIFT EQU 5
Azimuth_Pin_2__AG EQU CYREG_PRT3_AG
Azimuth_Pin_2__AMUX EQU CYREG_PRT3_AMUX
Azimuth_Pin_2__BIE EQU CYREG_PRT3_BIE
Azimuth_Pin_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Azimuth_Pin_2__BYP EQU CYREG_PRT3_BYP
Azimuth_Pin_2__CTL EQU CYREG_PRT3_CTL
Azimuth_Pin_2__DM0 EQU CYREG_PRT3_DM0
Azimuth_Pin_2__DM1 EQU CYREG_PRT3_DM1
Azimuth_Pin_2__DM2 EQU CYREG_PRT3_DM2
Azimuth_Pin_2__DR EQU CYREG_PRT3_DR
Azimuth_Pin_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Azimuth_Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Azimuth_Pin_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Azimuth_Pin_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Azimuth_Pin_2__MASK EQU 0x20
Azimuth_Pin_2__PORT EQU 3
Azimuth_Pin_2__PRT EQU CYREG_PRT3_PRT
Azimuth_Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Azimuth_Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Azimuth_Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Azimuth_Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Azimuth_Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Azimuth_Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Azimuth_Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Azimuth_Pin_2__PS EQU CYREG_PRT3_PS
Azimuth_Pin_2__SHIFT EQU 5
Azimuth_Pin_2__SLW EQU CYREG_PRT3_SLW

; Azimuth_Pin_3
Azimuth_Pin_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Azimuth_Pin_3__0__MASK EQU 0x40
Azimuth_Pin_3__0__PC EQU CYREG_PRT3_PC6
Azimuth_Pin_3__0__PORT EQU 3
Azimuth_Pin_3__0__SHIFT EQU 6
Azimuth_Pin_3__AG EQU CYREG_PRT3_AG
Azimuth_Pin_3__AMUX EQU CYREG_PRT3_AMUX
Azimuth_Pin_3__BIE EQU CYREG_PRT3_BIE
Azimuth_Pin_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Azimuth_Pin_3__BYP EQU CYREG_PRT3_BYP
Azimuth_Pin_3__CTL EQU CYREG_PRT3_CTL
Azimuth_Pin_3__DM0 EQU CYREG_PRT3_DM0
Azimuth_Pin_3__DM1 EQU CYREG_PRT3_DM1
Azimuth_Pin_3__DM2 EQU CYREG_PRT3_DM2
Azimuth_Pin_3__DR EQU CYREG_PRT3_DR
Azimuth_Pin_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Azimuth_Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Azimuth_Pin_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Azimuth_Pin_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Azimuth_Pin_3__MASK EQU 0x40
Azimuth_Pin_3__PORT EQU 3
Azimuth_Pin_3__PRT EQU CYREG_PRT3_PRT
Azimuth_Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Azimuth_Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Azimuth_Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Azimuth_Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Azimuth_Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Azimuth_Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Azimuth_Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Azimuth_Pin_3__PS EQU CYREG_PRT3_PS
Azimuth_Pin_3__SHIFT EQU 6
Azimuth_Pin_3__SLW EQU CYREG_PRT3_SLW

; Azimuth_Pin_4
Azimuth_Pin_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Azimuth_Pin_4__0__MASK EQU 0x80
Azimuth_Pin_4__0__PC EQU CYREG_PRT3_PC7
Azimuth_Pin_4__0__PORT EQU 3
Azimuth_Pin_4__0__SHIFT EQU 7
Azimuth_Pin_4__AG EQU CYREG_PRT3_AG
Azimuth_Pin_4__AMUX EQU CYREG_PRT3_AMUX
Azimuth_Pin_4__BIE EQU CYREG_PRT3_BIE
Azimuth_Pin_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Azimuth_Pin_4__BYP EQU CYREG_PRT3_BYP
Azimuth_Pin_4__CTL EQU CYREG_PRT3_CTL
Azimuth_Pin_4__DM0 EQU CYREG_PRT3_DM0
Azimuth_Pin_4__DM1 EQU CYREG_PRT3_DM1
Azimuth_Pin_4__DM2 EQU CYREG_PRT3_DM2
Azimuth_Pin_4__DR EQU CYREG_PRT3_DR
Azimuth_Pin_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Azimuth_Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Azimuth_Pin_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Azimuth_Pin_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Azimuth_Pin_4__MASK EQU 0x80
Azimuth_Pin_4__PORT EQU 3
Azimuth_Pin_4__PRT EQU CYREG_PRT3_PRT
Azimuth_Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Azimuth_Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Azimuth_Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Azimuth_Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Azimuth_Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Azimuth_Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Azimuth_Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Azimuth_Pin_4__PS EQU CYREG_PRT3_PS
Azimuth_Pin_4__SHIFT EQU 7
Azimuth_Pin_4__SLW EQU CYREG_PRT3_SLW

; isr_spis_1_rx
isr_spis_1_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_spis_1_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_spis_1_rx__INTC_MASK EQU 0x10
isr_spis_1_rx__INTC_NUMBER EQU 4
isr_spis_1_rx__INTC_PRIOR_NUM EQU 7
isr_spis_1_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_spis_1_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_spis_1_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Current_Hall_In
Current_Hall_In__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Current_Hall_In__0__MASK EQU 0x20
Current_Hall_In__0__PC EQU CYREG_IO_PC_PRT15_PC5
Current_Hall_In__0__PORT EQU 15
Current_Hall_In__0__SHIFT EQU 5
Current_Hall_In__AG EQU CYREG_PRT15_AG
Current_Hall_In__AMUX EQU CYREG_PRT15_AMUX
Current_Hall_In__BIE EQU CYREG_PRT15_BIE
Current_Hall_In__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Current_Hall_In__BYP EQU CYREG_PRT15_BYP
Current_Hall_In__CTL EQU CYREG_PRT15_CTL
Current_Hall_In__DM0 EQU CYREG_PRT15_DM0
Current_Hall_In__DM1 EQU CYREG_PRT15_DM1
Current_Hall_In__DM2 EQU CYREG_PRT15_DM2
Current_Hall_In__DR EQU CYREG_PRT15_DR
Current_Hall_In__INP_DIS EQU CYREG_PRT15_INP_DIS
Current_Hall_In__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Current_Hall_In__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Current_Hall_In__LCD_EN EQU CYREG_PRT15_LCD_EN
Current_Hall_In__MASK EQU 0x20
Current_Hall_In__PORT EQU 15
Current_Hall_In__PRT EQU CYREG_PRT15_PRT
Current_Hall_In__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Current_Hall_In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Current_Hall_In__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Current_Hall_In__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Current_Hall_In__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Current_Hall_In__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Current_Hall_In__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Current_Hall_In__PS EQU CYREG_PRT15_PS
Current_Hall_In__SHIFT EQU 5
Current_Hall_In__SLW EQU CYREG_PRT15_SLW

; Elevation_Pin_1
Elevation_Pin_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Elevation_Pin_1__0__MASK EQU 0x01
Elevation_Pin_1__0__PC EQU CYREG_PRT3_PC0
Elevation_Pin_1__0__PORT EQU 3
Elevation_Pin_1__0__SHIFT EQU 0
Elevation_Pin_1__AG EQU CYREG_PRT3_AG
Elevation_Pin_1__AMUX EQU CYREG_PRT3_AMUX
Elevation_Pin_1__BIE EQU CYREG_PRT3_BIE
Elevation_Pin_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Elevation_Pin_1__BYP EQU CYREG_PRT3_BYP
Elevation_Pin_1__CTL EQU CYREG_PRT3_CTL
Elevation_Pin_1__DM0 EQU CYREG_PRT3_DM0
Elevation_Pin_1__DM1 EQU CYREG_PRT3_DM1
Elevation_Pin_1__DM2 EQU CYREG_PRT3_DM2
Elevation_Pin_1__DR EQU CYREG_PRT3_DR
Elevation_Pin_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Elevation_Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Elevation_Pin_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Elevation_Pin_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Elevation_Pin_1__MASK EQU 0x01
Elevation_Pin_1__PORT EQU 3
Elevation_Pin_1__PRT EQU CYREG_PRT3_PRT
Elevation_Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Elevation_Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Elevation_Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Elevation_Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Elevation_Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Elevation_Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Elevation_Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Elevation_Pin_1__PS EQU CYREG_PRT3_PS
Elevation_Pin_1__SHIFT EQU 0
Elevation_Pin_1__SLW EQU CYREG_PRT3_SLW

; Elevation_Pin_2
Elevation_Pin_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Elevation_Pin_2__0__MASK EQU 0x02
Elevation_Pin_2__0__PC EQU CYREG_PRT3_PC1
Elevation_Pin_2__0__PORT EQU 3
Elevation_Pin_2__0__SHIFT EQU 1
Elevation_Pin_2__AG EQU CYREG_PRT3_AG
Elevation_Pin_2__AMUX EQU CYREG_PRT3_AMUX
Elevation_Pin_2__BIE EQU CYREG_PRT3_BIE
Elevation_Pin_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Elevation_Pin_2__BYP EQU CYREG_PRT3_BYP
Elevation_Pin_2__CTL EQU CYREG_PRT3_CTL
Elevation_Pin_2__DM0 EQU CYREG_PRT3_DM0
Elevation_Pin_2__DM1 EQU CYREG_PRT3_DM1
Elevation_Pin_2__DM2 EQU CYREG_PRT3_DM2
Elevation_Pin_2__DR EQU CYREG_PRT3_DR
Elevation_Pin_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Elevation_Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Elevation_Pin_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Elevation_Pin_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Elevation_Pin_2__MASK EQU 0x02
Elevation_Pin_2__PORT EQU 3
Elevation_Pin_2__PRT EQU CYREG_PRT3_PRT
Elevation_Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Elevation_Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Elevation_Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Elevation_Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Elevation_Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Elevation_Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Elevation_Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Elevation_Pin_2__PS EQU CYREG_PRT3_PS
Elevation_Pin_2__SHIFT EQU 1
Elevation_Pin_2__SLW EQU CYREG_PRT3_SLW

; Elevation_Pin_3
Elevation_Pin_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Elevation_Pin_3__0__MASK EQU 0x04
Elevation_Pin_3__0__PC EQU CYREG_PRT3_PC2
Elevation_Pin_3__0__PORT EQU 3
Elevation_Pin_3__0__SHIFT EQU 2
Elevation_Pin_3__AG EQU CYREG_PRT3_AG
Elevation_Pin_3__AMUX EQU CYREG_PRT3_AMUX
Elevation_Pin_3__BIE EQU CYREG_PRT3_BIE
Elevation_Pin_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Elevation_Pin_3__BYP EQU CYREG_PRT3_BYP
Elevation_Pin_3__CTL EQU CYREG_PRT3_CTL
Elevation_Pin_3__DM0 EQU CYREG_PRT3_DM0
Elevation_Pin_3__DM1 EQU CYREG_PRT3_DM1
Elevation_Pin_3__DM2 EQU CYREG_PRT3_DM2
Elevation_Pin_3__DR EQU CYREG_PRT3_DR
Elevation_Pin_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Elevation_Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Elevation_Pin_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Elevation_Pin_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Elevation_Pin_3__MASK EQU 0x04
Elevation_Pin_3__PORT EQU 3
Elevation_Pin_3__PRT EQU CYREG_PRT3_PRT
Elevation_Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Elevation_Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Elevation_Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Elevation_Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Elevation_Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Elevation_Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Elevation_Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Elevation_Pin_3__PS EQU CYREG_PRT3_PS
Elevation_Pin_3__SHIFT EQU 2
Elevation_Pin_3__SLW EQU CYREG_PRT3_SLW

; Elevation_Pin_4
Elevation_Pin_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Elevation_Pin_4__0__MASK EQU 0x08
Elevation_Pin_4__0__PC EQU CYREG_PRT3_PC3
Elevation_Pin_4__0__PORT EQU 3
Elevation_Pin_4__0__SHIFT EQU 3
Elevation_Pin_4__AG EQU CYREG_PRT3_AG
Elevation_Pin_4__AMUX EQU CYREG_PRT3_AMUX
Elevation_Pin_4__BIE EQU CYREG_PRT3_BIE
Elevation_Pin_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Elevation_Pin_4__BYP EQU CYREG_PRT3_BYP
Elevation_Pin_4__CTL EQU CYREG_PRT3_CTL
Elevation_Pin_4__DM0 EQU CYREG_PRT3_DM0
Elevation_Pin_4__DM1 EQU CYREG_PRT3_DM1
Elevation_Pin_4__DM2 EQU CYREG_PRT3_DM2
Elevation_Pin_4__DR EQU CYREG_PRT3_DR
Elevation_Pin_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Elevation_Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Elevation_Pin_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Elevation_Pin_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Elevation_Pin_4__MASK EQU 0x08
Elevation_Pin_4__PORT EQU 3
Elevation_Pin_4__PRT EQU CYREG_PRT3_PRT
Elevation_Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Elevation_Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Elevation_Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Elevation_Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Elevation_Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Elevation_Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Elevation_Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Elevation_Pin_4__PS EQU CYREG_PRT3_PS
Elevation_Pin_4__SHIFT EQU 3
Elevation_Pin_4__SLW EQU CYREG_PRT3_SLW

; Voltage_Divider_In
Voltage_Divider_In__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Voltage_Divider_In__0__MASK EQU 0x80
Voltage_Divider_In__0__PC EQU CYREG_PRT2_PC7
Voltage_Divider_In__0__PORT EQU 2
Voltage_Divider_In__0__SHIFT EQU 7
Voltage_Divider_In__AG EQU CYREG_PRT2_AG
Voltage_Divider_In__AMUX EQU CYREG_PRT2_AMUX
Voltage_Divider_In__BIE EQU CYREG_PRT2_BIE
Voltage_Divider_In__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Voltage_Divider_In__BYP EQU CYREG_PRT2_BYP
Voltage_Divider_In__CTL EQU CYREG_PRT2_CTL
Voltage_Divider_In__DM0 EQU CYREG_PRT2_DM0
Voltage_Divider_In__DM1 EQU CYREG_PRT2_DM1
Voltage_Divider_In__DM2 EQU CYREG_PRT2_DM2
Voltage_Divider_In__DR EQU CYREG_PRT2_DR
Voltage_Divider_In__INP_DIS EQU CYREG_PRT2_INP_DIS
Voltage_Divider_In__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Voltage_Divider_In__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Voltage_Divider_In__LCD_EN EQU CYREG_PRT2_LCD_EN
Voltage_Divider_In__MASK EQU 0x80
Voltage_Divider_In__PORT EQU 2
Voltage_Divider_In__PRT EQU CYREG_PRT2_PRT
Voltage_Divider_In__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Voltage_Divider_In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Voltage_Divider_In__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Voltage_Divider_In__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Voltage_Divider_In__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Voltage_Divider_In__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Voltage_Divider_In__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Voltage_Divider_In__PS EQU CYREG_PRT2_PS
Voltage_Divider_In__SHIFT EQU 7
Voltage_Divider_In__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
