{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 28 15:19:23 2015 " "Info: Processing started: Sat Mar 28 15:19:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file battleship.v" { { "Info" "ISGN_ENTITY_NAME" "1 Battleship " "Info: Found entity 1: Battleship" {  } { { "Battleship.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led_controller.v(22) " "Warning (10268): Verilog HDL information at led_controller.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "led_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/led_controller.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_CONTROLLER " "Info: Found entity 1: LED_CONTROLLER" {  } { { "led_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/led_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_controller.v(181) " "Warning (10268): Verilog HDL information at vga_controller.v(181): always construct contains both blocking and non-blocking assignments" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 181 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i vga_controller.v(80) " "Info (10281): Verilog HDL Declaration information at vga_controller.v(80): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Info: Found entity 1: VGA_CONTROLLER" {  } { { "vga_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/vga_controller.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_controller.v(77) " "Warning (10268): Verilog HDL information at key_controller.v(77): always construct contains both blocking and non-blocking assignments" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_CONTROLLER " "Info: Found entity 1: KEY_CONTROLLER" {  } { { "key_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/key_controller.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hex_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_CONTROLLER " "Info: Found entity 1: HEX_CONTROLLER" {  } { { "hex_controller.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/hex_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "the_great_decider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file the_great_decider.v" { { "Info" "ISGN_ENTITY_NAME" "1 THE_GREAT_DECIDER " "Info: Found entity 1: THE_GREAT_DECIDER" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_OA the_great_decider.v(255) " "Warning (10236): Verilog HDL Implicit Net warning at the_great_decider.v(255): created implicit net for \"t_OA\"" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_OB the_great_decider.v(256) " "Warning (10236): Verilog HDL Implicit Net warning at the_great_decider.v(256): created implicit net for \"t_OB\"" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 256 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_OC the_great_decider.v(257) " "Warning (10236): Verilog HDL Implicit Net warning at the_great_decider.v(257): created implicit net for \"t_OC\"" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_OD the_great_decider.v(258) " "Warning (10236): Verilog HDL Implicit Net warning at the_great_decider.v(258): created implicit net for \"t_OD\"" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_OE the_great_decider.v(259) " "Warning (10236): Verilog HDL Implicit Net warning at the_great_decider.v(259): created implicit net for \"t_OE\"" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_OF the_great_decider.v(260) " "Warning (10236): Verilog HDL Implicit Net warning at the_great_decider.v(260): created implicit net for \"t_OF\"" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_OG the_great_decider.v(261) " "Warning (10236): Verilog HDL Implicit Net warning at the_great_decider.v(261): created implicit net for \"t_OG\"" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_OH the_great_decider.v(262) " "Warning (10236): Verilog HDL Implicit Net warning at the_great_decider.v(262): created implicit net for \"t_OH\"" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_OI the_great_decider.v(263) " "Warning (10236): Verilog HDL Implicit Net warning at the_great_decider.v(263): created implicit net for \"t_OI\"" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_OJ the_great_decider.v(264) " "Warning (10236): Verilog HDL Implicit Net warning at the_great_decider.v(264): created implicit net for \"t_OJ\"" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 264 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_A1 the_great_decider.v(6) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(6): port \"t_A1\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_B1 the_great_decider.v(6) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(6): port \"t_B1\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_C1 the_great_decider.v(6) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(6): port \"t_C1\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_D1 the_great_decider.v(6) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(6): port \"t_D1\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_E1 the_great_decider.v(6) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(6): port \"t_E1\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_F1 the_great_decider.v(6) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(6): port \"t_F1\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_G1 the_great_decider.v(6) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(6): port \"t_G1\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_H1 the_great_decider.v(6) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(6): port \"t_H1\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_I1 the_great_decider.v(6) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(6): port \"t_I1\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_J1 the_great_decider.v(6) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(6): port \"t_J1\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 6 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_A2 the_great_decider.v(7) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(7): port \"t_A2\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 7 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_B2 the_great_decider.v(7) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(7): port \"t_B2\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 7 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_C2 the_great_decider.v(7) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(7): port \"t_C2\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 7 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_D2 the_great_decider.v(7) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(7): port \"t_D2\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 7 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_E2 the_great_decider.v(7) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(7): port \"t_E2\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 7 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_F2 the_great_decider.v(7) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(7): port \"t_F2\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 7 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_G2 the_great_decider.v(7) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(7): port \"t_G2\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 7 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_H2 the_great_decider.v(7) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(7): port \"t_H2\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 7 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "t_I2 the_great_decider.v(7) " "Error (10158): Verilog HDL Module Declaration error at the_great_decider.v(7): port \"t_I2\" is not declared as port" {  } { { "the_great_decider.v" "" { Text "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/the_great_decider.v" 7 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.map.smsg " "Info: Generated suppressed messages file D:/Dropbox/Computer Science/4th Year/Comp 4550/Battleship/Battleship.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 12 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 19 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Error: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 28 15:19:24 2015 " "Error: Processing ended: Sat Mar 28 15:19:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 12 s " "Error: Quartus II Full Compilation was unsuccessful. 21 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
