# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../part_2.srcs/sources_1/imports/new/BCD_adder.v" \
"../../../../part_2.srcs/sources_1/imports/new/BCD_conv.v" \
"../../../../part_2.srcs/sources_1/imports/new/Zero_counter.v" \
"../../../../part_2.srcs/sources_1/imports/new/accum_code.v" \
"../../../../part_2.srcs/sources_1/imports/new/puzzle_1.v" \
"../../../../part_2.srcs/sim_1/imports/new/tb_puzzle_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
