{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366910914633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366910914633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 10:28:34 2013 " "Processing started: Thu Apr 25 10:28:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366910914633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366910914633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off file_readmemh -c file_readmemh " "Command: quartus_map --read_settings_files=on --write_settings_files=off file_readmemh -c file_readmemh" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366910914634 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366910914913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_readmemh.v 1 1 " "Found 1 design units, including 1 entities, in source file file_readmemh.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_readmemh " "Found entity 1: file_readmemh" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366910914976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366910914976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "file_readmemh " "Elaborating entity \"file_readmemh\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1366910915007 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem file_readmemh.v(15) " "Verilog HDL or VHDL warning at file_readmemh.v(15): object \"mem\" assigned a value but never read" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366910915015 "|file_readmemh"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem file_readmemh.v(19) " "Verilog HDL warning at file_readmemh.v(19): initial value for variable mem should be constant" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1 1366910915437 "|file_readmemh"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "rdata: file_readmemh.v(32) " "Verilog HDL Display System Task info at file_readmemh.v(32): rdata:" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1 1366910915437 "|file_readmemh"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          0:00000 file_readmemh.v(34) " "Verilog HDL Display System Task info at file_readmemh.v(34):           0:00000" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1 1366910915437 "|file_readmemh"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          1:00000 file_readmemh.v(34) " "Verilog HDL Display System Task info at file_readmemh.v(34):           1:00000" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1 1366910915437 "|file_readmemh"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          2:00000 file_readmemh.v(34) " "Verilog HDL Display System Task info at file_readmemh.v(34):           2:00000" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1 1366910915438 "|file_readmemh"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          3:00000 file_readmemh.v(34) " "Verilog HDL Display System Task info at file_readmemh.v(34):           3:00000" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1 1366910915438 "|file_readmemh"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[0\] GND " "Pin \"data2\[0\]\" is stuck at GND" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[1\] GND " "Pin \"data2\[1\]\" is stuck at GND" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[2\] VCC " "Pin \"data2\[2\]\" is stuck at VCC" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[3\] VCC " "Pin \"data2\[3\]\" is stuck at VCC" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[4\] VCC " "Pin \"data2\[4\]\" is stuck at VCC" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[5\] VCC " "Pin \"data2\[5\]\" is stuck at VCC" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[6\] GND " "Pin \"data2\[6\]\" is stuck at GND" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[7\] VCC " "Pin \"data2\[7\]\" is stuck at VCC" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[8\] GND " "Pin \"data2\[8\]\" is stuck at GND" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[9\] VCC " "Pin \"data2\[9\]\" is stuck at VCC" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[10\] GND " "Pin \"data2\[10\]\" is stuck at GND" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[11\] VCC " "Pin \"data2\[11\]\" is stuck at VCC" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[12\] GND " "Pin \"data2\[12\]\" is stuck at GND" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[13\] VCC " "Pin \"data2\[13\]\" is stuck at VCC" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[14\] GND " "Pin \"data2\[14\]\" is stuck at GND" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[15\] GND " "Pin \"data2\[15\]\" is stuck at GND" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[16\] VCC " "Pin \"data2\[16\]\" is stuck at VCC" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[17\] GND " "Pin \"data2\[17\]\" is stuck at GND" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[18\] GND " "Pin \"data2\[18\]\" is stuck at GND" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data2\[19\] GND " "Pin \"data2\[19\]\" is stuck at GND" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366910915855 "|file_readmemh|data2[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1366910915855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1366910915965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1366910915965 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366910915990 "|file_readmemh|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr " "No output dependent on input pin \"addr\"" {  } { { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366910915990 "|file_readmemh|addr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1366910915990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1366910915991 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1366910915991 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1366910915991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366910916008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 10:28:36 2013 " "Processing ended: Thu Apr 25 10:28:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366910916008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366910916008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366910916008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366910916008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366910918152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366910918153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 10:28:37 2013 " "Processing started: Thu Apr 25 10:28:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366910918153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366910918153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off file_readmemh -c file_readmemh " "Command: quartus_fit --read_settings_files=off --write_settings_files=off file_readmemh -c file_readmemh" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366910918153 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366910918237 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "file_readmemh EP2C50F484C6 " "Selected device EP2C50F484C6 for design \"file_readmemh\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1366910918245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1366910918279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1366910918279 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1366910918475 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1366910918489 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366910919394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366910919394 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366910919394 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1366910919394 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 33 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366910919395 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 34 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366910919395 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ W20 " "Pin ~LVDS142p/nCEO~ is reserved at location W20" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 35 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366910919395 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1366910919395 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { clk } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 5 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 24 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr " "Pin addr not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { addr } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 6 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 25 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[0\] " "Pin data2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[0] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 4 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[1\] " "Pin data2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[1] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 5 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[2\] " "Pin data2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[2] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 6 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[3\] " "Pin data2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[3] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 7 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[4\] " "Pin data2\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[4] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 8 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[5\] " "Pin data2\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[5] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 9 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[6\] " "Pin data2\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[6] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 10 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[7\] " "Pin data2\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[7] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 11 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[8\] " "Pin data2\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[8] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 12 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[9\] " "Pin data2\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[9] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 13 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[10\] " "Pin data2\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[10] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 14 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[11\] " "Pin data2\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[11] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 15 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[12\] " "Pin data2\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[12] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 16 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[13\] " "Pin data2\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[13] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 17 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[14\] " "Pin data2\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[14] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 18 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[15\] " "Pin data2\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[15] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 19 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[16\] " "Pin data2\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[16] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 20 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[17\] " "Pin data2\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[17] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 21 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[18\] " "Pin data2\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[18] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 22 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2\[19\] " "Pin data2\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { data2[19] } } } { "file_readmemh.v" "" { Text "D:/altera/12.1sp1/file_readmemh/file_readmemh.v" 37 0 0 } } { "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 0 { 0 ""} 0 23 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366910919447 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1366910919447 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "file_readmemh.sdc " "Synopsys Design Constraints File file not found: 'file_readmemh.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1366910919540 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1366910919541 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1366910919541 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1366910919541 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1366910919542 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1366910919543 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1366910919543 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1366910919543 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1366910919544 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1366910919544 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1366910919545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1366910919545 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1366910919545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1366910919545 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1366910919546 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1366910919546 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 2 20 0 " "Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 2 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1366910919547 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1366910919547 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1366910919547 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 42 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366910919549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366910919549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 35 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366910919549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 32 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366910919549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366910919549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366910919549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 32 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366910919549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 35 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366910919549 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1366910919549 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1366910919549 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366910919556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1366910922574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366910922626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1366910922628 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1366910922922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366910922922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1366910923829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y22 X10_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32" {  } { { "loc" "" { Generic "D:/altera/12.1sp1/file_readmemh/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32"} 0 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1366910925097 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1366910925097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366910925308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1366910925311 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1366910925311 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1366910925311 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1366910925324 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[0\] 0 " "Pin \"data2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[1\] 0 " "Pin \"data2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[2\] 0 " "Pin \"data2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[3\] 0 " "Pin \"data2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[4\] 0 " "Pin \"data2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[5\] 0 " "Pin \"data2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[6\] 0 " "Pin \"data2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[7\] 0 " "Pin \"data2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[8\] 0 " "Pin \"data2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[9\] 0 " "Pin \"data2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[10\] 0 " "Pin \"data2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[11\] 0 " "Pin \"data2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[12\] 0 " "Pin \"data2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[13\] 0 " "Pin \"data2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[14\] 0 " "Pin \"data2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[15\] 0 " "Pin \"data2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[16\] 0 " "Pin \"data2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[17\] 0 " "Pin \"data2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[18\] 0 " "Pin \"data2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data2\[19\] 0 " "Pin \"data2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366910925327 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1366910925327 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1366910925491 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1366910925496 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1366910925677 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366910926326 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1366910926356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/12.1sp1/file_readmemh/output_files/file_readmemh.fit.smsg " "Generated suppressed messages file D:/altera/12.1sp1/file_readmemh/output_files/file_readmemh.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1366910926472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366910926583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 10:28:46 2013 " "Processing ended: Thu Apr 25 10:28:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366910926583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366910926583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366910926583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366910926583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366910928824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366910928825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 10:28:48 2013 " "Processing started: Thu Apr 25 10:28:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366910928825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366910928825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off file_readmemh -c file_readmemh " "Command: quartus_asm --read_settings_files=off --write_settings_files=off file_readmemh -c file_readmemh" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366910928825 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1366910931619 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1366910931726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366910932758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 10:28:52 2013 " "Processing ended: Thu Apr 25 10:28:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366910932758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366910932758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366910932758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366910932758 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1366910933427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366910935051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366910935052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 10:28:54 2013 " "Processing started: Thu Apr 25 10:28:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366910935052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366910935052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta file_readmemh -c file_readmemh " "Command: quartus_sta file_readmemh -c file_readmemh" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366910935052 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1366910935124 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366910935256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1366910935298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1366910935299 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "file_readmemh.sdc " "Synopsys Design Constraints File file not found: 'file_readmemh.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1366910935406 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1366910935407 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1366910935407 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1366910935408 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1366910935409 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1366910935420 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1366910935422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366910935423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366910935428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366910935429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366910935431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366910935433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366910935435 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1366910935439 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1366910935440 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1366910935448 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1366910935448 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1366910935448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366910935451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366910935453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366910935455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366910935457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366910935459 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1366910935463 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1 1366910935475 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1 1366910935476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366910935509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 10:28:55 2013 " "Processing ended: Thu Apr 25 10:28:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366910935509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366910935509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366910935509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366910935509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366910937687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366910937688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 10:28:57 2013 " "Processing started: Thu Apr 25 10:28:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366910937688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366910937688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off file_readmemh -c file_readmemh " "Command: quartus_eda --read_settings_files=off --write_settings_files=off file_readmemh -c file_readmemh" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366910937688 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "file_readmemh.vo\", \"file_readmemh_fast.vo file_readmemh_v.sdo file_readmemh_v_fast.sdo D:/altera/12.1sp1/file_readmemh/simulation/modelsim/ simulation " "Generated files \"file_readmemh.vo\", \"file_readmemh_fast.vo\", \"file_readmemh_v.sdo\" and \"file_readmemh_v_fast.sdo\" in directory \"D:/altera/12.1sp1/file_readmemh/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1366910937965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366910938004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 10:28:58 2013 " "Processing ended: Thu Apr 25 10:28:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366910938004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366910938004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366910938004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366910938004 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366910938633 ""}
