# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../wire_and_or.v" \
"../../../../../wire_and_or_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
