#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~3.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~3.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~3.out[0] (.names)                               0.235     1.321
memset.memtroll._str^out~3.data[0] (single_port_ram)                        0.745     2.066
data arrival time                                                                     2.066

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~3.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -2.066
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.533


#Path 2
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~7.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~7.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~7.out[0] (.names)                               0.235     1.321
memset.memtroll._str^out~7.data[0] (single_port_ram)                        0.737     2.058
data arrival time                                                                     2.058

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~7.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -2.058
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.525


#Path 3
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~0.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~0.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~0.out[0] (.names)                               0.235     1.321
memset.memtroll._str^out~0.data[0] (single_port_ram)                        0.731     2.052
data arrival time                                                                     2.052

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~0.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -2.052
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.519


#Path 4
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~6.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~6.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~6.out[0] (.names)                               0.235     1.321
memset.memtroll._str^out~6.data[0] (single_port_ram)                        0.725     2.046
data arrival time                                                                     2.046

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~6.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -2.046
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.513


#Path 5
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~1.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~1.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~1.out[0] (.names)                               0.235     1.321
memset.memtroll._str^out~1.data[0] (single_port_ram)                        0.573     1.894
data arrival time                                                                     1.894

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~1.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -1.894
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.361


#Path 6
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~2.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~2.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~2.out[0] (.names)                               0.235     1.321
memset.memtroll._str^out~2.data[0] (single_port_ram)                        0.539     1.860
data arrival time                                                                     1.860

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~2.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -1.860
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.327


#Path 7
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~5.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~5.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~5.out[0] (.names)                               0.235     1.321
memset.memtroll._str^out~5.data[0] (single_port_ram)                        0.495     1.816
data arrival time                                                                     1.816

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~5.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -1.816
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.283


#Path 8
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~4.data[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~4.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~4.out[0] (.names)                               0.235     1.321
memset.memtroll._str^out~4.data[0] (single_port_ram)                        0.307     1.627
data arrival time                                                                     1.627

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~4.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -1.627
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.094


#Path 9
Startpoint: memset^n~21.inpad[0] (.input clocked by memset^clk)
Endpoint  : memset^var2_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
memset^n~21.inpad[0] (.input)                                    0.000     0.000
n591.in[3] (.names)                                              0.441     0.441
n591.out[0] (.names)                                             0.261     0.702
n585.in[5] (.names)                                              0.285     0.987
n585.out[0] (.names)                                             0.261     1.248
n1498.in[0] (.names)                                             0.453     1.701
n1498.out[0] (.names)                                            0.261     1.962
memset^var2_FF.D[0] (.latch)                                     0.000     1.962
data arrival time                                                          1.962

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^var2_FF.clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.986


#Path 10
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~6.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~6.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~6.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~6.outpad[0] (.output)                       0.615     1.936
data arrival time                                                                     1.936

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.936
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.936


#Path 11
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~3.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~3.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~3.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~3.outpad[0] (.output)                       0.584     1.905
data arrival time                                                                     1.905

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.905
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.905


#Path 12
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~23.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~23.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~23.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~23.outpad[0] (.output)                       0.544     1.896
data arrival time                                                                      1.896

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.896
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.896


#Path 13
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~30.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~30.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~30.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~30.outpad[0] (.output)                       0.541     1.893
data arrival time                                                                      1.893

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.893
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.893


#Path 14
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~20.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~20.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~20.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~20.outpad[0] (.output)                       0.545     1.866
data arrival time                                                                      1.866

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.866
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.866


#Path 15
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~11.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~11.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~11.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~11.outpad[0] (.output)                       0.498     1.851
data arrival time                                                                      1.851

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.851
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.851


#Path 16
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~10.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~10.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~10.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~10.outpad[0] (.output)                       0.492     1.845
data arrival time                                                                      1.845

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.845
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.845


#Path 17
Startpoint: memset.memtroll._str^out~7.out[0] (single_port_ram clocked by memset^clk)
Endpoint  : out:memset^memory_controller_out~7.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset.memtroll._str^out~7.clk[0] (single_port_ram)                          0.042     0.042
memset.memtroll._str^out~7.out[0] (single_port_ram) [clock-to-output]        1.234     1.276
out:memset^memory_controller_out~7.outpad[0] (.output)                       0.556     1.832
data arrival time                                                                      1.832

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.832
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.832


#Path 18
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~29.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~29.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~29.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~29.outpad[0] (.output)                       0.477     1.830
data arrival time                                                                      1.830

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.830
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.830


#Path 19
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~0.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~0.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~0.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~0.outpad[0] (.output)                       0.476     1.797
data arrival time                                                                     1.797

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.797
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.797


#Path 20
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~27.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~27.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~27.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~27.outpad[0] (.output)                       0.443     1.796
data arrival time                                                                      1.796

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.796
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.796


#Path 21
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~17.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~17.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~17.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~17.outpad[0] (.output)                       0.474     1.795
data arrival time                                                                      1.795

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.795
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.795


#Path 22
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~22.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~22.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~22.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~22.outpad[0] (.output)                       0.472     1.793
data arrival time                                                                      1.793

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.793
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.793


#Path 23
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~24.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~24.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~24.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~24.outpad[0] (.output)                       0.436     1.788
data arrival time                                                                      1.788

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.788
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.788


#Path 24
Startpoint: memset^tmp~27_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^exitcond_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~27_FF.clk[0] (.latch)                                 0.042     0.042
memset^tmp~27_FF.Q[0] (.latch) [clock-to-output]                 0.124     0.166
n512.in[0] (.names)                                              0.120     0.286
n512.out[0] (.names)                                             0.235     0.521
n511.in[3] (.names)                                              0.429     0.950
n511.out[0] (.names)                                             0.235     1.185
n358.in[0] (.names)                                              0.337     1.522
n358.out[0] (.names)                                             0.235     1.757
memset^exitcond_FF.D[0] (.latch)                                 0.000     1.757
data arrival time                                                          1.757

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^exitcond_FF.clk[0] (.latch)                               0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.757
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.780


#Path 25
Startpoint: memset.memtroll._str^out~5.out[0] (single_port_ram clocked by memset^clk)
Endpoint  : out:memset^memory_controller_out~5.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset.memtroll._str^out~5.clk[0] (single_port_ram)                          0.042     0.042
memset.memtroll._str^out~5.out[0] (single_port_ram) [clock-to-output]        1.234     1.276
out:memset^memory_controller_out~5.outpad[0] (.output)                       0.472     1.748
data arrival time                                                                      1.748

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.748
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.748


#Path 26
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~5.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~5.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~5.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~5.outpad[0] (.output)                       0.422     1.743
data arrival time                                                                     1.743

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.743
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.743


#Path 27
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~27_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1273.in[2] (.names)                                             0.626     1.482
n1273.out[0] (.names)                                            0.235     1.717
memset^return_val~27_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~27_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 28
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~6_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1313.in[2] (.names)                                             0.626     1.482
n1313.out[0] (.names)                                            0.235     1.717
memset^return_val~6_FF.D[0] (.latch)                             0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~6_FF.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 29
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~5_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1308.in[2] (.names)                                             0.626     1.482
n1308.out[0] (.names)                                            0.235     1.717
memset^return_val~5_FF.D[0] (.latch)                             0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~5_FF.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 30
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~4_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1303.in[2] (.names)                                             0.626     1.482
n1303.out[0] (.names)                                            0.235     1.717
memset^return_val~4_FF.D[0] (.latch)                             0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~4_FF.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 31
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~31_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1298.in[2] (.names)                                             0.626     1.482
n1298.out[0] (.names)                                            0.235     1.717
memset^return_val~31_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~31_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 32
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~30_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1293.in[2] (.names)                                             0.626     1.482
n1293.out[0] (.names)                                            0.235     1.717
memset^return_val~30_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~30_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 33
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~3_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1288.in[2] (.names)                                             0.626     1.482
n1288.out[0] (.names)                                            0.235     1.717
memset^return_val~3_FF.D[0] (.latch)                             0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~3_FF.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 34
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~29_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1283.in[2] (.names)                                             0.626     1.482
n1283.out[0] (.names)                                            0.235     1.717
memset^return_val~29_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~29_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 35
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~28_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1278.in[2] (.names)                                             0.626     1.482
n1278.out[0] (.names)                                            0.235     1.717
memset^return_val~28_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~28_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 36
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~19_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1228.in[2] (.names)                                             0.626     1.482
n1228.out[0] (.names)                                            0.235     1.717
memset^return_val~19_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~19_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 37
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~26_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1268.in[2] (.names)                                             0.626     1.482
n1268.out[0] (.names)                                            0.235     1.717
memset^return_val~26_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~26_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 38
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~25_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1263.in[2] (.names)                                             0.626     1.482
n1263.out[0] (.names)                                            0.235     1.717
memset^return_val~25_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~25_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 39
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~0_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1173.in[2] (.names)                                             0.626     1.482
n1173.out[0] (.names)                                            0.235     1.717
memset^return_val~0_FF.D[0] (.latch)                             0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~0_FF.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 40
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~24_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1258.in[2] (.names)                                             0.626     1.482
n1258.out[0] (.names)                                            0.235     1.717
memset^return_val~24_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~24_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 41
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~23_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1253.in[2] (.names)                                             0.626     1.482
n1253.out[0] (.names)                                            0.235     1.717
memset^return_val~23_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~23_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 42
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~22_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1248.in[2] (.names)                                             0.626     1.482
n1248.out[0] (.names)                                            0.235     1.717
memset^return_val~22_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~22_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 43
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~21_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1243.in[2] (.names)                                             0.626     1.482
n1243.out[0] (.names)                                            0.235     1.717
memset^return_val~21_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~21_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 44
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~20_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1238.in[2] (.names)                                             0.626     1.482
n1238.out[0] (.names)                                            0.235     1.717
memset^return_val~20_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~20_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 45
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~2_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1233.in[2] (.names)                                             0.626     1.482
n1233.out[0] (.names)                                            0.235     1.717
memset^return_val~2_FF.D[0] (.latch)                             0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~2_FF.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 46
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~18_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1223.in[2] (.names)                                             0.626     1.482
n1223.out[0] (.names)                                            0.235     1.717
memset^return_val~18_FF.D[0] (.latch)                            0.000     1.717
data arrival time                                                          1.717

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~18_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.741


#Path 47
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~2.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~2.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~2.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~2.outpad[0] (.output)                       0.402     1.723
data arrival time                                                                     1.723

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.723
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.723


#Path 48
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~7.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~7.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~7.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~7.outpad[0] (.output)                       0.397     1.718
data arrival time                                                                     1.718

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.718
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.718


#Path 49
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~1.we[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset.memtroll._str^out~1.we[0] (single_port_ram)                          0.728     1.249
data arrival time                                                                     1.249

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~1.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -1.249
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.716


#Path 50
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~5.we[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset.memtroll._str^out~5.we[0] (single_port_ram)                          0.728     1.249
data arrival time                                                                     1.249

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~5.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -1.249
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.716


#Path 51
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~4.we[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset.memtroll._str^out~4.we[0] (single_port_ram)                          0.728     1.249
data arrival time                                                                     1.249

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~4.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -1.249
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.716


#Path 52
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~3.we[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset.memtroll._str^out~3.we[0] (single_port_ram)                          0.728     1.249
data arrival time                                                                     1.249

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~3.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -1.249
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.716


#Path 53
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~2.we[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset.memtroll._str^out~2.we[0] (single_port_ram)                          0.728     1.249
data arrival time                                                                     1.249

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~2.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -1.249
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.716


#Path 54
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~6.we[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset.memtroll._str^out~6.we[0] (single_port_ram)                          0.728     1.249
data arrival time                                                                     1.249

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~6.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -1.249
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.716


#Path 55
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~0.we[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset.memtroll._str^out~0.we[0] (single_port_ram)                          0.728     1.249
data arrival time                                                                     1.249

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~0.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -1.249
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.716


#Path 56
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset.memtroll._str^out~7.we[0] (single_port_ram clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset.memtroll._str^out~7.we[0] (single_port_ram)                          0.728     1.249
data arrival time                                                                     1.249

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset.memtroll._str^out~7.clk[0] (single_port_ram)                         0.042     0.042
clock uncertainty                                                           0.000     0.042
cell setup time                                                            -0.509    -0.467
data required time                                                                   -0.467
-------------------------------------------------------------------------------------------
data required time                                                                   -0.467
data arrival time                                                                    -1.249
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.716


#Path 57
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~1.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~1.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~1.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~1.outpad[0] (.output)                       0.380     1.701
data arrival time                                                                     1.701

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.701
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.701


#Path 58
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~25.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~25.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~25.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~25.outpad[0] (.output)                       0.340     1.692
data arrival time                                                                      1.692

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.692
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.692


#Path 59
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~15.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~15.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~15.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~15.outpad[0] (.output)                       0.340     1.692
data arrival time                                                                      1.692

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.692
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.692


#Path 60
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~31.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~31.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~31.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~31.outpad[0] (.output)                       0.266     1.619
data arrival time                                                                      1.619

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.619
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.619


#Path 61
Startpoint: memset.memtroll._str^out~6.out[0] (single_port_ram clocked by memset^clk)
Endpoint  : out:memset^memory_controller_out~6.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset.memtroll._str^out~6.clk[0] (single_port_ram)                          0.042     0.042
memset.memtroll._str^out~6.out[0] (single_port_ram) [clock-to-output]        1.234     1.276
out:memset^memory_controller_out~6.outpad[0] (.output)                       0.342     1.618
data arrival time                                                                      1.618

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.618
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.618


#Path 62
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~28.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~28.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~28.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~28.outpad[0] (.output)                       0.266     1.618
data arrival time                                                                      1.618

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.618
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.618


#Path 63
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~26.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~26.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~26.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~26.outpad[0] (.output)                       0.266     1.618
data arrival time                                                                      1.618

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.618
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.618


#Path 64
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~12.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~12.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~12.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~12.outpad[0] (.output)                       0.266     1.618
data arrival time                                                                      1.618

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.618
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.618


#Path 65
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~13.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~13.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~13.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~13.outpad[0] (.output)                       0.264     1.616
data arrival time                                                                      1.616

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.616
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.616


#Path 66
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~9.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~9.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~9.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~9.outpad[0] (.output)                       0.257     1.609
data arrival time                                                                     1.609

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.609
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.609


#Path 67
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~19.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~19.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~19.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~19.outpad[0] (.output)                       0.286     1.607
data arrival time                                                                      1.607

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.607
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.607


#Path 68
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~16.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~16.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~16.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~16.outpad[0] (.output)                       0.281     1.602
data arrival time                                                                      1.602

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.602
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.602


#Path 69
Startpoint: memset.memtroll._str^out~4.out[0] (single_port_ram clocked by memset^clk)
Endpoint  : out:memset^memory_controller_out~4.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset.memtroll._str^out~4.clk[0] (single_port_ram)                          0.042     0.042
memset.memtroll._str^out~4.out[0] (single_port_ram) [clock-to-output]        1.234     1.276
out:memset^memory_controller_out~4.outpad[0] (.output)                       0.320     1.596
data arrival time                                                                      1.596

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.596
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.596


#Path 70
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~4.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~4.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~4.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~4.outpad[0] (.output)                       0.263     1.584
data arrival time                                                                     1.584

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.584
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.584


#Path 71
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~14.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~14.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~14.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~14.outpad[0] (.output)                       0.230     1.582
data arrival time                                                                      1.582

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.582
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.582


#Path 72
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~18.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~18.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~18.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~18.outpad[0] (.output)                       0.252     1.573
data arrival time                                                                      1.573

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.573
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.573


#Path 73
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~1_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1178.in[2] (.names)                                             0.454     1.310
n1178.out[0] (.names)                                            0.235     1.545
memset^return_val~1_FF.D[0] (.latch)                             0.000     1.545
data arrival time                                                          1.545

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~1_FF.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.569


#Path 74
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~9_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1328.in[2] (.names)                                             0.454     1.310
n1328.out[0] (.names)                                            0.235     1.545
memset^return_val~9_FF.D[0] (.latch)                             0.000     1.545
data arrival time                                                          1.545

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~9_FF.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.569


#Path 75
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~8_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1323.in[2] (.names)                                             0.454     1.310
n1323.out[0] (.names)                                            0.235     1.545
memset^return_val~8_FF.D[0] (.latch)                             0.000     1.545
data arrival time                                                          1.545

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~8_FF.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.569


#Path 76
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~7_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1318.in[2] (.names)                                             0.454     1.310
n1318.out[0] (.names)                                            0.235     1.545
memset^return_val~7_FF.D[0] (.latch)                             0.000     1.545
data arrival time                                                          1.545

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~7_FF.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.569


#Path 77
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~17_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1218.in[2] (.names)                                             0.454     1.310
n1218.out[0] (.names)                                            0.235     1.545
memset^return_val~17_FF.D[0] (.latch)                            0.000     1.545
data arrival time                                                          1.545

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~17_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.569


#Path 78
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~15_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1208.in[2] (.names)                                             0.454     1.310
n1208.out[0] (.names)                                            0.235     1.545
memset^return_val~15_FF.D[0] (.latch)                            0.000     1.545
data arrival time                                                          1.545

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~15_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.569


#Path 79
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~14_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1203.in[2] (.names)                                             0.454     1.310
n1203.out[0] (.names)                                            0.235     1.545
memset^return_val~14_FF.D[0] (.latch)                            0.000     1.545
data arrival time                                                          1.545

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~14_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.569


#Path 80
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~13_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1198.in[2] (.names)                                             0.454     1.310
n1198.out[0] (.names)                                            0.235     1.545
memset^return_val~13_FF.D[0] (.latch)                            0.000     1.545
data arrival time                                                          1.545

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~13_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.569


#Path 81
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~12_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1193.in[2] (.names)                                             0.454     1.310
n1193.out[0] (.names)                                            0.235     1.545
memset^return_val~12_FF.D[0] (.latch)                            0.000     1.545
data arrival time                                                          1.545

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~12_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.569


#Path 82
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~11_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1188.in[2] (.names)                                             0.454     1.310
n1188.out[0] (.names)                                            0.235     1.545
memset^return_val~11_FF.D[0] (.latch)                            0.000     1.545
data arrival time                                                          1.545

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~11_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.569


#Path 83
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~10_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1183.in[2] (.names)                                             0.454     1.310
n1183.out[0] (.names)                                            0.235     1.545
memset^return_val~10_FF.D[0] (.latch)                            0.000     1.545
data arrival time                                                          1.545

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~10_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.569


#Path 84
Startpoint: memset.memtroll._str^out~1.out[0] (single_port_ram clocked by memset^clk)
Endpoint  : out:memset^memory_controller_out~1.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset.memtroll._str^out~1.clk[0] (single_port_ram)                          0.042     0.042
memset.memtroll._str^out~1.out[0] (single_port_ram) [clock-to-output]        1.234     1.276
out:memset^memory_controller_out~1.outpad[0] (.output)                       0.266     1.543
data arrival time                                                                      1.543

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.543
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.543


#Path 85
Startpoint: memset.memtroll._str^out~2.out[0] (single_port_ram clocked by memset^clk)
Endpoint  : out:memset^memory_controller_out~2.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset.memtroll._str^out~2.clk[0] (single_port_ram)                          0.042     0.042
memset.memtroll._str^out~2.out[0] (single_port_ram) [clock-to-output]        1.234     1.276
out:memset^memory_controller_out~2.outpad[0] (.output)                       0.265     1.542
data arrival time                                                                      1.542

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.542
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.542


#Path 86
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~8.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
memset^clk.inpad[0] (.input)                                                0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                       0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                       0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
memset^memory_controller_in~8.in[0] (.names)                                0.596     1.117
memset^memory_controller_in~8.out[0] (.names)                               0.235     1.352
out:memset^memory_controller_in~8.outpad[0] (.output)                       0.188     1.540
data arrival time                                                                     1.540

clock memset^clk (rise edge)                                                0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -1.540
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.540


#Path 87
Startpoint: memset.memtroll._str^out~3.out[0] (single_port_ram clocked by memset^clk)
Endpoint  : out:memset^memory_controller_out~3.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset.memtroll._str^out~3.clk[0] (single_port_ram)                          0.042     0.042
memset.memtroll._str^out~3.out[0] (single_port_ram) [clock-to-output]        1.234     1.276
out:memset^memory_controller_out~3.outpad[0] (.output)                       0.262     1.538
data arrival time                                                                      1.538

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.538
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.538


#Path 88
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : out:memset^memory_controller_in~21.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                                        0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]                        0.124     0.166
memset^memory_controller_write_enable.in[0] (.names)                         0.120     0.286
memset^memory_controller_write_enable.out[0] (.names)                        0.235     0.521
memset^memory_controller_in~21.in[0] (.names)                                0.565     1.086
memset^memory_controller_in~21.out[0] (.names)                               0.235     1.321
out:memset^memory_controller_in~21.outpad[0] (.output)                       0.206     1.527
data arrival time                                                                      1.527

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.527
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.527


#Path 89
Startpoint: memset.memtroll._str^out~0.out[0] (single_port_ram clocked by memset^clk)
Endpoint  : out:memset^memory_controller_out~0.outpad[0] (.output clocked by memset^clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
memset^clk.inpad[0] (.input)                                                 0.000     0.000
memset.memtroll._str^out~0.clk[0] (single_port_ram)                          0.042     0.042
memset.memtroll._str^out~0.out[0] (single_port_ram) [clock-to-output]        1.234     1.276
out:memset^memory_controller_out~0.outpad[0] (.output)                       0.239     1.516
data arrival time                                                                      1.516

clock memset^clk (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -1.516
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.516


#Path 90
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^return_val~16_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1213.in[2] (.names)                                             0.312     1.168
n1213.out[0] (.names)                                            0.235     1.403
memset^return_val~16_FF.D[0] (.latch)                            0.000     1.403
data arrival time                                                          1.403

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^return_val~16_FF.clk[0] (.latch)                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.403
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.427


#Path 91
Startpoint: memset^cur_state~1_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^finish_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~1_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~1_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n507.in[0] (.names)                                              0.120     0.286
n507.out[0] (.names)                                             0.235     0.521
n518.in[2] (.names)                                              0.100     0.621
n518.out[0] (.names)                                             0.235     0.856
n1168.in[2] (.names)                                             0.312     1.168
n1168.out[0] (.names)                                            0.235     1.403
memset^finish_FF.D[0] (.latch)                                   0.000     1.403
data arrival time                                                          1.403

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^finish_FF.clk[0] (.latch)                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.403
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.427


#Path 92
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~12_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n552.in[1] (.names)                                              0.332     0.498
n552.out[0] (.names)                                             0.235     0.733
n1353.in[2] (.names)                                             0.406     1.139
n1353.out[0] (.names)                                            0.235     1.374
memset^tmp~12_FF.D[0] (.latch)                                   0.000     1.374
data arrival time                                                          1.374

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~12_FF.clk[0] (.latch)                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.374
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.398


#Path 93
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~14_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n552.in[1] (.names)                                              0.332     0.498
n552.out[0] (.names)                                             0.235     0.733
n1363.in[2] (.names)                                             0.406     1.139
n1363.out[0] (.names)                                            0.235     1.374
memset^tmp~14_FF.D[0] (.latch)                                   0.000     1.374
data arrival time                                                          1.374

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~14_FF.clk[0] (.latch)                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.374
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.398


#Path 94
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~15_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n552.in[1] (.names)                                              0.332     0.498
n552.out[0] (.names)                                             0.235     0.733
n1368.in[2] (.names)                                             0.406     1.139
n1368.out[0] (.names)                                            0.235     1.374
memset^tmp~15_FF.D[0] (.latch)                                   0.000     1.374
data arrival time                                                          1.374

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~15_FF.clk[0] (.latch)                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.374
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.398


#Path 95
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~16_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n552.in[1] (.names)                                              0.332     0.498
n552.out[0] (.names)                                             0.235     0.733
n1373.in[2] (.names)                                             0.406     1.139
n1373.out[0] (.names)                                            0.235     1.374
memset^tmp~16_FF.D[0] (.latch)                                   0.000     1.374
data arrival time                                                          1.374

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~16_FF.clk[0] (.latch)                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.374
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.398


#Path 96
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~17_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n552.in[1] (.names)                                              0.332     0.498
n552.out[0] (.names)                                             0.235     0.733
n1378.in[2] (.names)                                             0.406     1.139
n1378.out[0] (.names)                                            0.235     1.374
memset^tmp~17_FF.D[0] (.latch)                                   0.000     1.374
data arrival time                                                          1.374

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~17_FF.clk[0] (.latch)                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.374
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.398


#Path 97
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~18_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n552.in[1] (.names)                                              0.332     0.498
n552.out[0] (.names)                                             0.235     0.733
n1383.in[2] (.names)                                             0.406     1.139
n1383.out[0] (.names)                                            0.235     1.374
memset^tmp~18_FF.D[0] (.latch)                                   0.000     1.374
data arrival time                                                          1.374

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~18_FF.clk[0] (.latch)                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.374
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.398


#Path 98
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~19_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n552.in[1] (.names)                                              0.332     0.498
n552.out[0] (.names)                                             0.235     0.733
n1388.in[2] (.names)                                             0.406     1.139
n1388.out[0] (.names)                                            0.235     1.374
memset^tmp~19_FF.D[0] (.latch)                                   0.000     1.374
data arrival time                                                          1.374

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~19_FF.clk[0] (.latch)                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.374
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.398


#Path 99
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~29_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n552.in[1] (.names)                                              0.332     0.498
n552.out[0] (.names)                                             0.235     0.733
n1443.in[2] (.names)                                             0.307     1.041
n1443.out[0] (.names)                                            0.235     1.276
memset^tmp~29_FF.D[0] (.latch)                                   0.000     1.276
data arrival time                                                          1.276

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~29_FF.clk[0] (.latch)                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.276
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.299


#Path 100
Startpoint: memset^cur_state~0_FF.Q[0] (.latch clocked by memset^clk)
Endpoint  : memset^tmp~28_FF.D[0] (.latch clocked by memset^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^cur_state~0_FF.clk[0] (.latch)                            0.042     0.042
memset^cur_state~0_FF.Q[0] (.latch) [clock-to-output]            0.124     0.166
n552.in[1] (.names)                                              0.332     0.498
n552.out[0] (.names)                                             0.235     0.733
n1438.in[2] (.names)                                             0.307     1.041
n1438.out[0] (.names)                                            0.235     1.276
memset^tmp~28_FF.D[0] (.latch)                                   0.000     1.276
data arrival time                                                          1.276

clock memset^clk (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
memset^clk.inpad[0] (.input)                                     0.000     0.000
memset^tmp~28_FF.clk[0] (.latch)                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.276
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.299


#End of timing report
