// Seed: 1589396864
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_4;
  assign id_4[1] = id_4;
  assign module_1.id_0 = 0;
  wire id_5;
  wire id_6 = ~id_2;
  uwire id_7, id_8, id_9, id_10, id_11, id_12 = 1, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input wor id_2,
    input supply1 id_3
);
  supply1 id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  id_6(
      .id_0(),
      .id_1(1),
      .id_2(id_5 == id_2),
      .id_3(id_5),
      .id_4(id_0 + id_3),
      .id_5(1),
      .id_6(!id_3 == 1),
      .id_7(1'b0),
      .id_8(id_5)
  );
endmodule
