Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  5 23:58:27 2022
| Host         : Gabrieli running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              21 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |             116 |           38 |
| Yes          | Yes                   | No                     |              38 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------+---------------------+------------------+----------------+--------------+
|     Clock Signal    |     Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+----------------------+---------------------+------------------+----------------+--------------+
|  clk25_reg_n_0_BUFG | p_0_in               | VGA_HSYNC0          |                1 |              1 |         1.00 |
|  clk25_reg_n_0_BUFG | p_0_in               | VGA_VSYNC0          |                1 |              1 |         1.00 |
|  clk50              |                      |                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG      |                      |                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG      |                      | rst_IBUF            |                1 |              2 |         2.00 |
|  clk25_reg_n_0_BUFG | RED_OUT[3]_i_2_n_0   |                     |                1 |              4 |         4.00 |
|  clk25_reg_n_0_BUFG | RED_OUT[3]_i_2_n_0   | BLUE_OUT0           |                1 |              4 |         4.00 |
|  clk25_reg_n_0_BUFG | RED_OUT[3]_i_2_n_0   | RED_OUT[3]_i_1_n_0  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG      | uc/__0/i__n_0        | rst_IBUF            |                1 |              4 |         4.00 |
|  clk25_reg_n_0_BUFG | horizontal_counter0  | vertical_counter0   |                4 |             14 |         3.50 |
|  clk25_reg_n_0_BUFG | p_0_in               | horizontal_counter0 |                4 |             14 |         3.50 |
|  clk25_reg_n_0_BUFG |                      | rst_IBUF            |                7 |             19 |         2.71 |
|  clk25_reg_n_0_BUFG | playerPosition_YA    | rst_IBUF            |                8 |             28 |         3.50 |
|  clk25_reg_n_0_BUFG | playerTwoPosition_YA | rst_IBUF            |                8 |             28 |         3.50 |
|  clk25_reg_n_0_BUFG | ballPosition_XB0     | rst_IBUF            |               21 |             56 |         2.67 |
+---------------------+----------------------+---------------------+------------------+----------------+--------------+


