// dxc_ss_top_ca_interp_DUT_0.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module dxc_ss_top_ca_interp_DUT_0 (
		input  wire        clk,                  //           clock.clk
		input  wire        areset,               //     clock_reset.reset
		input  wire        bus_clk,              //       bus_clock.clk
		input  wire        bus_areset,           // bus_clock_reset.reset
		input  wire [13:0] busIn_address,        //             bus.address
		input  wire [0:0]  busIn_read,           //                .read
		input  wire [0:0]  busIn_write,          //                .write
		input  wire [31:0] busIn_writedata,      //                .writedata
		output wire [31:0] busOut_readdata,      //                .readdata
		output wire [0:0]  busOut_readdatavalid, //                .readdatavalid
		output wire [0:0]  busOut_waitrequest,   //                .waitrequest
		input  wire [0:0]  DUC_Valid_l1_s,       //             exp.valid_DUC_Valid_l1_s
		input  wire [7:0]  DUC_Chan_l1_s,        //                .channel_DUC_Chan_l1_s
		input  wire [15:0] DUC_Data_l1_0im,      //                .data_DUC_Data_l1_0im
		input  wire [15:0] DUC_Data_l1_0re,      //                .data_DUC_Data_l1_0re
		input  wire [15:0] DUC_Data_l1_1im,      //                .data_DUC_Data_l1_1im
		input  wire [15:0] DUC_Data_l1_1re,      //                .data_DUC_Data_l1_1re
		input  wire [15:0] DUC_Data_l1_2im,      //                .data_DUC_Data_l1_2im
		input  wire [15:0] DUC_Data_l1_2re,      //                .data_DUC_Data_l1_2re
		input  wire [15:0] DUC_Data_l1_3im,      //                .data_DUC_Data_l1_3im
		input  wire [15:0] DUC_Data_l1_3re,      //                .data_DUC_Data_l1_3re
		input  wire [0:0]  DUC_Valid_l2_s,       //                .valid_DUC_Valid_l2_s
		input  wire [7:0]  DUC_Chan_l2_s,        //                .channel_DUC_Chan_l2_s
		input  wire [15:0] DUC_Data_l2_0im,      //                .data_DUC_Data_l2_0im
		input  wire [15:0] DUC_Data_l2_0re,      //                .data_DUC_Data_l2_0re
		input  wire [15:0] DUC_Data_l2_1im,      //                .data_DUC_Data_l2_1im
		input  wire [15:0] DUC_Data_l2_1re,      //                .data_DUC_Data_l2_1re
		input  wire [15:0] DUC_Data_l2_2im,      //                .data_DUC_Data_l2_2im
		input  wire [15:0] DUC_Data_l2_2re,      //                .data_DUC_Data_l2_2re
		input  wire [15:0] DUC_Data_l2_3im,      //                .data_DUC_Data_l2_3im
		input  wire [15:0] DUC_Data_l2_3re,      //                .data_DUC_Data_l2_3re
		output wire [0:0]  DUC_Valid_Out_s,      //                .valid_DUC_Valid_Out_s
		output wire [7:0]  DUC_Chan_Out_s,       //                .channel_DUC_Chan_Out_s
		output wire [15:0] DUC_Ant_Data_Out_0im, //                .data_DUC_Ant_Data_Out_0im
		output wire [15:0] DUC_Ant_Data_Out_0re, //                .data_DUC_Ant_Data_Out_0re
		output wire [15:0] DUC_Ant_Data_Out_1im, //                .data_DUC_Ant_Data_Out_1im
		output wire [15:0] DUC_Ant_Data_Out_1re, //                .data_DUC_Ant_Data_Out_1re
		output wire [15:0] DUC_Ant_Data_Out_2im, //                .data_DUC_Ant_Data_Out_2im
		output wire [15:0] DUC_Ant_Data_Out_2re, //                .data_DUC_Ant_Data_Out_2re
		output wire [15:0] DUC_Ant_Data_Out_3im, //                .data_DUC_Ant_Data_Out_3im
		output wire [15:0] DUC_Ant_Data_Out_3re, //                .data_DUC_Ant_Data_Out_3re
		output wire [15:0] DUC_Ant_Data_Out_4im, //                .data_DUC_Ant_Data_Out_4im
		output wire [15:0] DUC_Ant_Data_Out_4re, //                .data_DUC_Ant_Data_Out_4re
		output wire [15:0] DUC_Ant_Data_Out_5im, //                .data_DUC_Ant_Data_Out_5im
		output wire [15:0] DUC_Ant_Data_Out_5re, //                .data_DUC_Ant_Data_Out_5re
		output wire [15:0] DUC_Ant_Data_Out_6im, //                .data_DUC_Ant_Data_Out_6im
		output wire [15:0] DUC_Ant_Data_Out_6re, //                .data_DUC_Ant_Data_Out_6re
		output wire [15:0] DUC_Ant_Data_Out_7im, //                .data_DUC_Ant_Data_Out_7im
		output wire [15:0] DUC_Ant_Data_Out_7re, //                .data_DUC_Ant_Data_Out_7re
		output wire [0:0]  summer_vout_s,        //                .valid_summer_vout_s
		output wire [7:0]  summer_cout_s,        //                .channel_summer_cout_s
		output wire [15:0] summer_dout_0im,      //                .data_summer_dout_0im
		output wire [15:0] summer_dout_0re,      //                .data_summer_dout_0re
		output wire [15:0] summer_dout_1im,      //                .data_summer_dout_1im
		output wire [15:0] summer_dout_1re,      //                .data_summer_dout_1re
		output wire [15:0] summer_dout_2im,      //                .data_summer_dout_2im
		output wire [15:0] summer_dout_2re,      //                .data_summer_dout_2re
		output wire [15:0] summer_dout_3im,      //                .data_summer_dout_3im
		output wire [15:0] summer_dout_3re       //                .data_summer_dout_3re
	);

	ca_interp_DUT ca_interp_dut_0 (
		.clk                  (clk),                  //   input,   width = 1,           clock.clk
		.areset               (areset),               //   input,   width = 1,     clock_reset.reset
		.bus_clk              (bus_clk),              //   input,   width = 1,       bus_clock.clk
		.bus_areset           (bus_areset),           //   input,   width = 1, bus_clock_reset.reset
		.busIn_address        (busIn_address),        //   input,  width = 14,             bus.address
		.busIn_read           (busIn_read),           //   input,   width = 1,                .read
		.busIn_write          (busIn_write),          //   input,   width = 1,                .write
		.busIn_writedata      (busIn_writedata),      //   input,  width = 32,                .writedata
		.busOut_readdata      (busOut_readdata),      //  output,  width = 32,                .readdata
		.busOut_readdatavalid (busOut_readdatavalid), //  output,   width = 1,                .readdatavalid
		.busOut_waitrequest   (busOut_waitrequest),   //  output,   width = 1,                .waitrequest
		.DUC_Valid_l1_s       (DUC_Valid_l1_s),       //   input,   width = 1,             exp.valid_DUC_Valid_l1_s
		.DUC_Chan_l1_s        (DUC_Chan_l1_s),        //   input,   width = 8,                .channel_DUC_Chan_l1_s
		.DUC_Data_l1_0im      (DUC_Data_l1_0im),      //   input,  width = 16,                .data_DUC_Data_l1_0im
		.DUC_Data_l1_0re      (DUC_Data_l1_0re),      //   input,  width = 16,                .data_DUC_Data_l1_0re
		.DUC_Data_l1_1im      (DUC_Data_l1_1im),      //   input,  width = 16,                .data_DUC_Data_l1_1im
		.DUC_Data_l1_1re      (DUC_Data_l1_1re),      //   input,  width = 16,                .data_DUC_Data_l1_1re
		.DUC_Data_l1_2im      (DUC_Data_l1_2im),      //   input,  width = 16,                .data_DUC_Data_l1_2im
		.DUC_Data_l1_2re      (DUC_Data_l1_2re),      //   input,  width = 16,                .data_DUC_Data_l1_2re
		.DUC_Data_l1_3im      (DUC_Data_l1_3im),      //   input,  width = 16,                .data_DUC_Data_l1_3im
		.DUC_Data_l1_3re      (DUC_Data_l1_3re),      //   input,  width = 16,                .data_DUC_Data_l1_3re
		.DUC_Valid_l2_s       (DUC_Valid_l2_s),       //   input,   width = 1,                .valid_DUC_Valid_l2_s
		.DUC_Chan_l2_s        (DUC_Chan_l2_s),        //   input,   width = 8,                .channel_DUC_Chan_l2_s
		.DUC_Data_l2_0im      (DUC_Data_l2_0im),      //   input,  width = 16,                .data_DUC_Data_l2_0im
		.DUC_Data_l2_0re      (DUC_Data_l2_0re),      //   input,  width = 16,                .data_DUC_Data_l2_0re
		.DUC_Data_l2_1im      (DUC_Data_l2_1im),      //   input,  width = 16,                .data_DUC_Data_l2_1im
		.DUC_Data_l2_1re      (DUC_Data_l2_1re),      //   input,  width = 16,                .data_DUC_Data_l2_1re
		.DUC_Data_l2_2im      (DUC_Data_l2_2im),      //   input,  width = 16,                .data_DUC_Data_l2_2im
		.DUC_Data_l2_2re      (DUC_Data_l2_2re),      //   input,  width = 16,                .data_DUC_Data_l2_2re
		.DUC_Data_l2_3im      (DUC_Data_l2_3im),      //   input,  width = 16,                .data_DUC_Data_l2_3im
		.DUC_Data_l2_3re      (DUC_Data_l2_3re),      //   input,  width = 16,                .data_DUC_Data_l2_3re
		.DUC_Valid_Out_s      (DUC_Valid_Out_s),      //  output,   width = 1,                .valid_DUC_Valid_Out_s
		.DUC_Chan_Out_s       (DUC_Chan_Out_s),       //  output,   width = 8,                .channel_DUC_Chan_Out_s
		.DUC_Ant_Data_Out_0im (DUC_Ant_Data_Out_0im), //  output,  width = 16,                .data_DUC_Ant_Data_Out_0im
		.DUC_Ant_Data_Out_0re (DUC_Ant_Data_Out_0re), //  output,  width = 16,                .data_DUC_Ant_Data_Out_0re
		.DUC_Ant_Data_Out_1im (DUC_Ant_Data_Out_1im), //  output,  width = 16,                .data_DUC_Ant_Data_Out_1im
		.DUC_Ant_Data_Out_1re (DUC_Ant_Data_Out_1re), //  output,  width = 16,                .data_DUC_Ant_Data_Out_1re
		.DUC_Ant_Data_Out_2im (DUC_Ant_Data_Out_2im), //  output,  width = 16,                .data_DUC_Ant_Data_Out_2im
		.DUC_Ant_Data_Out_2re (DUC_Ant_Data_Out_2re), //  output,  width = 16,                .data_DUC_Ant_Data_Out_2re
		.DUC_Ant_Data_Out_3im (DUC_Ant_Data_Out_3im), //  output,  width = 16,                .data_DUC_Ant_Data_Out_3im
		.DUC_Ant_Data_Out_3re (DUC_Ant_Data_Out_3re), //  output,  width = 16,                .data_DUC_Ant_Data_Out_3re
		.DUC_Ant_Data_Out_4im (DUC_Ant_Data_Out_4im), //  output,  width = 16,                .data_DUC_Ant_Data_Out_4im
		.DUC_Ant_Data_Out_4re (DUC_Ant_Data_Out_4re), //  output,  width = 16,                .data_DUC_Ant_Data_Out_4re
		.DUC_Ant_Data_Out_5im (DUC_Ant_Data_Out_5im), //  output,  width = 16,                .data_DUC_Ant_Data_Out_5im
		.DUC_Ant_Data_Out_5re (DUC_Ant_Data_Out_5re), //  output,  width = 16,                .data_DUC_Ant_Data_Out_5re
		.DUC_Ant_Data_Out_6im (DUC_Ant_Data_Out_6im), //  output,  width = 16,                .data_DUC_Ant_Data_Out_6im
		.DUC_Ant_Data_Out_6re (DUC_Ant_Data_Out_6re), //  output,  width = 16,                .data_DUC_Ant_Data_Out_6re
		.DUC_Ant_Data_Out_7im (DUC_Ant_Data_Out_7im), //  output,  width = 16,                .data_DUC_Ant_Data_Out_7im
		.DUC_Ant_Data_Out_7re (DUC_Ant_Data_Out_7re), //  output,  width = 16,                .data_DUC_Ant_Data_Out_7re
		.summer_vout_s        (summer_vout_s),        //  output,   width = 1,                .valid_summer_vout_s
		.summer_cout_s        (summer_cout_s),        //  output,   width = 8,                .channel_summer_cout_s
		.summer_dout_0im      (summer_dout_0im),      //  output,  width = 16,                .data_summer_dout_0im
		.summer_dout_0re      (summer_dout_0re),      //  output,  width = 16,                .data_summer_dout_0re
		.summer_dout_1im      (summer_dout_1im),      //  output,  width = 16,                .data_summer_dout_1im
		.summer_dout_1re      (summer_dout_1re),      //  output,  width = 16,                .data_summer_dout_1re
		.summer_dout_2im      (summer_dout_2im),      //  output,  width = 16,                .data_summer_dout_2im
		.summer_dout_2re      (summer_dout_2re),      //  output,  width = 16,                .data_summer_dout_2re
		.summer_dout_3im      (summer_dout_3im),      //  output,  width = 16,                .data_summer_dout_3im
		.summer_dout_3re      (summer_dout_3re)       //  output,  width = 16,                .data_summer_dout_3re
	);

endmodule
