# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PE_0.srcs/sources_1/new/eq1.vhd" \
"../../../../PE_0.srcs/sources_1/new/eq2.vhd" \
"../../../../PE_0.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
