Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 02:08:21 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/pe_array/post_synth_power.rpt
| Design           : pe_array
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 128.388      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 25.456       |
| Device Static (mW)       | 102.932      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 98.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+------------+----------+-----------+-----------------+
| On-Chip                 | Power (mW) | Used     | Available | Utilization (%) |
+-------------------------+------------+----------+-----------+-----------------+
| Clocks                  |     9.990  |        3 |       --- |             --- |
| Slice Logic             |     6.786  |     2901 |       --- |             --- |
|   LUT as Logic          |     5.995  |     1129 |     53200 |            2.12 |
|   Register              |     0.332  |     1244 |    106400 |            1.17 |
|   CARRY4                |     0.273  |       48 |     13300 |            0.36 |
|   LUT as Shift Register |     0.187  |       52 |     17400 |            0.30 |
|   Others                |     0.000  |       84 |       --- |             --- |
| Signals                 |     7.326  |     2421 |       --- |             --- |
| DSPs                    |     1.354  |        4 |       220 |            1.82 |
| Static Power            |   102.932  |          |           |                 |
| Total                   |   128.388  |          |           |                 |
+-------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.025 |      0.007 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                 | Accuracy of the tool is not optimal until design is fully placed and routed                                        |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs                |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+------------+
| Name              | Power (mW) |
+-------------------+------------+
| pe_array          |    25.456  |
|   pe0             |     6.327  |
|     u_add         |     2.222  |
|       u_FPAddSub  |     1.722  |
|     u_mul         |     1.022  |
|       u_FPMult    |     0.876  |
|     u_sub         |     3.044  |
|       u_FPAddSub2 |     2.909  |
|   pe1             |     6.327  |
|     u_add         |     2.222  |
|       u_FPAddSub  |     1.722  |
|     u_mul         |     1.022  |
|       u_FPMult    |     0.876  |
|     u_sub         |     3.044  |
|       u_FPAddSub2 |     2.909  |
|   pe2             |     6.327  |
|     u_add         |     2.222  |
|       u_FPAddSub  |     1.722  |
|     u_mul         |     1.022  |
|       u_FPMult    |     0.876  |
|     u_sub         |     3.044  |
|       u_FPAddSub2 |     2.909  |
|   pe3             |     6.474  |
|     u_add         |     2.369  |
|       u_FPAddSub  |     1.722  |
|     u_mul         |     1.022  |
|       u_FPMult    |     0.876  |
|     u_sub         |     3.044  |
|       u_FPAddSub2 |     2.909  |
+-------------------+------------+


