// Seed: 1772851879
`resetall
`define pp_1 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  assign id_4 = |id_4[1];
  always @(id_2 or posedge -id_2)
    if (id_1)
      if (1 & id_3) begin
        id_3 <= id_3;
      end
endmodule
