<root><simulation><result_generated_time />2023-05-17 18:50:13<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 25, 'OX': 25, 'IY': 75, 'IX': 75, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />69120000<total_data_size_element />{'W': 110592, 'I': 2880000, 'O': 15000}<total_data_reuse />{'W': 625, 'I': 24.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [20, 1, 1], 'O': [120, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 5)]], [[('K', 24)], [('C', 4)]], [], []]<I />[[[('K', 24)], []], [[], [('C', 4), ('OY', 5)]], [], []]<O />[[[], [('C', 4)]], [[('K', 24)], [('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 4), ('FY', 3), ('FX', 3), ('C', 32), ('OX', 5), ('OX', 5), ('OY', 5)], []]<I />[[], [('C', 4), ('FY', 3), ('FX', 3), ('C', 32), ('OX', 5), ('OX', 5), ('OY', 5)], []]<O />[[('C', 4), ('FY', 3), ('FX', 3), ('C', 32)], [('OX', 5), ('OX', 5), ('OY', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [5.0, 1, 125, 1], 'I': [24.0, 1.0, 1.0, 1.0], 'O': [4.0, 1152, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 884736, 884736], 'I': [8, 23040000, 23040000], 'O': [8, 120000, 120000], 'O_partial': [8, 0, 0], 'O_final': [0, 120000, 120000]}<actual_mem_utilization_individual />{'W': [0.02, 0.03, 0.0], 'I': [0.02, 0.69, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.72, 0.0], 'I': [0.02, 0.72, 0.0], 'O': [0.02, 0.72, 0.0]}<effective_mem_size_bit />{'W': [8, 884736, 884736], 'I': [8, 23040000, 23040000], 'O': [8, 24000, 120000], 'O_partial': [8, 0, 0], 'O_final': [0, 24000, 120000]}<total_unit_count />{'W': [480, 96, 1, 1], 'I': [480, 20, 1, 1], 'O': [480, 120, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [20, 20, 1, 1], 'O': [120, 120, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [24.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[13824000, 13824000], [13824000, 110592], [110592, 0]]<I />[[2880000, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(17265000, 17280000), (15000, 0)], [(0, 15000), (15000, 0)], [(0, 15000), (0, 0)]]<O_partial />[[(17265000, 17280000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (15000, 0)], [(0, 15000), (15000, 0)], [(0, 15000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1728000, 1728000], [216000, 1728], [432, 0]]<I />[[360000, 360000], [45000, 45000], [11250, 0]]<O />[[(2158125, 2160000), (1875, 0)], [(0, 234), (234, 0)], [(0, 59), (0, 0)]]<O_partial />[([2158125, 2160000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [1875, 0]), ([0, 234], [234, 0]), ([0, 59], [0, 0])]</mem_access_count_word><mac_count><active />69120000<idle />78336000</mac_count></basic_info><energy><total_energy />155063598.5<mem_energy_breakdown><W />[1210.6, 22900.8, 575.4]<I />[252.2, 8918.4, 14983.3]<O />[1513.3, 46.5, 78.0]</mem_energy_breakdown><MAC_energy><active_MAC />151096320.0<idle_MAC />3916800.0<total />155013120.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3539<utilization_without_data_loading />0.4688<utilization_spatial />0.4688<utilization_temporal_with_data_loading />0.755<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />190729<latency_cycle_without_data_loading />144000<ideal_computing_cycle />144000<data_loading><load_cycle_total />46729<load_cycle_individual />{'W': [2, 1728, 0], 'I': [1, 45000, 0]}<load_cycle_combined />{'W': 1728, 'I': 45000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-143999], [-143999, 0], [-144000, -144000]], 'I': [[-143999], [-143999, -143999], [-144000, -144000]], 'O': [[-144000], [-144000, -143750], [-143766, -143941]]}<mem_stall_cycle_shared />{'W': [[-143999], [-143999, 0], [0, 0]], 'I': [[-143999], [-143999, 0], [0, 0]], 'O': [[-144000], [-144000, -143750], [-143766, -143941]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 884736, 884736], 'I': [8, 23040000, 23040000], 'O': [8, 120000, 120000], 'O_partial': [8, 0, 0], 'O_final': [0, 120000, 120000]}<data_size_each_level_total />{'W': [768, 884736, 884736], 'I': [160, 23040000, 23040000], 'O': [960, 120000, 120000]}<loop_cycles_each_level />{'W': [1, 144000, 144000], 'I': [1, 144000, 144000], 'O': [1152, 144000, 144000]}<top_ir_loop_size />{'W': [1, 125, 1], 'I': [1, 1, 1], 'O': [1152, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [768.0, 6.1], [6.1, 6.1]], 'I': [[8.0, 8.0], [160.0, 160.0], [160.0, 160.0]], 'O': [[8.0, 0.0], [0.8, 0.8], [0.8, 0.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [768.0, 768.0], [768.0, 6.1]], 'I': [[8.0, 8.0], [160.0, 160.0], [160.0, 160.0]], 'O': [[8.0, 8.0], [960.0, 0.8], [0.8, 0.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [768.0, 6.1], [6.1, 0]], 'I': [[8.0, 8.0], [160.0, 160.0], [160.0, 0]], 'O': [[8.0, 0.0], [0.8, 0.8], [0.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [928.8, 167.0], [166.1, 0.8]], 'I': [[8.0, 8.0], [928.8, 167.0], [166.1, 0.8]], 'O': [[8.0, 0.0], [928.8, 167.0], [166.1, 0.8]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 144000], [1, 1, 144000], [144000, 144000, 1]], 'I': [[1, 1, 144000], [1, 1, 144000], [144000, 144000, 1]], 'O': [[1, 1, 144000], [1152, 1152, 125], [144000, 144000, 1]]}<trans_time_real />{'W': [[0, 1, 144000], [[0, 1, 144000], [2, 1, 144000]], [[1728, 144000, 1], [432, 144000, 1]]], 'I': [[0, 1, 144000], [[0, 1, 144000], [0, 1, 144000]], [[45000, 144000, 1], [11250, 144000, 1]]], 'O': [[0, 1, 144000], [[0, 1152, 125], [2, 1152, 125]], [[234, 144000, 1], [59, 144000, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-142272, -143568]], 'I': [[-1], [-1, -1], [-99000, -132750]], 'O': [[-1], [-1152, -1150], [-143766, -143941]]}<single_stall_count />{'W': [143999, 143999, 0], 'I': [143999, 143999, 0], 'O': [144000, 125, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [143999, 0], 'I': [0, 0], 'O': [250, 234]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [234, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -144000], [-143750, -143766]], 1: [[-144000, -144000], [-143766, -144000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.8 %</area></results><elapsed_time_second />1</simulation></root>