Analysis & Synthesis report for skeleton
Mon Apr 24 15:16:10 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
 15. Source assignments for dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
 16. Source assignments for vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_tjj2:auto_generated
 17. Parameter Settings for User Entity Instance: imem:myimem|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: dmem:mydmem|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: vgamem_new:myvgamem|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "MW:M_W|register:PC"
 22. Port Connectivity Checks: "MW:M_W|register:misc"
 23. Port Connectivity Checks: "MW:M_W|register:tgtreg"
 24. Port Connectivity Checks: "MW:M_W|register:alureg"
 25. Port Connectivity Checks: "MW:M_W|register:regData"
 26. Port Connectivity Checks: "vgamem_new:myvgamem"
 27. Port Connectivity Checks: "XM:x_m|register:PC"
 28. Port Connectivity Checks: "XM:x_m|register:misc"
 29. Port Connectivity Checks: "XM:x_m|register:tgtreg"
 30. Port Connectivity Checks: "XM:x_m|register:alureg"
 31. Port Connectivity Checks: "XM:x_m|register:regB"
 32. Port Connectivity Checks: "multdiv:mult_div|mult:multiplier|SLL_1_ctrl:multiplicand_shifter"
 33. Port Connectivity Checks: "multdiv:mult_div|mult:multiplier|ALU:alu"
 34. Port Connectivity Checks: "multdiv:mult_div|mult:multiplier|reg_16:shift_ctrl"
 35. Port Connectivity Checks: "multdiv:mult_div|mult:multiplier|reg_16:subtract_ctrl"
 36. Port Connectivity Checks: "multdiv:mult_div|mult:multiplier|reg_16:add_ctrl|decoder:decode"
 37. Port Connectivity Checks: "multdiv:mult_div|mult:multiplier|reg_16:add_ctrl"
 38. Port Connectivity Checks: "multdiv:mult_div|mult:multiplier"
 39. Port Connectivity Checks: "multdiv:mult_div|div:divider|ALU:quotient_ALU"
 40. Port Connectivity Checks: "multdiv:mult_div|div:divider|reg_32_writable:quotient_block"
 41. Port Connectivity Checks: "multdiv:mult_div|div:divider|ALU:ALU2"
 42. Port Connectivity Checks: "multdiv:mult_div|div:divider|ALU:ALU1"
 43. Port Connectivity Checks: "multdiv:mult_div|div:divider|ALU:dividend_ALU"
 44. Port Connectivity Checks: "multdiv:mult_div|div:divider|ALU:divisor_ALU"
 45. Port Connectivity Checks: "multdiv:mult_div|div:divider|register:remainder_reg"
 46. Port Connectivity Checks: "register:multdiv_addr"
 47. Port Connectivity Checks: "ALU:ALU2"
 48. Port Connectivity Checks: "DX:d_x|register:misc"
 49. Port Connectivity Checks: "DX:d_x|register:P"
 50. Port Connectivity Checks: "DX:d_x|register:T"
 51. Port Connectivity Checks: "DX:d_x|register:I"
 52. Port Connectivity Checks: "DX:d_x|register:B"
 53. Port Connectivity Checks: "DX:d_x|register:A"
 54. Port Connectivity Checks: "mux_21:loop1[4].temp"
 55. Port Connectivity Checks: "mux_21:loop1[3].temp"
 56. Port Connectivity Checks: "mux_21:loop1[2].temp"
 57. Port Connectivity Checks: "mux_21:loop1[1].temp"
 58. Port Connectivity Checks: "mux_21:loop1[0].temp"
 59. Port Connectivity Checks: "regfile_mod:reg_file|decoder:write_decoder"
 60. Port Connectivity Checks: "regfile_mod:reg_file"
 61. Port Connectivity Checks: "adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp"
 62. Port Connectivity Checks: "adder_32:PC_adder"
 63. Port Connectivity Checks: "register:PC_F"
 64. Port Connectivity Checks: "register:F_D"
 65. Port Connectivity Checks: "imem:myimem"
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages
 69. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 24 15:16:10 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; CP4_processor_sj166                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,738                                       ;
;     Total combinational functions  ; 4,512                                       ;
;     Dedicated logic registers      ; 1,784                                       ;
; Total registers                    ; 1784                                        ;
; Total pins                         ; 181                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,719,744                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                         ;
+----------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                     ; Setting             ; Default Value      ;
+----------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7       ;                    ;
; Top-level entity name                                                      ; CP4_processor_sj166 ; skeleton           ;
; Family name                                                                ; Cyclone IV E        ; Cyclone V          ;
; Use smart compilation                                                      ; Off                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                                ; Off                 ; Off                ;
; Restructure Multiplexers                                                   ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                ;
; Preserve fewer node names                                                  ; On                  ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable              ; Enable             ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                ; Auto               ;
; Safe State Machine                                                         ; Off                 ; Off                ;
; Extract Verilog State Machines                                             ; On                  ; On                 ;
; Extract VHDL State Machines                                                ; On                  ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                 ;
; Parallel Synthesis                                                         ; On                  ; On                 ;
; DSP Block Balancing                                                        ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                         ; On                  ; On                 ;
; Power-Up Don't Care                                                        ; On                  ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                ;
; Remove Duplicate Registers                                                 ; On                  ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                        ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                ;
; Optimization Technique                                                     ; Balanced            ; Balanced           ;
; Carry Chain Length                                                         ; 70                  ; 70                 ;
; Auto Carry Chains                                                          ; On                  ; On                 ;
; Auto Open-Drain Pins                                                       ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                ;
; Auto ROM Replacement                                                       ; On                  ; On                 ;
; Auto RAM Replacement                                                       ; On                  ; On                 ;
; Auto DSP Block Replacement                                                 ; On                  ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                  ; On                 ;
; Strict RAM Replacement                                                     ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                          ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                ;
; Auto RAM Block Balancing                                                   ; On                  ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                      ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                  ; On                 ;
; Report Parameter Settings                                                  ; On                  ; On                 ;
; Report Source Assignments                                                  ; On                  ; On                 ;
; Report Connectivity Checks                                                 ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation ;
; HDL message level                                                          ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                ;
; Clock MUX Protection                                                       ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                ;
; Block Design Naming                                                        ; Auto                ; Auto               ;
; SDC constraint protection                                                  ; Off                 ; Off                ;
; Synthesis Effort                                                           ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                 ;
+----------------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+
; timer.v                          ; yes             ; User Verilog HDL File            ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/timer.v                ;         ;
; vgamem_new.v                     ; yes             ; User Wizard-Generated File       ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/vgamem_new.v           ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/imem.v                 ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/dmem.v                 ;         ;
; img_bars.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/img_bars.mif           ;         ;
; imem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/imem.mif               ;         ;
; dmem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/dmem.mif               ;         ;
; CP4_processor_sj166.v            ; yes             ; User Verilog HDL File            ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                       ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_2m81.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/altsyncram_2m81.tdf ;         ;
; db/altsyncram_8vc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/altsyncram_8vc1.tdf ;         ;
; db/altsyncram_tjj2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/altsyncram_tjj2.tdf ;         ;
; db/decode_hua.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/decode_hua.tdf      ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/mux_1pb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 5,738       ;
;                                             ;             ;
; Total combinational functions               ; 4512        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 3497        ;
;     -- 3 input functions                    ; 868         ;
;     -- <=2 input functions                  ; 147         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 4512        ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 1784        ;
;     -- Dedicated logic registers            ; 1784        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 181         ;
; Total memory bits                           ; 2719744     ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 2151        ;
; Total fan-out                               ; 33408       ;
; Average fan-out                             ; 4.75        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                               ; Entity Name         ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |CP4_processor_sj166                                ; 4512 (717)          ; 1784 (0)                  ; 2719744     ; 0            ; 0       ; 0         ; 181  ; 0            ; |CP4_processor_sj166                                                                                                                              ; CP4_processor_sj166 ; work         ;
;    |ALU:ALU1|                                       ; 623 (2)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1                                                                                                                     ; ALU                 ; work         ;
;       |SL:left_shifter|                             ; 125 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter                                                                                                     ; SL                  ; work         ;
;          |mux_21:loop1[20].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop1[20].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop1[21].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop1[21].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop1[22].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop1[22].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop2[16].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop2[16].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop2[17].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop2[17].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop2[18].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop2[18].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop2[19].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop2[19].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop2[23].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop2[23].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop2[24].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop2[24].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop2[25].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop2[25].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop2[26].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop2[26].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop2[27].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop2[27].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[10].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[10].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[11].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[11].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[12].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[12].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[13].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[13].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[14].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[14].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[15].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[15].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[16].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[16].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[17].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[17].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[18].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[18].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[19].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[19].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[20].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[20].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[21].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[21].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[22].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[22].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[24].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[24].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[25].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[25].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[26].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[26].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[28].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[28].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[29].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[29].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop3[8].temp|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[8].temp                                                                                ; mux_21              ; work         ;
;          |mux_21:loop3[9].temp|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop3[9].temp                                                                                ; mux_21              ; work         ;
;          |mux_21:loop4[0].temp|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[0].temp                                                                                ; mux_21              ; work         ;
;          |mux_21:loop4[10].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[10].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[11].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[11].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[12].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[12].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[13].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[13].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[14].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[14].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[15].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[15].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[16].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[16].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[17].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[17].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[18].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[18].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[19].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[19].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[1].temp|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[1].temp                                                                                ; mux_21              ; work         ;
;          |mux_21:loop4[20].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[20].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[21].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[21].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[22].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[22].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[23].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[23].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[24].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[24].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[25].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[25].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[26].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[26].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[27].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[27].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[28].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[28].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[29].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[29].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[2].temp|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[2].temp                                                                                ; mux_21              ; work         ;
;          |mux_21:loop4[30].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[30].temp                                                                               ; mux_21              ; work         ;
;          |mux_21:loop4[3].temp|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[3].temp                                                                                ; mux_21              ; work         ;
;          |mux_21:loop4[4].temp|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[4].temp                                                                                ; mux_21              ; work         ;
;          |mux_21:loop4[5].temp|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[5].temp                                                                                ; mux_21              ; work         ;
;          |mux_21:loop4[6].temp|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[6].temp                                                                                ; mux_21              ; work         ;
;          |mux_21:loop4[7].temp|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[7].temp                                                                                ; mux_21              ; work         ;
;          |mux_21:loop4[8].temp|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[8].temp                                                                                ; mux_21              ; work         ;
;          |mux_21:loop4[9].temp|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop4[9].temp                                                                                ; mux_21              ; work         ;
;          |mux_21:loop5[31].temp|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SL:left_shifter|mux_21:loop5[31].temp                                                                               ; mux_21              ; work         ;
;       |SRA:right_shifter|                           ; 146 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter                                                                                                   ; SRA                 ; work         ;
;          |mux_21:loop1[10].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop1[10].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop1[11].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop1[11].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop1[16].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop1[16].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop1[9].temp|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop1[9].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop2[10].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop2[10].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop2[11].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop2[11].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop2[12].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop2[12].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop2[13].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop2[13].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop2[14].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop2[14].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop2[4].temp|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop2[4].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop2[5].temp|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop2[5].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop2[6].temp|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop2[6].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop2[7].temp|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop2[7].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop2[8].temp|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop2[8].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop2[9].temp|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop2[9].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop3[11].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[11].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop3[12].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[12].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop3[13].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[13].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop3[14].temp|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[14].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop3[15].temp|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[15].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop3[16].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[16].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop3[17].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[17].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop3[18].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[18].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop3[19].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[19].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop3[20].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[20].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop3[21].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[21].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop3[22].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[22].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop3[2].temp|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[2].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop3[3].temp|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[3].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop4[0].temp|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[0].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop4[10].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[10].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[11].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[11].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[12].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[12].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[13].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[13].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[14].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[14].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[15].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[15].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[16].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[16].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[17].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[17].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[18].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[18].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[19].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[19].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[1].temp|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[1].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop4[20].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[20].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[21].temp|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[21].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[22].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[22].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[23].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[23].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[24].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[24].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[25].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[25].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[26].temp|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[26].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[27].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[27].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[28].temp|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[28].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[29].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[29].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[2].temp|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[2].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop4[30].temp|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[30].temp                                                                             ; mux_21              ; work         ;
;          |mux_21:loop4[3].temp|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[3].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop4[4].temp|                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[4].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop4[5].temp|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[5].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop4[6].temp|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[6].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop4[7].temp|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[7].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop4[8].temp|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[8].temp                                                                              ; mux_21              ; work         ;
;          |mux_21:loop4[9].temp|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[9].temp                                                                              ; mux_21              ; work         ;
;       |adder_32:adder|                              ; 199 (9)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder                                                                                                      ; adder_32            ; work         ;
;          |adder_block_8bit:loop1[0].add_temp|       ; 44 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp                                                                   ; adder_block_8bit    ; work         ;
;             |full_adder:loop1[0].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[1].add_temp|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[2].add_temp|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[3].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[4].add_temp|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[5].add_temp|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[6].add_temp|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[7].add_temp|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder          ; work         ;
;          |adder_block_8bit:loop1[1].add_temp|       ; 53 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp                                                                   ; adder_block_8bit    ; work         ;
;             |full_adder:loop1[0].add_temp|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[1].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[2].add_temp|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[3].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[4].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[5].add_temp|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[6].add_temp|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[7].add_temp|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder          ; work         ;
;          |adder_block_8bit:loop1[2].add_temp|       ; 47 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp                                                                   ; adder_block_8bit    ; work         ;
;             |full_adder:loop1[0].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[1].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[2].add_temp|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[3].add_temp|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[4].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[5].add_temp|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[6].add_temp|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[7].add_temp|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder          ; work         ;
;          |adder_block_8bit:loop1[3].add_temp|       ; 46 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp                                                                   ; adder_block_8bit    ; work         ;
;             |full_adder:loop1[0].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[1].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[2].add_temp|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[3].add_temp|          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[4].add_temp|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[5].add_temp|          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[6].add_temp|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[7].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder          ; work         ;
;       |mux_21:loop1[11].temp|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[11].temp                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop1[12].temp|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[12].temp                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop1[13].temp|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[13].temp                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop1[16].temp|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[16].temp                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop1[17].temp|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[17].temp                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop1[20].temp|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[20].temp                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop1[21].temp|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[21].temp                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop1[22].temp|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[22].temp                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop1[24].temp|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[24].temp                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop1[25].temp|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[25].temp                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop1[27].temp|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[27].temp                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop1[2].temp|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[2].temp                                                                                                ; mux_21              ; work         ;
;       |mux_21:loop1[31].temp|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[31].temp                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop1[3].temp|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[3].temp                                                                                                ; mux_21              ; work         ;
;       |mux_21:loop1[5].temp|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[5].temp                                                                                                ; mux_21              ; work         ;
;       |mux_21:loop1[7].temp|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[7].temp                                                                                                ; mux_21              ; work         ;
;       |mux_21:loop1[9].temp|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop1[9].temp                                                                                                ; mux_21              ; work         ;
;       |mux_21:loop2[0].temp4|                       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[0].temp4                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop2[10].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[10].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[11].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[11].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[12].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[12].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[13].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[13].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[14].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[14].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[15].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[15].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[16].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[16].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[17].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[17].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[18].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[18].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[19].temp4|                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[19].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[1].temp4|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[1].temp4                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop2[20].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[20].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[21].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[21].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[22].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[22].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[23].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[23].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[24].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[24].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[25].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[25].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[26].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[26].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[27].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[27].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[28].temp4|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[28].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[29].temp4|                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[29].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[2].temp4|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[2].temp4                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop2[30].temp4|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[30].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[31].temp3|                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[31].temp3                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[31].temp4|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[31].temp4                                                                                              ; mux_21              ; work         ;
;       |mux_21:loop2[3].temp4|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[3].temp4                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop2[4].temp4|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[4].temp4                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop2[5].temp4|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[5].temp4                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop2[6].temp4|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[6].temp4                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop2[7].temp4|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[7].temp4                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop2[8].temp4|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[8].temp4                                                                                               ; mux_21              ; work         ;
;       |mux_21:loop2[9].temp4|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[9].temp4                                                                                               ; mux_21              ; work         ;
;       |mux_21:overflowmux|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU1|mux_21:overflowmux                                                                                                  ; mux_21              ; work         ;
;    |ALU:ALU2|                                       ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2                                                                                                                     ; ALU                 ; work         ;
;       |adder_32:adder|                              ; 70 (6)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder                                                                                                      ; adder_32            ; work         ;
;          |adder_block_8bit:loop1[0].add_temp|       ; 14 (6)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp                                                                   ; adder_block_8bit    ; work         ;
;             |full_adder:loop1[1].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[2].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[3].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[4].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[6].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[7].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder          ; work         ;
;          |adder_block_8bit:loop1[1].add_temp|       ; 22 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp                                                                   ; adder_block_8bit    ; work         ;
;             |full_adder:loop1[0].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[1].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[2].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[3].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[4].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[4].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[5].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[6].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[7].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder          ; work         ;
;          |adder_block_8bit:loop1[2].add_temp|       ; 16 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp                                                                   ; adder_block_8bit    ; work         ;
;             |full_adder:loop1[0].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[1].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[2].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[3].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[5].add_temp|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[7].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp                                      ; full_adder          ; work         ;
;          |adder_block_8bit:loop1[3].add_temp|       ; 12 (6)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp                                                                   ; adder_block_8bit    ; work         ;
;             |full_adder:loop1[0].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[0].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[1].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[2].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[2].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[5].add_temp|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp                                      ; full_adder          ; work         ;
;             |full_adder:loop1[6].add_temp|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp                                      ; full_adder          ; work         ;
;    |DX:d_x|                                         ; 1399 (1386)         ; 138 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|DX:d_x                                                                                                                       ; DX                  ; work         ;
;       |register:A|                                  ; 7 (7)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|DX:d_x|register:A                                                                                                            ; register            ; work         ;
;       |register:B|                                  ; 6 (6)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|DX:d_x|register:B                                                                                                            ; register            ; work         ;
;       |register:I|                                  ; 0 (0)               ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|DX:d_x|register:I                                                                                                            ; register            ; work         ;
;       |register:P|                                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|DX:d_x|register:P                                                                                                            ; register            ; work         ;
;       |register:T|                                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|DX:d_x|register:T                                                                                                            ; register            ; work         ;
;       |register:misc|                               ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|DX:d_x|register:misc                                                                                                         ; register            ; work         ;
;    |MW:M_W|                                         ; 0 (0)               ; 134 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|MW:M_W                                                                                                                       ; MW                  ; work         ;
;       |register:PC|                                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|MW:M_W|register:PC                                                                                                           ; register            ; work         ;
;       |register:alureg|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|MW:M_W|register:alureg                                                                                                       ; register            ; work         ;
;       |register:misc|                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|MW:M_W|register:misc                                                                                                         ; register            ; work         ;
;       |register:regData|                            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|MW:M_W|register:regData                                                                                                      ; register            ; work         ;
;       |register:tgtreg|                             ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|MW:M_W|register:tgtreg                                                                                                       ; register            ; work         ;
;    |XM:x_m|                                         ; 0 (0)               ; 134 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|XM:x_m                                                                                                                       ; XM                  ; work         ;
;       |register:PC|                                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|XM:x_m|register:PC                                                                                                           ; register            ; work         ;
;       |register:alureg|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|XM:x_m|register:alureg                                                                                                       ; register            ; work         ;
;       |register:misc|                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|XM:x_m|register:misc                                                                                                         ; register            ; work         ;
;       |register:regB|                               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|XM:x_m|register:regB                                                                                                         ; register            ; work         ;
;       |register:tgtreg|                             ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|XM:x_m|register:tgtreg                                                                                                       ; register            ; work         ;
;    |adder_32:PC_adder|                              ; 39 (5)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder                                                                                                            ; adder_32            ; work         ;
;       |adder_block_8bit:loop1[0].add_temp|          ; 8 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp                                                                         ; adder_block_8bit    ; work         ;
;          |full_adder:loop1[1].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[2].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[3].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[3].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[4].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[6].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[7].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[7].add_temp                                            ; full_adder          ; work         ;
;       |adder_block_8bit:loop1[1].add_temp|          ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp                                                                         ; adder_block_8bit    ; work         ;
;          |full_adder:loop1[0].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[0].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[1].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[2].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[2].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[3].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[3].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[4].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[4].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[5].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[6].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[6].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[7].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp                                            ; full_adder          ; work         ;
;       |adder_block_8bit:loop1[2].add_temp|          ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp                                                                         ; adder_block_8bit    ; work         ;
;          |full_adder:loop1[0].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[0].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[1].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[2].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[3].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[4].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[4].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[5].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[6].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[6].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[7].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp                                            ; full_adder          ; work         ;
;       |adder_block_8bit:loop1[3].add_temp|          ; 10 (3)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp                                                                         ; adder_block_8bit    ; work         ;
;          |full_adder:loop1[0].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[0].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[1].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[2].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[2].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[3].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[5].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[6].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp                                            ; full_adder          ; work         ;
;          |full_adder:loop1[7].add_temp|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[7].add_temp                                            ; full_adder          ; work         ;
;    |counter33:multdiv_counter|                      ; 17 (17)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|counter33:multdiv_counter                                                                                                    ; counter33           ; work         ;
;    |dmem:mydmem|                                    ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|dmem:mydmem                                                                                                                  ; dmem                ; work         ;
;       |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|dmem:mydmem|altsyncram:altsyncram_component                                                                                  ; altsyncram          ; work         ;
;          |altsyncram_8vc1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated                                                   ; altsyncram_8vc1     ; work         ;
;    |imem:myimem|                                    ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|imem:myimem                                                                                                                  ; imem                ; work         ;
;       |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|imem:myimem|altsyncram:altsyncram_component                                                                                  ; altsyncram          ; work         ;
;          |altsyncram_2m81:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated                                                   ; altsyncram_2m81     ; work         ;
;    |multdiv:mult_div|                               ; 1014 (0)            ; 186 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div                                                                                                             ; multdiv             ; work         ;
;       |div:divider|                                 ; 767 (26)            ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider                                                                                                 ; div                 ; work         ;
;          |ALU:ALU1|                                 ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1                                                                                        ; ALU                 ; work         ;
;             |adder_32:adder|                        ; 89 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder                                                                         ; adder_32            ; work         ;
;                |adder_block_8bit:loop1[0].add_temp| ; 19 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp                                      ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[3].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[4].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[7].add_temp         ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[1].add_temp| ; 19 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp                                      ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[2].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[6].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp         ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[2].add_temp| ; 15 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp                                      ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[4].add_temp|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[4].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[6].add_temp         ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[3].add_temp| ; 19 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp                                      ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[0].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[0].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU1|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[7].add_temp         ; full_adder          ; work         ;
;          |ALU:ALU2|                                 ; 71 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2                                                                                        ; ALU                 ; work         ;
;             |adder_32:adder|                        ; 71 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder                                                                         ; adder_32            ; work         ;
;                |adder_block_8bit:loop1[0].add_temp| ; 20 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp                                      ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp         ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[1].add_temp| ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[1].add_temp                                      ; adder_block_8bit    ; work         ;
;                |adder_block_8bit:loop1[2].add_temp| ; 11 (6)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp                                      ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp         ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[3].add_temp| ; 18 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp                                      ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[2].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp         ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:ALU2|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[7].add_temp         ; full_adder          ; work         ;
;          |ALU:dividend_ALU|                         ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU                                                                                ; ALU                 ; work         ;
;             |adder_32:adder|                        ; 30 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder                                                                 ; adder_32            ; work         ;
;                |adder_block_8bit:loop1[0].add_temp| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp                              ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[4].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[1].add_temp| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp                              ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[3].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[2].add_temp| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp                              ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[3].add_temp| ; 6 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp                              ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp ; full_adder          ; work         ;
;             |mux_21:loop1[10].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[10].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[12].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[12].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[14].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[14].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[16].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[16].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[18].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[18].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[20].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[20].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[22].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[22].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[24].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[24].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[26].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[26].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[28].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[28].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[30].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[30].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[3].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[3].temp                                                           ; mux_21              ; work         ;
;             |mux_21:loop1[5].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[5].temp                                                           ; mux_21              ; work         ;
;             |mux_21:loop1[8].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:dividend_ALU|mux_21:loop1[8].temp                                                           ; mux_21              ; work         ;
;          |ALU:divisor_ALU|                          ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU                                                                                 ; ALU                 ; work         ;
;             |adder_32:adder|                        ; 46 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder                                                                  ; adder_32            ; work         ;
;                |adder_block_8bit:loop1[0].add_temp| ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp                               ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[3].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[4].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[5].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[7].add_temp  ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[1].add_temp| ; 9 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp                               ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[0].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[0].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[2].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[3].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[4].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[4].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[6].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp  ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[2].add_temp| ; 10 (2)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp                               ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[0].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[0].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[4].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[4].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[6].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp  ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[3].add_temp| ; 11 (4)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp                               ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[0].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[0].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[2].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[4].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[4].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp  ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp  ; full_adder          ; work         ;
;             |mux_21:loop1[5].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|mux_21:loop1[5].temp                                                            ; mux_21              ; work         ;
;             |mux_21:loop1[6].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|mux_21:loop1[6].temp                                                            ; mux_21              ; work         ;
;             |mux_21:loop1[7].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:divisor_ALU|mux_21:loop1[7].temp                                                            ; mux_21              ; work         ;
;          |ALU:quotient_ALU|                         ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU                                                                                ; ALU                 ; work         ;
;             |adder_32:adder|                        ; 44 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder                                                                 ; adder_32            ; work         ;
;                |adder_block_8bit:loop1[0].add_temp| ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp                              ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[1].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[2].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[3].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[4].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[4].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[5].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[6].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[7].add_temp ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[1].add_temp| ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp                              ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[0].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[0].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[1].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[2].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[3].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[4].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[4].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[5].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[6].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[1].add_temp|full_adder:loop1[7].add_temp ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[2].add_temp| ; 9 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp                              ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[0].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[0].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[1].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[2].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[3].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[4].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[4].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[5].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[7].add_temp ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[3].add_temp| ; 11 (3)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp                              ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[0].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[0].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[1].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[1].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[2].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[2].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[3].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[3].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[4].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[4].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[5].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[5].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp ; full_adder          ; work         ;
;                   |full_adder:loop1[7].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[7].add_temp ; full_adder          ; work         ;
;             |mux_21:loop1[10].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[10].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[11].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[11].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[12].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[12].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[13].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[13].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[14].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[14].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[19].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[19].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[20].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[20].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[21].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[21].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[22].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[22].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[23].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[23].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[24].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[24].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[25].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[25].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[26].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[26].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[27].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[27].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[28].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[28].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[29].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[29].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[30].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[30].temp                                                          ; mux_21              ; work         ;
;             |mux_21:loop1[6].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[6].temp                                                           ; mux_21              ; work         ;
;             |mux_21:loop1[7].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[7].temp                                                           ; mux_21              ; work         ;
;             |mux_21:loop1[8].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[8].temp                                                           ; mux_21              ; work         ;
;             |mux_21:loop1[9].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|ALU:quotient_ALU|mux_21:loop1[9].temp                                                           ; mux_21              ; work         ;
;          |SL:divisor_shifter|                       ; 151 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter                                                                              ; SL                  ; work         ;
;             |mux_21:loop1[20].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop1[20].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop1[21].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop1[21].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop1[22].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop1[22].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop1[23].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop1[23].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop2[16].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[16].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop2[17].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[17].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop2[18].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[18].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop2[19].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[19].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop2[24].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[24].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop2[25].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[25].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop2[26].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[26].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop2[27].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop2[27].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[10].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[10].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[11].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[11].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[12].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[12].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[13].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[13].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[14].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[14].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[15].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[15].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[16].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[16].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[17].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[17].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[18].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[18].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[19].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[19].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[20].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[20].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[21].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[21].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[22].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[22].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[23].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[23].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[24].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[24].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[25].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[25].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[26].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[26].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[27].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[27].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[28].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[28].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[29].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[29].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop3[8].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[8].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop3[9].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop3[9].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop4[11].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[11].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop4[13].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[13].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop4[30].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[30].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop4[4].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[4].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop4[5].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[5].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop4[6].temp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[6].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop4[7].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[7].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop4[8].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[8].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop4[9].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[9].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop5[0].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[0].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop5[10].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[10].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[11].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[11].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[12].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[12].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[13].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[13].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[14].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[14].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[15].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[15].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[16].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[16].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[17].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[17].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[18].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[18].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[19].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[19].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[1].temp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[1].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop5[20].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[20].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[21].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[21].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[22].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[22].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[23].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[23].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[24].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[24].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[25].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[25].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[26].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[26].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[27].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[27].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[28].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[28].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[29].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[29].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[2].temp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[2].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop5[30].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[30].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[31].temp|                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[31].temp                                                        ; mux_21              ; work         ;
;             |mux_21:loop5[3].temp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[3].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop5[4].temp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[4].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop5[5].temp|                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[5].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop5[6].temp|                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[6].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop5[7].temp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[7].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop5[8].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[8].temp                                                         ; mux_21              ; work         ;
;             |mux_21:loop5[9].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[9].temp                                                         ; mux_21              ; work         ;
;          |SRA:remainder_shifter|                    ; 166 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter                                                                           ; SRA                 ; work         ;
;             |mux_21:loop1[10].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop1[10].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop1[11].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop1[11].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop1[16].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop1[16].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop1[8].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop1[8].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop1[9].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop1[9].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop2[10].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[10].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop2[11].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[11].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop2[12].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[12].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop2[13].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[13].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop2[14].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[14].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop2[23].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[23].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop2[4].temp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[4].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop2[5].temp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[5].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop2[6].temp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[6].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop2[7].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[7].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop2[8].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[8].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop2[9].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[9].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop3[11].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[11].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[12].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[12].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[13].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[13].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[14].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[14].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[15].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[15].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[16].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[16].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[17].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[17].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[18].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[18].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[19].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[19].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[20].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[20].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[21].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[21].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[22].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[22].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[27].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[27].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop3[2].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[2].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop3[3].temp|                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[3].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop4[10].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[10].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop4[13].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[13].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop4[14].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[14].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop4[17].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[17].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop4[1].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[1].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop4[21].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[21].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop4[22].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[22].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop4[23].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[23].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop4[24].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[24].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop4[2].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[2].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop4[3].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[3].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop4[4].temp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[4].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop4[5].temp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[5].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop4[6].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[6].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop4[7].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[7].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop4[8].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[8].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop4[9].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop4[9].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop5[0].temp|                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[0].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop5[10].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[10].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[11].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[11].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[12].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[12].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[13].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[13].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[14].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[14].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[15].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[15].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[16].temp|                 ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[16].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[17].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[17].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[18].temp|                 ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[18].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[19].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[19].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[1].temp|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[1].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop5[20].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[20].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[21].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[21].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[22].temp|                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[22].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[23].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[23].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[24].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[24].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[25].temp|                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[25].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[26].temp|                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[26].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[27].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[27].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[28].temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[28].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[29].temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[29].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[2].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[2].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop5[30].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[30].temp                                                     ; mux_21              ; work         ;
;             |mux_21:loop5[3].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[3].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop5[4].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[4].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop5[5].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[5].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop5[6].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[6].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop5[7].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[7].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop5[8].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[8].temp                                                      ; mux_21              ; work         ;
;             |mux_21:loop5[9].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop5[9].temp                                                      ; mux_21              ; work         ;
;          |counter32:counter|                        ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|counter32:counter                                                                               ; counter32           ; work         ;
;          |mux_21:loop1[0].mux_temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[0].mux_temp                                                                        ; mux_21              ; work         ;
;          |mux_21:loop1[10].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[10].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[11].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[11].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[12].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[12].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[13].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[13].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[14].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[14].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[15].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[15].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[16].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[16].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[17].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[17].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[18].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[18].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[19].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[19].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[1].mux_temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[1].mux_temp                                                                        ; mux_21              ; work         ;
;          |mux_21:loop1[20].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[20].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[21].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[21].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[22].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[22].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[23].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[23].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[24].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[24].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[25].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[25].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[26].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[26].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[27].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[27].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[28].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[28].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[29].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[29].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[2].mux_temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[2].mux_temp                                                                        ; mux_21              ; work         ;
;          |mux_21:loop1[30].mux_temp|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[30].mux_temp                                                                       ; mux_21              ; work         ;
;          |mux_21:loop1[3].mux_temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[3].mux_temp                                                                        ; mux_21              ; work         ;
;          |mux_21:loop1[4].mux_temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[4].mux_temp                                                                        ; mux_21              ; work         ;
;          |mux_21:loop1[5].mux_temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[5].mux_temp                                                                        ; mux_21              ; work         ;
;          |mux_21:loop1[6].mux_temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[6].mux_temp                                                                        ; mux_21              ; work         ;
;          |mux_21:loop1[7].mux_temp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[7].mux_temp                                                                        ; mux_21              ; work         ;
;          |mux_21:loop1[8].mux_temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[8].mux_temp                                                                        ; mux_21              ; work         ;
;          |mux_21:loop1[9].mux_temp|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|mux_21:loop1[9].mux_temp                                                                        ; mux_21              ; work         ;
;          |reg_32_writable:quotient_block|           ; 41 (0)              ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|reg_32_writable:quotient_block                                                                  ; reg_32_writable     ; work         ;
;             |decoder:decode|                        ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|reg_32_writable:quotient_block|decoder:decode                                                   ; decoder             ; work         ;
;          |register:remainder_reg|                   ; 2 (2)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|div:divider|register:remainder_reg                                                                          ; register            ; work         ;
;       |mult:multiplier|                             ; 246 (23)            ; 115 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier                                                                                             ; mult                ; work         ;
;          |ALU:alu|                                  ; 103 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu                                                                                     ; ALU                 ; work         ;
;             |adder_32:adder|                        ; 73 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder                                                                      ; adder_32            ; work         ;
;                |adder_block_8bit:loop1[0].add_temp| ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder|adder_block_8bit:loop1[0].add_temp                                   ; adder_block_8bit    ; work         ;
;                |adder_block_8bit:loop1[1].add_temp| ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder|adder_block_8bit:loop1[1].add_temp                                   ; adder_block_8bit    ; work         ;
;                |adder_block_8bit:loop1[2].add_temp| ; 9 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder|adder_block_8bit:loop1[2].add_temp                                   ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[0].add_temp|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder|adder_block_8bit:loop1[2].add_temp|full_adder:loop1[0].add_temp      ; full_adder          ; work         ;
;                |adder_block_8bit:loop1[3].add_temp| ; 17 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder|adder_block_8bit:loop1[3].add_temp                                   ; adder_block_8bit    ; work         ;
;                   |full_adder:loop1[6].add_temp|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|adder_32:adder|adder_block_8bit:loop1[3].add_temp|full_adder:loop1[6].add_temp      ; full_adder          ; work         ;
;             |mux_21:loop1[10].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[10].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[11].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[11].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[12].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[12].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[13].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[13].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[14].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[14].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[15].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[15].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[17].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[17].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[18].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[18].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[19].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[19].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[1].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[1].temp                                                                ; mux_21              ; work         ;
;             |mux_21:loop1[20].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[20].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[21].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[21].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[22].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[22].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[23].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[23].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[24].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[24].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[25].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[25].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[26].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[26].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[27].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[27].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[28].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[28].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[29].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[29].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[2].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[2].temp                                                                ; mux_21              ; work         ;
;             |mux_21:loop1[30].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[30].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[31].temp|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[31].temp                                                               ; mux_21              ; work         ;
;             |mux_21:loop1[3].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[3].temp                                                                ; mux_21              ; work         ;
;             |mux_21:loop1[4].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[4].temp                                                                ; mux_21              ; work         ;
;             |mux_21:loop1[5].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[5].temp                                                                ; mux_21              ; work         ;
;             |mux_21:loop1[6].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[6].temp                                                                ; mux_21              ; work         ;
;             |mux_21:loop1[7].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[7].temp                                                                ; mux_21              ; work         ;
;             |mux_21:loop1[8].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[8].temp                                                                ; mux_21              ; work         ;
;             |mux_21:loop1[9].temp|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[9].temp                                                                ; mux_21              ; work         ;
;          |SLL_1_ctrl:multiplicand_shifter|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|SLL_1_ctrl:multiplicand_shifter                                                             ; SLL_1_ctrl          ; work         ;
;          |counter16:FSM|                            ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|counter16:FSM                                                                               ; counter16           ; work         ;
;          |mux_21:loop1[32].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[32].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[33].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[33].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[34].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[34].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[35].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[35].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[36].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[36].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[37].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[37].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[38].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[38].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[39].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[39].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[40].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[40].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[41].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[41].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[42].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[42].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[43].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[43].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[44].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[44].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[45].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[45].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[46].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[46].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[47].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[47].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[48].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[48].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[49].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[49].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[50].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[50].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[51].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[51].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[52].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[52].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[53].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[53].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[54].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[54].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[55].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[55].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[56].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[56].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[57].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[57].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[58].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[58].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[59].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[59].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[60].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[60].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[61].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[61].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[62].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[62].mux_temp                                                                   ; mux_21              ; work         ;
;          |mux_21:loop1[63].mux_temp|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|mux_21:loop1[63].mux_temp                                                                   ; mux_21              ; work         ;
;          |preslicer:slicer|                         ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|preslicer:slicer                                                                            ; preslicer           ; work         ;
;          |reg_16:add_ctrl|                          ; 10 (10)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|reg_16:add_ctrl                                                                             ; reg_16              ; work         ;
;          |reg_16:shift_ctrl|                        ; 10 (10)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|reg_16:shift_ctrl                                                                           ; reg_16              ; work         ;
;          |reg_16:subtract_ctrl|                     ; 10 (10)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|reg_16:subtract_ctrl                                                                        ; reg_16              ; work         ;
;          |shiftregister:product_register|           ; 0 (0)               ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|shiftregister:product_register                                                              ; shiftregister       ; work         ;
;       |mux_21:mux1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|multdiv:mult_div|mux_21:mux1                                                                                                 ; mux_21              ; work         ;
;    |mux_21:loop6[0].temp|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[0].temp                                                                                                         ; mux_21              ; work         ;
;    |mux_21:loop6[10].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[10].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[11].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[11].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[12].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[12].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[13].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[13].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[14].temp|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[14].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[15].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[15].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[16].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[16].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[17].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[17].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[18].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[18].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[19].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[19].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[1].temp|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[1].temp                                                                                                         ; mux_21              ; work         ;
;    |mux_21:loop6[20].temp|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[20].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[21].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[21].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[22].temp|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[22].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[23].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[23].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[24].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[24].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[25].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[25].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[26].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[26].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[27].temp|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[27].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[28].temp|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[28].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[29].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[29].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[2].temp|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[2].temp                                                                                                         ; mux_21              ; work         ;
;    |mux_21:loop6[30].temp|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[30].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[31].temp|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[31].temp                                                                                                        ; mux_21              ; work         ;
;    |mux_21:loop6[3].temp|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[3].temp                                                                                                         ; mux_21              ; work         ;
;    |mux_21:loop6[4].temp|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[4].temp                                                                                                         ; mux_21              ; work         ;
;    |mux_21:loop6[5].temp|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[5].temp                                                                                                         ; mux_21              ; work         ;
;    |mux_21:loop6[6].temp|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[6].temp                                                                                                         ; mux_21              ; work         ;
;    |mux_21:loop6[7].temp|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[7].temp                                                                                                         ; mux_21              ; work         ;
;    |mux_21:loop6[8].temp|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[8].temp                                                                                                         ; mux_21              ; work         ;
;    |mux_21:loop6[9].temp|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|mux_21:loop6[9].temp                                                                                                         ; mux_21              ; work         ;
;    |regfile_mod:reg_file|                           ; 106 (50)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file                                                                                                         ; regfile_mod         ; work         ;
;       |decoder:write_decoder|                       ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|decoder:write_decoder                                                                                   ; decoder             ; work         ;
;       |register:loop2[10].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[10].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[11].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[11].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[12].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[12].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[13].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[13].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[14].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[14].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[15].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[15].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[16].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[16].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[17].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[17].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[18].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[18].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[19].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[19].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[1].reg_temp|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[1].reg_temp                                                                              ; register            ; work         ;
;       |register:loop2[20].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[20].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[21].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[21].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[22].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[22].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[23].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[23].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[24].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[24].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[25].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[25].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[26].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[26].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[27].reg_temp|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[27].reg_temp                                                                             ; register            ; work         ;
;       |register:loop2[2].reg_temp|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[2].reg_temp                                                                              ; register            ; work         ;
;       |register:loop2[3].reg_temp|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[3].reg_temp                                                                              ; register            ; work         ;
;       |register:loop2[4].reg_temp|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[4].reg_temp                                                                              ; register            ; work         ;
;       |register:loop2[5].reg_temp|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[5].reg_temp                                                                              ; register            ; work         ;
;       |register:loop2[6].reg_temp|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[6].reg_temp                                                                              ; register            ; work         ;
;       |register:loop2[7].reg_temp|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[7].reg_temp                                                                              ; register            ; work         ;
;       |register:loop2[8].reg_temp|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[8].reg_temp                                                                              ; register            ; work         ;
;       |register:loop2[9].reg_temp|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:loop2[9].reg_temp                                                                              ; register            ; work         ;
;       |register:reg_28|                             ; 8 (8)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:reg_28                                                                                         ; register            ; work         ;
;       |register:reg_29|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:reg_29                                                                                         ; register            ; work         ;
;       |register:reg_31|                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:reg_31                                                                                         ; register            ; work         ;
;       |register:reg_status|                         ; 8 (8)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|regfile_mod:reg_file|register:reg_status                                                                                     ; register            ; work         ;
;    |register:F_D|                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|register:F_D                                                                                                                 ; register            ; work         ;
;    |register:PC_F|                                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|register:PC_F                                                                                                                ; register            ; work         ;
;    |register:PC|                                    ; 2 (2)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|register:PC                                                                                                                  ; register            ; work         ;
;    |register:mdA|                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|register:mdA                                                                                                                 ; register            ; work         ;
;    |register:mdB|                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|register:mdB                                                                                                                 ; register            ; work         ;
;    |register:multdiv_addr|                          ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|register:multdiv_addr                                                                                                        ; register            ; work         ;
;    |timer:processor_timer|                          ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|timer:processor_timer                                                                                                        ; timer               ; work         ;
;    |vgamem_new:myvgamem|                            ; 440 (0)             ; 24 (0)                    ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|vgamem_new:myvgamem                                                                                                          ; vgamem_new          ; work         ;
;       |altsyncram:altsyncram_component|             ; 440 (0)             ; 24 (0)                    ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|vgamem_new:myvgamem|altsyncram:altsyncram_component                                                                          ; altsyncram          ; work         ;
;          |altsyncram_tjj2:auto_generated|           ; 440 (0)             ; 24 (24)                   ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_tjj2:auto_generated                                           ; altsyncram_tjj2     ; work         ;
;             |decode_hua:decode2|                    ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_tjj2:auto_generated|decode_hua:decode2                        ; decode_hua          ; work         ;
;             |mux_1pb:mux4|                          ; 161 (161)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_tjj2:auto_generated|mux_1pb:mux4                              ; mux_1pb             ; work         ;
;             |mux_1pb:mux5|                          ; 234 (234)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CP4_processor_sj166|vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_tjj2:auto_generated|mux_1pb:mux5                              ; mux_1pb             ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+--------------+
; Name                                                                                          ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF          ;
+-----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+--------------+
; dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port    ; 4096         ; 32           ; --           ; --           ; 131072  ; dmem.mif     ;
; imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM         ; AUTO ; ROM            ; 4096         ; 32           ; --           ; --           ; 131072  ; imem.mif     ;
; vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_tjj2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 307200       ; 8            ; 307200       ; 8            ; 2457600 ; img_bars.mif ;
+-----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |CP4_processor_sj166|dmem:mydmem         ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |CP4_processor_sj166|imem:myimem         ; imem.v          ;
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |CP4_processor_sj166|vgamem_new:myvgamem ; vgamem_new.v    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal            ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------+------------------------+
; counter33:multdiv_counter|next[0]                  ; counter33:multdiv_counter|Mux1 ; yes                    ;
; counter33:multdiv_counter|next[1]                  ; counter33:multdiv_counter|Mux1 ; yes                    ;
; counter33:multdiv_counter|next[2]                  ; counter33:multdiv_counter|Mux1 ; yes                    ;
; counter33:multdiv_counter|next[3]                  ; counter33:multdiv_counter|Mux1 ; yes                    ;
; counter33:multdiv_counter|next[4]                  ; counter33:multdiv_counter|Mux1 ; yes                    ;
; counter33:multdiv_counter|next[5]                  ; counter33:multdiv_counter|Mux1 ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                                ;                        ;
+----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                       ;
+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                                                              ;
+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; DX:d_x|register:T|loop1[27].dffe_temp                                  ; Stuck at GND due to stuck port data_in                                                          ;
; DX:d_x|register:T|loop1[28].dffe_temp                                  ; Stuck at GND due to stuck port data_in                                                          ;
; DX:d_x|register:T|loop1[29].dffe_temp                                  ; Stuck at GND due to stuck port data_in                                                          ;
; DX:d_x|register:T|loop1[30].dffe_temp                                  ; Stuck at GND due to stuck port data_in                                                          ;
; DX:d_x|register:T|loop1[31].dffe_temp                                  ; Stuck at GND due to stuck port data_in                                                          ;
; XM:x_m|register:tgtreg|loop1[27].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                          ;
; XM:x_m|register:tgtreg|loop1[28].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                          ;
; XM:x_m|register:tgtreg|loop1[29].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                          ;
; XM:x_m|register:tgtreg|loop1[30].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                          ;
; XM:x_m|register:tgtreg|loop1[31].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                          ;
; MW:M_W|register:tgtreg|loop1[27].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                          ;
; MW:M_W|register:tgtreg|loop1[28].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                          ;
; MW:M_W|register:tgtreg|loop1[29].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                          ;
; MW:M_W|register:tgtreg|loop1[30].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                          ;
; MW:M_W|register:tgtreg|loop1[31].dffe_temp                             ; Stuck at GND due to stuck port data_in                                                          ;
; multdiv:mult_div|mult:multiplier|shiftregister:product_register|dffe_1 ; Merged with multdiv:mult_div|mult:multiplier|shiftregister:product_register|loop1[61].dffe_temp ;
; multdiv:mult_div|mult:multiplier|shiftregister:product_register|dffe_2 ; Merged with multdiv:mult_div|mult:multiplier|shiftregister:product_register|loop1[61].dffe_temp ;
; DX:d_x|register:misc|loop1[15].dffe_temp                               ; Merged with DX:d_x|register:T|loop1[22].dffe_temp                                               ;
; DX:d_x|register:T|loop1[0].dffe_temp                                   ; Merged with DX:d_x|register:I|loop1[0].dffe_temp                                                ;
; DX:d_x|register:T|loop1[3].dffe_temp                                   ; Merged with DX:d_x|register:I|loop1[3].dffe_temp                                                ;
; DX:d_x|register:misc|loop1[6].dffe_temp                                ; Merged with DX:d_x|register:I|loop1[3].dffe_temp                                                ;
; DX:d_x|register:T|loop1[2].dffe_temp                                   ; Merged with DX:d_x|register:I|loop1[2].dffe_temp                                                ;
; DX:d_x|register:misc|loop1[5].dffe_temp                                ; Merged with DX:d_x|register:I|loop1[2].dffe_temp                                                ;
; DX:d_x|register:T|loop1[11].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[11].dffe_temp                                               ;
; DX:d_x|register:misc|loop1[14].dffe_temp                               ; Merged with DX:d_x|register:I|loop1[11].dffe_temp                                               ;
; DX:d_x|register:T|loop1[10].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[10].dffe_temp                                               ;
; DX:d_x|register:misc|loop1[13].dffe_temp                               ; Merged with DX:d_x|register:I|loop1[10].dffe_temp                                               ;
; DX:d_x|register:T|loop1[9].dffe_temp                                   ; Merged with DX:d_x|register:I|loop1[9].dffe_temp                                                ;
; DX:d_x|register:misc|loop1[12].dffe_temp                               ; Merged with DX:d_x|register:I|loop1[9].dffe_temp                                                ;
; DX:d_x|register:T|loop1[8].dffe_temp                                   ; Merged with DX:d_x|register:I|loop1[8].dffe_temp                                                ;
; DX:d_x|register:misc|loop1[11].dffe_temp                               ; Merged with DX:d_x|register:I|loop1[8].dffe_temp                                                ;
; DX:d_x|register:T|loop1[7].dffe_temp                                   ; Merged with DX:d_x|register:I|loop1[7].dffe_temp                                                ;
; DX:d_x|register:misc|loop1[10].dffe_temp                               ; Merged with DX:d_x|register:I|loop1[7].dffe_temp                                                ;
; DX:d_x|register:T|loop1[4].dffe_temp                                   ; Merged with DX:d_x|register:I|loop1[4].dffe_temp                                                ;
; DX:d_x|register:misc|loop1[7].dffe_temp                                ; Merged with DX:d_x|register:I|loop1[4].dffe_temp                                                ;
; DX:d_x|register:T|loop1[1].dffe_temp                                   ; Merged with DX:d_x|register:I|loop1[1].dffe_temp                                                ;
; DX:d_x|register:T|loop1[5].dffe_temp                                   ; Merged with DX:d_x|register:I|loop1[5].dffe_temp                                                ;
; DX:d_x|register:misc|loop1[8].dffe_temp                                ; Merged with DX:d_x|register:I|loop1[5].dffe_temp                                                ;
; DX:d_x|register:T|loop1[6].dffe_temp                                   ; Merged with DX:d_x|register:I|loop1[6].dffe_temp                                                ;
; DX:d_x|register:misc|loop1[9].dffe_temp                                ; Merged with DX:d_x|register:I|loop1[6].dffe_temp                                                ;
; DX:d_x|register:I|loop1[17].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[18].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[19].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[20].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[21].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[22].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[23].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[24].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[25].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[26].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[27].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[28].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[29].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[30].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:I|loop1[31].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:T|loop1[16].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[16].dffe_temp                                               ;
; DX:d_x|register:T|loop1[12].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[12].dffe_temp                                               ;
; DX:d_x|register:T|loop1[13].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[13].dffe_temp                                               ;
; DX:d_x|register:T|loop1[14].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[14].dffe_temp                                               ;
; DX:d_x|register:T|loop1[15].dffe_temp                                  ; Merged with DX:d_x|register:I|loop1[15].dffe_temp                                               ;
; DX:d_x|register:misc|loop1[16].dffe_temp                               ; Merged with DX:d_x|register:T|loop1[23].dffe_temp                                               ;
; DX:d_x|register:misc|loop1[17].dffe_temp                               ; Merged with DX:d_x|register:T|loop1[24].dffe_temp                                               ;
; DX:d_x|register:misc|loop1[18].dffe_temp                               ; Merged with DX:d_x|register:T|loop1[25].dffe_temp                                               ;
; DX:d_x|register:misc|loop1[19].dffe_temp                               ; Merged with DX:d_x|register:T|loop1[26].dffe_temp                                               ;
; XM:x_m|register:tgtreg|loop1[22].dffe_temp                             ; Merged with XM:x_m|register:misc|loop1[5].dffe_temp                                             ;
; XM:x_m|register:tgtreg|loop1[23].dffe_temp                             ; Merged with XM:x_m|register:misc|loop1[6].dffe_temp                                             ;
; XM:x_m|register:tgtreg|loop1[24].dffe_temp                             ; Merged with XM:x_m|register:misc|loop1[7].dffe_temp                                             ;
; XM:x_m|register:tgtreg|loop1[25].dffe_temp                             ; Merged with XM:x_m|register:misc|loop1[8].dffe_temp                                             ;
; XM:x_m|register:tgtreg|loop1[26].dffe_temp                             ; Merged with XM:x_m|register:misc|loop1[9].dffe_temp                                             ;
; MW:M_W|register:tgtreg|loop1[22].dffe_temp                             ; Merged with MW:M_W|register:misc|loop1[5].dffe_temp                                             ;
; MW:M_W|register:tgtreg|loop1[23].dffe_temp                             ; Merged with MW:M_W|register:misc|loop1[6].dffe_temp                                             ;
; MW:M_W|register:tgtreg|loop1[24].dffe_temp                             ; Merged with MW:M_W|register:misc|loop1[7].dffe_temp                                             ;
; MW:M_W|register:tgtreg|loop1[25].dffe_temp                             ; Merged with MW:M_W|register:misc|loop1[8].dffe_temp                                             ;
; MW:M_W|register:tgtreg|loop1[26].dffe_temp                             ; Merged with MW:M_W|register:misc|loop1[9].dffe_temp                                             ;
; Total Number of Removed Registers = 74                                 ;                                                                                                 ;
+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1784  ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 1661  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1267  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CP4_processor_sj166|register:PC|loop1[31].dffe_temp                                             ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |CP4_processor_sj166|register:PC|loop1[3].dffe_temp                                              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |CP4_processor_sj166|DX:d_x|register:B|loop1[4].dffe_temp                                        ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |CP4_processor_sj166|DX:d_x|register:A|loop1[15].dffe_temp                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|M_addr[3]                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|M_data[31]                                                                  ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|M_data[4]                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|jr_reg[12]                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|regfile_write_addr[2]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop2[7].temp|out                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop2[4].temp|out ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|alu1_opcode[0]                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop3[3].temp|out                         ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|ALU:alu|mux_21:loop1[7].temp|out           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SRA:remainder_shifter|mux_21:loop3[3].temp|out ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|rd_writedata[17]                                                            ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|multdiv:mult_div|mult:multiplier|reg_16:add_ctrl|data_out                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|alu_inA[28]                                                                 ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |CP4_processor_sj166|alu_inA[22]                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CP4_processor_sj166|ALU:ALU1|SRA:right_shifter|mux_21:loop4[1].temp|out                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop4[30].temp|out   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |CP4_processor_sj166|alu_inB[31]                                                                 ;
; 6:1                ; 27 bits   ; 108 LEs       ; 81 LEs               ; 27 LEs                 ; No         ; |CP4_processor_sj166|alu_inB[18]                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CP4_processor_sj166|multdiv:mult_div|div:divider|SL:divisor_shifter|mux_21:loop5[31].temp|out   ;
; 7:1                ; 30 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |CP4_processor_sj166|ALU:ALU1|mux_21:loop2[19].temp4|out                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_tjj2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:myimem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; imem.mif             ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_2m81      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:mydmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; dmem.mif             ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_8vc1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgamem_new:myvgamem|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------+
; Parameter Name                     ; Value                  ; Type                               ;
+------------------------------------+------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                            ;
; WIDTH_A                            ; 8                      ; Signed Integer                     ;
; WIDTHAD_A                          ; 19                     ; Signed Integer                     ;
; NUMWORDS_A                         ; 307200                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK1                 ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                            ;
; WIDTH_B                            ; 8                      ; Signed Integer                     ;
; WIDTHAD_B                          ; 19                     ; Signed Integer                     ;
; NUMWORDS_B                         ; 307200                 ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                            ;
; OUTDATA_REG_B                      ; CLOCK1                 ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                            ;
; BYTE_SIZE                          ; 8                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; img_bars.mif           ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_tjj2        ; Untyped                            ;
+------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 3                                                   ;
; Entity Instance                           ; imem:myimem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; dmem:mydmem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; vgamem_new:myvgamem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 307200                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                              ;
;     -- WIDTH_B                            ; 8                                                   ;
;     -- NUMWORDS_B                         ; 307200                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "MW:M_W|register:PC" ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; write_enable ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MW:M_W|register:misc"                                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; write_enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "MW:M_W|register:tgtreg" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; write_enable ; Input ; Info     ; Stuck at VCC     ;
+--------------+-------+----------+------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "MW:M_W|register:alureg" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; write_enable ; Input ; Info     ; Stuck at VCC     ;
+--------------+-------+----------+------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "MW:M_W|register:regData" ;
+--------------+-------+----------+-------------------+
; Port         ; Type  ; Severity ; Details           ;
+--------------+-------+----------+-------------------+
; write_enable ; Input ; Info     ; Stuck at VCC      ;
+--------------+-------+----------+-------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "vgamem_new:myvgamem" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; wren_b ; Input ; Info     ; Stuck at GND        ;
+--------+-------+----------+---------------------+


+------------------------------------------------+
; Port Connectivity Checks: "XM:x_m|register:PC" ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; write_enable ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "XM:x_m|register:misc"                                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; write_enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "XM:x_m|register:tgtreg" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; write_enable ; Input ; Info     ; Stuck at VCC     ;
+--------------+-------+----------+------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "XM:x_m|register:alureg" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; write_enable ; Input ; Info     ; Stuck at VCC     ;
+--------------+-------+----------+------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "XM:x_m|register:regB" ;
+--------------+-------+----------+----------------+
; Port         ; Type  ; Severity ; Details        ;
+--------------+-------+----------+----------------+
; write_enable ; Input ; Info     ; Stuck at VCC   ;
+--------------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|mult:multiplier|SLL_1_ctrl:multiplicand_shifter"                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|mult:multiplier|ALU:alu"                                                                                ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode[4..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|mult:multiplier|reg_16:shift_ctrl"                                                                                                                                     ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_reset   ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; read_address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|mult:multiplier|reg_16:subtract_ctrl"                                                                                                                                  ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_reset   ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; read_address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|mult:multiplier|reg_16:add_ctrl|decoder:decode"                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; in[4]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; out[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|mult:multiplier|reg_16:add_ctrl"                                                                                                                                       ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_reset   ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; read_address ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|mult:multiplier"                                                                                   ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sign_overflow   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; top_product     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; maxneg_overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|div:divider|ALU:quotient_ALU"                                                                           ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode[4..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|div:divider|reg_32_writable:quotient_block" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|div:divider|ALU:ALU2"                                                                                   ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode[4..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_ALUopcode[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|div:divider|ALU:ALU1"                                                                                   ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode[4..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_ALUopcode[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|div:divider|ALU:dividend_ALU"                                                                           ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode[4..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|div:divider|ALU:divisor_ALU"                                                                            ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode[4..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "multdiv:mult_div|div:divider|register:remainder_reg" ;
+------------+-------+----------+-------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                         ;
+------------+-------+----------+-------------------------------------------------+
; ctrl_reset ; Input ; Info     ; Stuck at GND                                    ;
+------------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:multdiv_addr"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU2"                                                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ctrl_ALUopcode ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ctrl_shiftamt  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; isNotEqual     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; isLessThan     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DX:d_x|register:misc"                                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in[31..30]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "DX:d_x|register:P"  ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; write_enable ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DX:d_x|register:T"     ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; data_in[31..27] ; Input ; Info     ; Stuck at GND ;
; write_enable    ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "DX:d_x|register:I"  ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; write_enable ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "DX:d_x|register:B"  ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; write_enable ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "DX:d_x|register:A"  ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; write_enable ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux_21:loop1[4].temp" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; b    ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux_21:loop1[3].temp" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; b    ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux_21:loop1[2].temp" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; b    ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux_21:loop1[1].temp" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; b    ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux_21:loop1[0].temp" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; b    ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile_mod:reg_file|decoder:write_decoder"                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "regfile_mod:reg_file"          ;
+-------------------------+-------+----------+--------------+
; Port                    ; Type  ; Severity ; Details      ;
+-------------------------+-------+----------+--------------+
; key_pressed_data[31..8] ; Input ; Info     ; Stuck at GND ;
+-------------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_32:PC_adder|adder_block_8bit:loop1[3].add_temp"                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; PROP ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; GEN  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_32:PC_adder"                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; B[31..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; B[0]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; Cin      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Props    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Gens     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "register:PC_F"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; write_enable ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "register:F_D"       ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; write_enable ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+-----------------------------------------+
; Port Connectivity Checks: "imem:myimem" ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; clken ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 181                         ;
; cycloneiii_ff         ; 1784                        ;
;     CLR               ; 474                         ;
;     ENA               ; 79                          ;
;     ENA CLR           ; 1171                        ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 1                           ;
;     plain             ; 43                          ;
; cycloneiii_lcell_comb ; 4512                        ;
;     normal            ; 4512                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 146                         ;
;         3 data inputs ; 868                         ;
;         4 data inputs ; 3497                        ;
; cycloneiii_ram_block  ; 368                         ;
;                       ;                             ;
; Max LUT depth         ; 31.00                       ;
; Average LUT depth     ; 13.47                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Apr 24 15:15:17 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: pll2 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/pll2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file timer.v
    Info (12023): Found entity 1: timer File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgamem_new.v
    Info (12023): Found entity 1: vgamem_new File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/vgamem_new.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vgamem.v
    Info (12023): Found entity 1: vgamem File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/vgamem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/img_index.v Line: 39
Warning (12019): Can't analyze file -- file img_data.v is missing
Warning (10463): Verilog HDL Declaration warning at CP4_processor_sj166.v(852): "final" is SystemVerilog-2005 keyword File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 852
Info (12021): Found 36 design units, including 36 entities, in source file cp4_processor_sj166.v
    Info (12023): Found entity 1: CP4_processor_sj166 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1
    Info (12023): Found entity 2: register File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 490
    Info (12023): Found entity 3: multdiv File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 508
    Info (12023): Found entity 4: counter16 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 548
    Info (12023): Found entity 5: counter32 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 589
    Info (12023): Found entity 6: div File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 648
    Info (12023): Found entity 7: mult File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 753
    Info (12023): Found entity 8: preslicer File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 857
    Info (12023): Found entity 9: reg_16 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 898
    Info (12023): Found entity 10: reg_32_writable File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 938
    Info (12023): Found entity 11: shiftregister File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 969
    Info (12023): Found entity 12: SLL_1_ctrl File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1009
    Info (12023): Found entity 13: tristate File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1023
    Info (12023): Found entity 14: XM File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1032
    Info (12023): Found entity 15: regfile_mod File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1064
    Info (12023): Found entity 16: MW File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1155
    Info (12023): Found entity 17: mux_21 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1186
    Info (12023): Found entity 18: DX File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1195
    Info (12023): Found entity 19: decoder File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1258
    Info (12023): Found entity 20: ALU File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1314
    Info (12023): Found entity 21: adder_32 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1389
    Info (12023): Found entity 22: adder_block_8bit File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1432
    Info (12023): Found entity 23: full_adder File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1532
    Info (12023): Found entity 24: SL File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1547
    Info (12023): Found entity 25: SLL_16 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1616
    Info (12023): Found entity 26: SLL_8 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1627
    Info (12023): Found entity 27: SLL_4 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1638
    Info (12023): Found entity 28: SLL_2 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1649
    Info (12023): Found entity 29: SLL_1 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1660
    Info (12023): Found entity 30: SRA File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1671
    Info (12023): Found entity 31: SRA_16 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1735
    Info (12023): Found entity 32: SRA_8 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1754
    Info (12023): Found entity 33: SRA_4 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1771
    Info (12023): Found entity 34: SRA_2 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1788
    Info (12023): Found entity 35: SRA_1 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1805
    Info (12023): Found entity 36: counter33 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1816
Info (12021): Found 1 design units, including 1 entities, in source file ps2_handler.v
    Info (12023): Found entity 1: ps2_handler File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/ps2_handler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_fsm.v
    Info (12023): Found entity 1: ps2_fsm File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/ps2_fsm.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(47): created implicit net for "inclock" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/skeleton.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(65): created implicit net for "ps2_indicator_reg28" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/skeleton.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(65): created implicit net for "ps2_indicator_reg30" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/skeleton.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(88): created implicit net for "tKey" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/skeleton.v Line: 88
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(88): created implicit net for "rKey" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/skeleton.v Line: 88
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(112): created implicit net for "DLY_RST" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/skeleton.v Line: 112
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(113): created implicit net for "VGA_CTRL_CLK" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/skeleton.v Line: 113
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(113): created implicit net for "AUD_CTRL_CLK" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/skeleton.v Line: 113
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(496): created implicit net for "async_ctrl" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 496
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(914): created implicit net for "async_ctrl" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 914
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(947): created implicit net for "async_ctrl" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 947
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(975): created implicit net for "async_ctrl" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 975
Info (12127): Elaborating entity "CP4_processor_sj166" for the top level hierarchy
Warning (10030): Net "overflow_code[31..3]" at CP4_processor_sj166.v(467) has no driver or initial value, using a default initial value '0' File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 467
Info (12128): Elaborating entity "register" for hierarchy "register:PC" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 20
Info (12128): Elaborating entity "imem" for hierarchy "imem:myimem" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:myimem|altsyncram:altsyncram_component" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/imem.v Line: 84
Info (12130): Elaborated megafunction instantiation "imem:myimem|altsyncram:altsyncram_component" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/imem.v Line: 84
Info (12133): Instantiated megafunction "imem:myimem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/imem.v Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf
    Info (12023): Found entity 1: altsyncram_2m81 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/altsyncram_2m81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2m81" for hierarchy "imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/altsyncram_2m81.tdf Line: 32
Info (12128): Elaborating entity "adder_32" for hierarchy "adder_32:PC_adder" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 37
Info (12128): Elaborating entity "adder_block_8bit" for hierarchy "adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1407
Info (12128): Elaborating entity "full_adder" for hierarchy "adder_32:PC_adder|adder_block_8bit:loop1[0].add_temp|full_adder:loop1[0].add_temp" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1449
Info (12128): Elaborating entity "timer" for hierarchy "timer:processor_timer" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 53
Warning (10230): Verilog HDL assignment warning at timer.v(16): truncated value with size 32 to match size of target (4) File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/timer.v Line: 16
Warning (10646): Verilog HDL Event Control warning at timer.v(20): posedge or negedge of vector "count" depends solely on its least-significant bit File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/timer.v Line: 20
Info (12128): Elaborating entity "regfile_mod" for hierarchy "regfile_mod:reg_file" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 69
Info (12128): Elaborating entity "decoder" for hierarchy "regfile_mod:reg_file|decoder:write_decoder" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1078
Info (12128): Elaborating entity "tristate" for hierarchy "regfile_mod:reg_file|tristate:loop3[0].tri_temp" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1141
Info (12128): Elaborating entity "mux_21" for hierarchy "mux_21:loop1[0].temp" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 96
Info (12128): Elaborating entity "DX" for hierarchy "DX:d_x" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 124
Warning (10030): Net "misc_wires[31..30]" at CP4_processor_sj166.v(1229) has no driver or initial value, using a default initial value '0' File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1229
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU2" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 167
Warning (10739): Verilog HDL warning at CP4_processor_sj166.v(1364): actual bit length 8 differs from formal bit length 1 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1364
Warning (10739): Verilog HDL warning at CP4_processor_sj166.v(1365): actual bit length 8 differs from formal bit length 1 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1365
Warning (10739): Verilog HDL warning at CP4_processor_sj166.v(1366): actual bit length 8 differs from formal bit length 1 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1366
Warning (10739): Verilog HDL warning at CP4_processor_sj166.v(1367): actual bit length 8 differs from formal bit length 1 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1367
Info (12128): Elaborating entity "SL" for hierarchy "ALU:ALU2|SL:left_shifter" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1328
Info (12128): Elaborating entity "SLL_16" for hierarchy "ALU:ALU2|SL:left_shifter|SLL_16:sl16" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1556
Info (12128): Elaborating entity "SLL_8" for hierarchy "ALU:ALU2|SL:left_shifter|SLL_8:sl8" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1565
Info (12128): Elaborating entity "SLL_4" for hierarchy "ALU:ALU2|SL:left_shifter|SLL_4:sl4" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1573
Info (12128): Elaborating entity "SLL_2" for hierarchy "ALU:ALU2|SL:left_shifter|SLL_2:sl2" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1581
Info (12128): Elaborating entity "SLL_1" for hierarchy "ALU:ALU2|SL:left_shifter|SLL_1:sl1" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1589
Info (12128): Elaborating entity "SRA" for hierarchy "ALU:ALU2|SRA:right_shifter" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1329
Info (12128): Elaborating entity "SRA_16" for hierarchy "ALU:ALU2|SRA:right_shifter|SRA_16:SR16" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1680
Info (12128): Elaborating entity "SRA_8" for hierarchy "ALU:ALU2|SRA:right_shifter|SRA_8:SR8" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1689
Info (12128): Elaborating entity "SRA_4" for hierarchy "ALU:ALU2|SRA:right_shifter|SRA_4:SR4" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1697
Info (12128): Elaborating entity "SRA_2" for hierarchy "ALU:ALU2|SRA:right_shifter|SRA_2:SR2" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1705
Info (12128): Elaborating entity "SRA_1" for hierarchy "ALU:ALU2|SRA:right_shifter|SRA_1:SR1" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1713
Info (12128): Elaborating entity "multdiv" for hierarchy "multdiv:mult_div" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 259
Info (12128): Elaborating entity "div" for hierarchy "multdiv:mult_div|div:divider" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 521
Info (12128): Elaborating entity "counter32" for hierarchy "multdiv:mult_div|div:divider|counter32:counter" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 666
Info (12128): Elaborating entity "reg_32_writable" for hierarchy "multdiv:mult_div|div:divider|reg_32_writable:quotient_block" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 739
Info (12128): Elaborating entity "mult" for hierarchy "multdiv:mult_div|mult:multiplier" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 524
Warning (10739): Verilog HDL warning at CP4_processor_sj166.v(815): actual bit length 32 differs from formal bit length 1 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 815
Info (12128): Elaborating entity "counter16" for hierarchy "multdiv:mult_div|mult:multiplier|counter16:FSM" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 763
Info (12128): Elaborating entity "preslicer" for hierarchy "multdiv:mult_div|mult:multiplier|preslicer:slicer" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 771
Info (12128): Elaborating entity "reg_16" for hierarchy "multdiv:mult_div|mult:multiplier|reg_16:add_ctrl" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 776
Info (12128): Elaborating entity "SLL_1_ctrl" for hierarchy "multdiv:mult_div|mult:multiplier|SLL_1_ctrl:multiplicand_shifter" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 804
Info (12128): Elaborating entity "shiftregister" for hierarchy "multdiv:mult_div|mult:multiplier|shiftregister:product_register" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 811
Info (12128): Elaborating entity "counter33" for hierarchy "counter33:multdiv_counter" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 262
Warning (10270): Verilog HDL Case Statement warning at CP4_processor_sj166.v(1832): incomplete case statement has no default case item File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
Warning (10240): Verilog HDL Always Construct warning at CP4_processor_sj166.v(1832): inferring latch(es) for variable "next", which holds its previous value in one or more paths through the always construct File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
Info (10041): Inferred latch for "next[0]" at CP4_processor_sj166.v(1832) File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
Info (10041): Inferred latch for "next[1]" at CP4_processor_sj166.v(1832) File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
Info (10041): Inferred latch for "next[2]" at CP4_processor_sj166.v(1832) File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
Info (10041): Inferred latch for "next[3]" at CP4_processor_sj166.v(1832) File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
Info (10041): Inferred latch for "next[4]" at CP4_processor_sj166.v(1832) File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
Info (10041): Inferred latch for "next[5]" at CP4_processor_sj166.v(1832) File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
Info (12128): Elaborating entity "XM" for hierarchy "XM:x_m" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 340
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:mydmem" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 355
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:mydmem|altsyncram:altsyncram_component" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "dmem:mydmem|altsyncram:altsyncram_component" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/dmem.v Line: 85
Info (12133): Instantiated megafunction "dmem:mydmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf
    Info (12023): Found entity 1: altsyncram_8vc1 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/altsyncram_8vc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8vc1" for hierarchy "dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 4073 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/dmem.mif Line: 1
    Warning (113027): Addresses ranging from 23 to 4095 are not initialized File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/dmem.mif Line: 1
Info (12128): Elaborating entity "vgamem_new" for hierarchy "vgamem_new:myvgamem" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 381
Info (12128): Elaborating entity "altsyncram" for hierarchy "vgamem_new:myvgamem|altsyncram:altsyncram_component" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/vgamem_new.v Line: 100
Info (12130): Elaborated megafunction instantiation "vgamem_new:myvgamem|altsyncram:altsyncram_component" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/vgamem_new.v Line: 100
Info (12133): Instantiated megafunction "vgamem_new:myvgamem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/vgamem_new.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "img_bars.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tjj2.tdf
    Info (12023): Found entity 1: altsyncram_tjj2 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/altsyncram_tjj2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_tjj2" for hierarchy "vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_tjj2:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hua.tdf
    Info (12023): Found entity 1: decode_hua File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/decode_hua.tdf Line: 23
Info (12128): Elaborating entity "decode_hua" for hierarchy "vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_tjj2:auto_generated|decode_hua:decode2" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/altsyncram_tjj2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vgamem_new:myvgamem|altsyncram:altsyncram_component|altsyncram_tjj2:auto_generated|mux_1pb:mux4" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/db/altsyncram_tjj2.tdf Line: 52
Info (12128): Elaborating entity "MW" for hierarchy "MW:M_W" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 396
Info (13014): Ignored 3 buffer(s)
    Info (13019): Ignored 3 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "multdiv:mult_div|mult:multiplier|reg_16:shift_ctrl|data_out" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1013
    Warning (13048): Converted tri-state node "multdiv:mult_div|mult:multiplier|reg_16:subtract_ctrl|data_out" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 779
    Warning (13048): Converted tri-state node "multdiv:mult_div|mult:multiplier|reg_16:add_ctrl|data_out" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 779
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[31]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[30]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[29]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[28]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[27]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[26]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[25]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[24]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[23]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[22]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[21]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[20]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[19]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[18]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[17]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[16]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[15]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[14]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[13]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[12]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[11]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[10]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[9]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[8]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[7]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[6]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[5]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[4]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[3]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[2]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[1]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegA[0]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[31]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[30]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[29]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[28]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[27]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[26]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[25]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[24]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[23]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[22]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[21]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[20]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[19]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[18]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[17]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[16]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[15]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[14]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[13]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[12]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[11]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[10]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[9]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[8]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[7]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[6]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[5]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[4]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[3]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[2]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[1]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
    Warning (13048): Converted tri-state node "regfile_mod:reg_file|data_readRegB[0]" into a selector File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1209
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch counter33:multdiv_counter|next[0] has unsafe behavior File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_mult File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 246
Warning (13012): Latch counter33:multdiv_counter|next[1] has unsafe behavior File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter33:multdiv_counter|dff1 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1823
Warning (13012): Latch counter33:multdiv_counter|next[2] has unsafe behavior File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
    Warning (13013): Ports D and ENA on the latch are fed by the same signal counter33:multdiv_counter|dff1 File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1823
Warning (13012): Latch counter33:multdiv_counter|next[3] has unsafe behavior File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_mult File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 246
Warning (13012): Latch counter33:multdiv_counter|next[4] has unsafe behavior File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_mult File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 246
Warning (13012): Latch counter33:multdiv_counter|next[5] has unsafe behavior File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 1832
    Warning (13013): Ports D and ENA on the latch are fed by the same signal x_mult File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 246
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "vga_clock" File: C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/CP4_processor_sj166.v Line: 368
Info (21057): Implemented 6482 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 149 output pins
    Info (21061): Implemented 5933 logic cells
    Info (21064): Implemented 368 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings
    Info: Peak virtual memory: 767 megabytes
    Info: Processing ended: Mon Apr 24 15:16:10 2017
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Saumya/Desktop/ece350_finalProject/skel_new_THEREEEEEEALONE/output_files/skeleton.map.smsg.


