<?xml version="1.0" encoding="UTF-8"?>
<module id="hib1p2" HW_revision="">
    <register id="SRAM_SKA_LDO_PARAMETERS0" width="32" offset="0x0" description="">
        <bitfield id="MEM_SLDO_EN_SC_ITRIM_LOWV" description="" begin="31" end="30" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_SLDO_EN_IQ_TRIM_LOWV" description="" begin="29" end="28" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_SLDO_VTRIM_LOWV" description="" begin="23" end="18" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_SLDO_SPARE_LOWV" description="" begin="17" end="8" width="10" rwaccess="R/W">
        </bitfield>
        <bitfield id="NA1" description="" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SRAM_SKA_LDO_PARAMETERS1" width="32" offset="0x4" description="">
        <bitfield id="MEM_SKALDO_CTRL_LOWV" description="" begin="31" end="22" width="10" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_SKALDO_VTRIM_LOWV" description="" begin="21" end="16" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="NA2" description="" begin="10" end="0" width="11" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DIG_DCDC_PARAMETERS0" width="32" offset="0x8" description="">
        <bitfield id="MEM_DCDC_DIG_VTRIM_LOWV_OVERRIDE" description="Override value for DCDC_DIG_VTRIM : Applicable only when bit [27] of DIG_DCDC_PARAMETERS1 [0x000C] is set to 1." begin="21" end="16" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_PFM_RIPPLE_TRIM_LOWV" description="" begin="15" end="14" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_IQ_CTRL_LOWV" description="" begin="13" end="12" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_NON_OV_CTRL_LOWV" description="" begin="10" end="7" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_SLP_DRV_DLY_SEL_LOWV" description="" begin="6" end="3" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="NA3" description="" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DIG_DCDC_PARAMETERS1" width="32" offset="0xC" description="">
        <bitfield id="NA4" description="" begin="24" end="0" width="25" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DIG_DCDC_PARAMETERS2" width="32" offset="0x10" description="">
        <bitfield id="MEM_DCDC_DIG_PFET_SEL_LOWV" description="" begin="31" end="28" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_NFET_SEL_LOWV" description="" begin="27" end="24" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_PDRV_STAGGER_CTRL_LOWV" description="" begin="23" end="22" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_NDRV_STAGGER_CTRL_LOWV" description="" begin="21" end="20" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_PDRV_STR_SEL_LOWV" description="" begin="19" end="16" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_NDRV_STR_SEL_LOWV" description="" begin="14" end="11" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_TON_TRIM_LOWV" description="" begin="9" end="2" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DIG_DCDC_PARAMETERS3" width="32" offset="0x14" description="">
        <bitfield id="MEM_DCDC_DIG_COT_CTRL_LOWV" description="" begin="30" end="23" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_ILIM_TRIM_LOWV_OVERRIDE" description="Override value for DCDC_DIG_ILIM_TRIM : Applicable only when bit [25] of DIG_DCDC_PARAMETERS1 [0x000C] is set to 1" begin="20" end="13" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_ILIM_MASK_DLY_SEL_LOWV" description="" begin="12" end="11" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_NCOMP_TRIM_LOWV" description="" begin="8" end="4" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_NCOMP_MASK_DLY_SEL_LOWV" description="" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DIG_DCDC_PARAMETERS4" width="32" offset="0x18" description="">
        <bitfield id="NA7" description="" begin="28" end="0" width="29" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DIG_DCDC_PARAMETERS5" width="32" offset="0x1C" description="">
    </register>
    <register id="DIG_DCDC_PARAMETERS6" width="32" offset="0x20" description="">
    </register>
    <register id="ANA_DCDC_PARAMETERS0" width="32" offset="0x24" description="">
        <bitfield id="MEM_DCDC_ANA_VTRIM_LOWV" description="" begin="20" end="17" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_PFM_RIPPLE_TRIM_LOWV" description="" begin="16" end="15" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_IQ_CTRL_LOWV" description="" begin="14" end="13" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_NON_OV_CTRL_LOWV" description="" begin="11" end="8" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_SLP_DRV_DLY_SEL_LOWV" description="" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_PFET_SEL_LOWV" description="" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ANA_DCDC_PARAMETERS1" width="32" offset="0x28" description="">
        <bitfield id="MEM_DCDC_ANA_NFET_SEL_LOWV" description="" begin="31" end="28" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_PDRV_STAGGER_CTRL_LOWV" description="" begin="27" end="26" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_NDRV_STAGGER_CTRL_LOWV" description="" begin="25" end="24" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_PDRV_STR_SEL_LOWV" description="" begin="23" end="20" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_NDRV_STR_SEL_LOWV" description="" begin="19" end="16" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_RAMP_HGT_LOWV" description="" begin="13" end="9" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_HI_CLAMP_TRIM_LOWV" description="" begin="6" end="5" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_LO_CLAMP_TRIM_LOWV" description="" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="NA8" description="" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ANA_DCDC_PARAMETERS16" width="32" offset="0x64" description="">
        <bitfield id="MEM_DCDC_ANA_ILIM_TRIM_LOWV_OVERRIDE" description="" begin="19" end="12" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_ILIM_MASK_DLY_SEL_LOWV" description="" begin="11" end="10" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_NCOMP_TRIM_LOWV" description="" begin="7" end="3" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_ANA_NCOMP_MASK_DLY_SEL_LOWV" description="" begin="2" end="1" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ANA_DCDC_PARAMETERS17" width="32" offset="0x68" description="">
        <bitfield id="NA17" description="" begin="29" end="0" width="30" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ANA_DCDC_PARAMETERS18" width="32" offset="0x6C" description="">
    </register>
    <register id="ANA_DCDC_PARAMETERS19" width="32" offset="0x70" description="">
    </register>
    <register id="FLASH_DCDC_PARAMETERS0" width="32" offset="0x74" description="">
        <bitfield id="MEM_DCDC_FLASH_IQ_CTRL_LOWV" description="" begin="28" end="27" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_NON_OV_CTRL_LOWV" description="" begin="21" end="18" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_P1FET_SEL_LOWV" description="" begin="8" end="5" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_N1FET_SEL_LOWV" description="" begin="4" end="1" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="FLASH_DCDC_PARAMETERS1" width="32" offset="0x78" description="">
        <bitfield id="MEM_DCDC_FLASH_P2FET_SEL_LOWV" description="" begin="31" end="28" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_N2FET_SEL_LOWV" description="" begin="27" end="24" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_P1DRV_STR_SEL_LOWV" description="" begin="23" end="20" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_N1DRV_STR_SEL_LOWV" description="" begin="19" end="16" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_P2DRV_STR_SEL_LOWV" description="" begin="15" end="12" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_N2DRV_STR_SEL_LOWV" description="" begin="11" end="8" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_P1FET_NON_OV_LOWV" description="" begin="7" end="6" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_N1FET_NON_OV_LOWV" description="" begin="5" end="4" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_P2FET_NON_OV_LOWV" description="" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_N2FET_NON_OV_LOWV" description="" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="FLASH_DCDC_PARAMETERS2" width="32" offset="0x7C" description="">
        <bitfield id="MEM_DCDC_FLASH_P1FET_STAGGER_LOWV" description="" begin="31" end="30" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_N1FET_STAGGER_LOWV" description="" begin="29" end="28" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_P2FET_STAGGER_LOWV" description="" begin="27" end="26" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_N2FET_STAGGER_LOWV" description="" begin="25" end="24" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_NCOMP_TRIM_LOWV" description="" begin="20" end="16" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_NCOMP_MASK_DLY_TRIM_LOWV" description="" begin="15" end="12" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_ILIM_TRIM_LOWV_OVERRIDE" description="" begin="9" end="2" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_ILIM_MASK_DLY_SEL_LOWV" description="" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="FLASH_DCDC_PARAMETERS3" width="32" offset="0x80" description="">
        <bitfield id="MEM_DCDC_FLASH_RAMP_HGT_LOWV" description="" begin="28" end="24" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_VCLAMPH_TRIM_LOWV" description="" begin="23" end="21" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_VCLAMPL_TRIM_LOWV" description="" begin="20" end="18" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_VTRIM_LOWV" description="" begin="17" end="14" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_PFM_RIPPLE_TRIM_LOWV" description="" begin="13" end="10" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_FLASH_SLP_DRV_DLY_SEL_LOWV" description="" begin="9" end="8" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="NA19" description="" begin="4" end="0" width="5" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="FLASH_DCDC_PARAMETERS4" width="32" offset="0x84" description="">
    </register>
    <register id="FLASH_DCDC_PARAMETERS5" width="32" offset="0x88" description="">
    </register>
    <register id="FLASH_DCDC_PARAMETERS6" width="32" offset="0x8C" description="">
        <bitfield id="NA20" description="" begin="29" end="0" width="30" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="PMBIST_PARAMETERS0" width="32" offset="0x94" description="">
        <bitfield id="MEM_PM_BIST_CTRL_LOWV" description="" begin="30" end="11" width="20" rwaccess="R/W">
        </bitfield>
        <bitfield id="NA21" description="" begin="10" end="0" width="11" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="PMBIST_PARAMETERS1" width="32" offset="0x98" description="">
        <bitfield id="MEM_PM_BIST_SPARE_LOWV" description="" begin="31" end="16" width="16" rwaccess="R/W">
        </bitfield>
        <bitfield id="NA22" description="" begin="14" end="0" width="15" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="PMBIST_PARAMETERS2" width="32" offset="0x9C" description="">
    </register>
    <register id="PMBIST_PARAMETERS3" width="32" offset="0xA0" description="">
        <bitfield id="MEM_PMTEST_SPARE_LOWV" description="" begin="31" end="16" width="16" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_PMTEST_LOAD_TRIM_LOWV" description="" begin="15" end="13" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="NA23" description="" begin="11" end="0" width="12" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="FLASH_DCDC_PARAMETERS8" width="32" offset="0xA4" description="">
        <bitfield id="MEM_FLASH_HIGH_SUP_TRIM_LOWV" description="" begin="30" end="26" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_FLASH_LOW_SUP_TRIM_LOWV" description="" begin="25" end="21" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="NA24" description="" begin="20" end="0" width="21" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ANA_DCDC_PARAMETERS_OVERRIDE" width="32" offset="0xA8" description="">
    </register>
    <register id="FLASH_DCDC_PARAMETERS_OVERRIDE" width="32" offset="0xAC" description="">
    </register>
    <register id="DIG_DCDC_VTRIM_CFG" width="32" offset="0xB0" description="">
        <bitfield id="MEM_DCDC_DIG_RUN_VTRIM" description="" begin="23" end="18" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_DSLP_VTRIM" description="" begin="17" end="12" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_LPDS_VTRIM" description="" begin="11" end="6" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="SPARE_RW" description="" begin="5" end="0" width="6" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="DIG_DCDC_FSM_PARAMETERS" width="32" offset="0xB4" description="">
        <bitfield id="MEM_DCDC_DIG_DSLP_ENTER_COT_TO_VTRIM" description="" begin="14" end="12" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_DSLP_ENTER_VTRIM_TO_SLEEP" description="" begin="11" end="9" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_DSLP_EXIT_SLEEP_TO_VTRIM" description="" begin="8" end="6" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_DSLP_EXIT_VTRIM_TO_COT" description="" begin="5" end="3" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DCDC_DIG_DSLP_EXIT_COT_TO_RUN" description="" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ANA_DCDC_FSM_PARAMETERS" width="32" offset="0xB8" description="">
        <bitfield id="MEM_DCDC_ANA_DSLP_EXIT_SLEEP_TO_RUN" description="" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SRAM_SKA_LDO_FSM_PARAMETERS" width="32" offset="0xBC" description="">
        <bitfield id="MEM_SKA_LDO_EN_TO_SRAM_LDO_DIS" description="" begin="5" end="3" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_SRAM_LDO_EN_TO_SKA_LDO_DIS" description="" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="BGAP_DUTY_CYCLING_EXIT_CFG" width="32" offset="0xC0" description="">
        <bitfield id="MEM_BGAP_DUTY_CYCLING_EXIT_TIME" description="" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="CM_OSC_16M_CONFIG" width="32" offset="0xC4" description="">
        <bitfield id="MEM_CM_OSC_16M_TRIM" description="" begin="15" end="10" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_CM_OSC_16M_SPARE" description="" begin="9" end="4" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_CM_SLI_16M_TRIM" description="" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SOP_SENSE_VALUE" width="32" offset="0xC8" description="">
        <bitfield id="SOP_SENSE_VALUE" description="" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="HIB_RTC_TIMER_LSW_1P2" width="32" offset="0xCC" description="">
    </register>
    <register id="HIB_RTC_TIMER_MSW_1P2" width="32" offset="0xD0" description="">
        <bitfield id="HIB_RTC_TIMER_MSW" description="" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="BGAP_TRIM_OVERRIDES" width="32" offset="0xD4" description="">
    </register>
    <register id="EFUSE_READ_REG0" width="32" offset="0xD8" description="">
    </register>
    <register id="EFUSE_READ_REG1" width="32" offset="0xDC" description="">
    </register>
    <register id="POR_TEST_CTRL" width="32" offset="0xE0" description="">
    </register>
    <register id="HIB_TIMER_SYNC_CALIB_CFG0" width="32" offset="0xE4" description="">
        <bitfield id="MEM_CFG_CALIB_TIME" description="" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU1" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="HIB_TIMER_SYNC_CALIB_CFG1" width="32" offset="0xE8" description="">
        <bitfield id="FAST_CALIB_COUNT" description="" begin="19" end="0" width="20" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="HIB_TIMER_SYNC_CFG2" width="32" offset="0xEC" description="">
        <bitfield id="NU1" description="" begin="7" end="2" width="6" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="HIB_TIMER_SYNC_TSF_ADJ_VAL" width="32" offset="0xF0" description="">
    </register>
    <register id="HIB_TIMER_RTC_GTS_TIMESTAMP_LSW" width="32" offset="0xF4" description="">
    </register>
    <register id="HIB_TIMER_RTC_GTS_TIMESTAMP_MSW" width="32" offset="0xF8" description="">
        <bitfield id="RTC_GTS_TIMESTAMP_MSW" description="" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="HIB_TIMER_RTC_WUP_TIMESTAMP_LSW" width="32" offset="0xFC" description="">
    </register>
    <register id="HIB_TIMER_RTC_WUP_TIMESTAMP_MSW" width="32" offset="0x100" description="">
        <bitfield id="RTC_WUP_TIMESTAMP_MSW" description="" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="HIB_TIMER_SYNC_WAKE_OFFSET_ERR" width="32" offset="0x104" description="">
        <bitfield id="WUP_OFFSET_ERROR" description="" begin="11" end="0" width="12" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="HIB_TIMER_SYNC_TSF_CURR_VAL_LSW" width="32" offset="0x108" description="">
    </register>
    <register id="HIB_TIMER_SYNC_TSF_CURR_VAL_MSW" width="32" offset="0x10C" description="">
    </register>
    <register id="CM_SPARE" width="32" offset="0x110" description="">
        <bitfield id="CM_SPARE_OUT" description="" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_CM_TEST_CTRL" description="" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_CM_SPARE" description="" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="PORPOL_SPARE" width="32" offset="0x114" description="">
    </register>
    <register id="MEM_DIG_DCDC_CLK_CONFIG" width="32" offset="0x118" description="">
        <bitfield id="MEM_DIG_DCDC_CLK_PLLGEN_OFF_TIME" description="" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_DIG_DCDC_CLK_PLLGEN_ON_TIME" description="" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_ANA_DCDC_CLK_CONFIG" width="32" offset="0x11C" description="">
        <bitfield id="MEM_ANA_DCDC_CLK_PLLGEN_OFF_TIME" description="" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_ANA_DCDC_CLK_PLLGEN_ON_TIME" description="" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_FLASH_DCDC_CLK_CONFIG" width="32" offset="0x120" description="">
        <bitfield id="MEM_FLASH_DCDC_CLK_PLLGEN_OFF_TIME" description="" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_FLASH_DCDC_CLK_PLLGEN_ON_TIME" description="" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_PA_DCDC_CLK_CONFIG" width="32" offset="0x124" description="">
        <bitfield id="MEM_PA_DCDC_CLK_PLLGEN_OFF_TIME" description="" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_PA_DCDC_CLK_PLLGEN_ON_TIME" description="" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_SLDO_VNWA_OVERRIDE" width="32" offset="0x128" description="">
    </register>
    <register id="MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE" width="32" offset="0x12C" description="">
    </register>
    <register id="MEM_HIB_FSM_DEBUG" width="32" offset="0x130" description="">
        <bitfield id="SRAM_PS" description="" begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="ANA_DCDC_PS" description="" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="DIG_DCDC_PS" description="" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_SLDO_VNWA_SW_CTRL" width="32" offset="0x134" description="">
        <bitfield id="MEM_SLDO_VNWA_SW_CTRL" description="" begin="19" end="0" width="20" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_SLDO_WEAK_PROCESS" width="32" offset="0x138" description="">
    </register>
    <register id="MEM_PA_DCDC_OV_UV_STATUS" width="32" offset="0x13C" description="">
    </register>
    <register id="MEM_CM_TEST_MODE" width="32" offset="0x140" description="">
    </register>
</module>
