<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'counter_output', possible cause: There are uninitialized variables in the C design." projectName="axi_stream_counter_range" solutionName="solution1" date="2019-01-21T17:59:17.689-0500" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/ap_return -into $return_group -radix hex&#xD;&#xA;## set counter_output_group [add_wave_group counter_output(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/counter_output_TREADY -into $counter_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/counter_output_TVALID -into $counter_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/counter_output_TDATA -into $counter_output_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set count_range_group [add_wave_group count_range(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/count_range_TREADY -into $count_range_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/count_range_TVALID -into $count_range_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/count_range_TDATA -into $count_range_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AESL_inst_axi_stream_counter_range/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/LENGTH_count_range -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/LENGTH_counter_output -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/ap_return -into $tb_return_group -radix hex&#xD;&#xA;## set tb_counter_output_group [add_wave_group counter_output(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/counter_output_TREADY -into $tb_counter_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/counter_output_TVALID -into $tb_counter_output_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/counter_output_TDATA -into $tb_counter_output_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_count_range_group [add_wave_group count_range(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/count_range_TREADY -into $tb_count_range_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/count_range_TVALID -into $tb_count_range_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_axi_stream_counter_range_top/count_range_TDATA -into $tb_count_range_group -radix hex&#xD;&#xA;## save_wave_config axi_stream_counter_range.wcfg&#xD;&#xA;## run all&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 102175 ns  Iteration: 1  Process: /apatb_axi_stream_counter_range_top/generate_sim_done_proc  File: D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter_range/solution1/sim/vhdl/axi_stream_counter_range.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 102175 ns  Iteration: 1  Process: /apatb_axi_stream_counter_range_top/generate_sim_done_proc  File: D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter_range/solution1/sim/vhdl/axi_stream_counter_range.autotb.vhd&#xD;&#xA;$finish called at time : 102175 ns&#xD;&#xA;## quit" projectName="axi_stream_counter_range" solutionName="solution1" date="2019-01-21T17:59:16.472-0500" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup3/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_unsigned&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package ieee.std_logic_textio&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.axi_stream_counter_range [axi_stream_counter_range_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_count_range [aesl_axi_s_count_range_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_counter_output [aesl_axi_s_counter_output_defaul...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_axi_stream_counter_range_t...&#xD;&#xA;Built simulation snapshot axi_stream_counter_range&#xD;&#xA;&#xD;&#xA;****** Webtalk v2018.3 (64-bit)&#xD;&#xA;  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018&#xD;&#xA;  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018&#xD;&#xA;    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source D:/Github/Zynq7000/ZynqTraining/Session_06_Lab_01/HLS/axi_stream_counter_range/solution1/sim/vhdl/xsim.dir/axi_stream_counter_range/webtalk/xsim_webtalk.tcl -notrace" projectName="axi_stream_counter_range" solutionName="solution1" date="2019-01-21T17:59:08.829-0500" type="Warning"/>
        <logs message="WARNING: [COSIM 212-75] Fifo port 'counter_output' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.&#xD;&#xA;   Build using &quot;C:/xilinx/Vivado/2018.3/msys64/mingw64/bin/g++&quot;&#xD;&#xA;   Compiling axi_stream_counter_range_testbench.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling apatb_axi_stream_counter_range.cpp&#xD;&#xA;   Compiling axi_stream_counter_range.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Generating cosim.tv.exe" projectName="axi_stream_counter_range" solutionName="solution1" date="2019-01-21T17:58:59.895-0500" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
