###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6829   # Number of WRITE/WRITEP commands
num_reads_done                 =       261310   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       211224   # Number of read row buffer hits
num_read_cmds                  =       261310   # Number of READ/READP commands
num_writes_done                =         6835   # Number of read requests issued
num_write_row_hits             =         5228   # Number of write row buffer hits
num_act_cmds                   =        51784   # Number of ACT commands
num_pre_cmds                   =        51759   # Number of PRE commands
num_ondemand_pres              =        35202   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8732112   # Cyles of rank active rank.0
rank_active_cycles.1           =      8301713   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1267888   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1698287   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       241811   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1414   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          426   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          526   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1074   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2196   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6430   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          742   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           44   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           32   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13450   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =           13   # Write cmd latency (cycles)
write_latency[60-79]           =           55   # Write cmd latency (cycles)
write_latency[80-99]           =           76   # Write cmd latency (cycles)
write_latency[100-119]         =           88   # Write cmd latency (cycles)
write_latency[120-139]         =          114   # Write cmd latency (cycles)
write_latency[140-159]         =          153   # Write cmd latency (cycles)
write_latency[160-179]         =          163   # Write cmd latency (cycles)
write_latency[180-199]         =          176   # Write cmd latency (cycles)
write_latency[200-]            =         5987   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       135088   # Read request latency (cycles)
read_latency[40-59]            =        36936   # Read request latency (cycles)
read_latency[60-79]            =        32703   # Read request latency (cycles)
read_latency[80-99]            =         6574   # Read request latency (cycles)
read_latency[100-119]          =         6857   # Read request latency (cycles)
read_latency[120-139]          =         5393   # Read request latency (cycles)
read_latency[140-159]          =         2702   # Read request latency (cycles)
read_latency[160-179]          =         2244   # Read request latency (cycles)
read_latency[180-199]          =         2115   # Read request latency (cycles)
read_latency[200-]             =        30698   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.40904e+07   # Write energy
read_energy                    =   1.0536e+09   # Read energy
act_energy                     =  1.41681e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.08586e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  8.15178e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.44884e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.18027e+09   # Active standby energy rank.1
average_read_latency           =      101.927   # Average read request latency (cycles)
average_interarrival           =      37.2912   # Average request interarrival latency (cycles)
total_energy                   =  1.39869e+10   # Total energy (pJ)
average_power                  =      1398.69   # Average power (mW)
average_bandwidth              =      2.28817   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6852   # Number of WRITE/WRITEP commands
num_reads_done                 =       270389   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       225338   # Number of read row buffer hits
num_read_cmds                  =       270388   # Number of READ/READP commands
num_writes_done                =         6852   # Number of read requests issued
num_write_row_hits             =         5193   # Number of write row buffer hits
num_act_cmds                   =        46805   # Number of ACT commands
num_pre_cmds                   =        46780   # Number of PRE commands
num_ondemand_pres              =        29403   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8472112   # Cyles of rank active rank.0
rank_active_cycles.1           =      8415563   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1527888   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1584437   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       250829   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1393   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          431   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          492   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1083   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2326   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6382   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          768   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           48   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           44   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13445   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =           17   # Write cmd latency (cycles)
write_latency[60-79]           =           29   # Write cmd latency (cycles)
write_latency[80-99]           =           96   # Write cmd latency (cycles)
write_latency[100-119]         =          105   # Write cmd latency (cycles)
write_latency[120-139]         =          119   # Write cmd latency (cycles)
write_latency[140-159]         =          171   # Write cmd latency (cycles)
write_latency[160-179]         =          195   # Write cmd latency (cycles)
write_latency[180-199]         =          198   # Write cmd latency (cycles)
write_latency[200-]            =         5916   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       141474   # Read request latency (cycles)
read_latency[40-59]            =        41591   # Read request latency (cycles)
read_latency[60-79]            =        30003   # Read request latency (cycles)
read_latency[80-99]            =         6923   # Read request latency (cycles)
read_latency[100-119]          =         6551   # Read request latency (cycles)
read_latency[120-139]          =         5036   # Read request latency (cycles)
read_latency[140-159]          =         2763   # Read request latency (cycles)
read_latency[160-179]          =         2260   # Read request latency (cycles)
read_latency[180-199]          =         1965   # Read request latency (cycles)
read_latency[200-]             =        31822   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.42052e+07   # Write energy
read_energy                    =   1.0902e+09   # Read energy
act_energy                     =  1.28058e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  7.33386e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   7.6053e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.2866e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.25131e+09   # Active standby energy rank.1
average_read_latency           =      100.368   # Average read request latency (cycles)
average_interarrival           =      36.0677   # Average request interarrival latency (cycles)
total_energy                   =  1.39889e+10   # Total energy (pJ)
average_power                  =      1398.89   # Average power (mW)
average_bandwidth              =      2.36579   # Average bandwidth
