{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617994598925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617994598925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 15:56:38 2021 " "Processing started: Fri Apr 09 15:56:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617994598925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617994598925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617994598925 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1617994599725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaand.v 1 1 " "Found 1 design units, including 1 entities, in source file portaand.v" { { "Info" "ISGN_ENTITY_NAME" "1 portaAND " "Found entity 1: portaAND" {  } { { "portaAND.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/portaAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controleunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controleUnit " "Found entity 1: controleUnit" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulacontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ulacontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulaControl " "Found entity 1: ulaControl" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ulaControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600148 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registradores.v(20) " "Verilog HDL information at registradores.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "registradores.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/registradores.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1617994600152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "pc.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_dados " "Found entity 1: memoria_dados" {  } { { "memoria_dados.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600170 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memoria.v(24) " "Verilog HDL information at memoria.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "memoria.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1617994600174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dados.v(16) " "Verilog HDL information at dados.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "dados.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/dados.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1617994600214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dados.v 1 1 " "Found 1 design units, including 1 entities, in source file dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 dados " "Found entity 1: dados" {  } { { "dados.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_processador.v 1 1 " "Found 1 design units, including 1 entities, in source file test_processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_processador " "Found entity 1: test_processador" {  } { { "test_processador.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/test_processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617994600222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617994600222 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regi2 processador.v(20) " "Verilog HDL Implicit Net warning at processador.v(20): created implicit net for \"regi2\"" {  } { { "processador.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617994600222 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock processador.v(20) " "Verilog HDL Implicit Net warning at processador.v(20): created implicit net for \"clock\"" {  } { { "processador.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617994600222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617994600296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:pc\"" {  } { { "processador.v" "pc" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617994600347 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Program Counter pc.v(7) " "Verilog HDL Display System Task info at pc.v(7): Program Counter" {  } { { "pc.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/pc.v" 7 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617994600369 "|processador|programCounter:pc"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "pc.v(8) " "Verilog HDL warning at pc.v(8): ignoring unsupported system task" {  } { { "pc.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/pc.v" 8 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994600369 "|processador|programCounter:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:somador1 " "Elaborating entity \"adder\" for hierarchy \"adder:somador1\"" {  } { { "processador.v" "somador1" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617994600371 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testando ADDER... adder.v(6) " "Verilog HDL Display System Task info at adder.v(6): Testando ADDER..." {  } { { "adder.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/adder.v" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617994600398 "|processador|adder:somador1"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "adder.v(7) " "Verilog HDL warning at adder.v(7): ignoring unsupported system task" {  } { { "adder.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/adder.v" 7 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994600398 "|processador|adder:somador1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:memo " "Elaborating entity \"memoria\" for hierarchy \"memoria:memo\"" {  } { { "processador.v" "memo" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617994600401 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testando MEMORIA ... memoria.v(11) " "Verilog HDL Display System Task info at memoria.v(11): Testando MEMORIA ..." {  } { { "memoria.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria.v" 11 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617994600450 "|processador|memoria:memo"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memoria.v(12) " "Verilog HDL warning at memoria.v(12): ignoring unsupported system task" {  } { { "memoria.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria.v" 12 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994600450 "|processador|memoria:memo"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Lendo o banco de memoria... memoria.v(19) " "Verilog HDL Display System Task info at memoria.v(19): Lendo o banco de memoria..." {  } { { "memoria.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617994600450 "|processador|memoria:memo"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 29 memoria.v(22) " "Verilog HDL warning at memoria.v(22): number of words (22) in memory file does not match the number of elements in the address range \[0:29\]" {  } { { "memoria.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1617994600450 "|processador|memoria:memo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memo.data_a 0 memoria.v(5) " "Net \"Memo.data_a\" at memoria.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memoria.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617994600450 "|processador|memoria:memo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memo.waddr_a 0 memoria.v(5) " "Net \"Memo.waddr_a\" at memoria.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memoria.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617994600450 "|processador|memoria:memo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memo.we_a 0 memoria.v(5) " "Net \"Memo.we_a\" at memoria.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memoria.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1617994600451 "|processador|memoria:memo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleUnit controleUnit:control " "Elaborating entity \"controleUnit\" for hierarchy \"controleUnit:control\"" {  } { { "processador.v" "control" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617994600453 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testando CONTROLE ... controleUnit.v(8) " "Verilog HDL Display System Task info at controleUnit.v(8): Testando CONTROLE ..." {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 8 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617994600490 "|processador|controleUnit:control"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "controleUnit.v(9) " "Verilog HDL warning at controleUnit.v(9): ignoring unsupported system task" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 9 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994600490 "|processador|controleUnit:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "escritaPC controleUnit.v(47) " "Verilog HDL Always Construct warning at controleUnit.v(47): variable \"escritaPC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1617994600490 "|processador|controleUnit:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controleUnit.v(51) " "Verilog HDL Case Statement warning at controleUnit.v(51): incomplete case statement has no default case item" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 51 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1617994600490 "|processador|controleUnit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "escrita controleUnit.v(31) " "Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable \"escrita\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617994600491 "|processador|controleUnit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaFonte controleUnit.v(31) " "Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable \"ulaFonte\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617994600491 "|processador|controleUnit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaOP controleUnit.v(31) " "Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable \"ulaOP\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617994600491 "|processador|controleUnit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pula controleUnit.v(31) " "Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable \"pula\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617994600491 "|processador|controleUnit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regFonte controleUnit.v(31) " "Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable \"regFonte\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617994600491 "|processador|controleUnit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comparador controleUnit.v(31) " "Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable \"comparador\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617994600491 "|processador|controleUnit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lerMemo controleUnit.v(31) " "Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable \"lerMemo\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617994600491 "|processador|controleUnit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "escreveMemo controleUnit.v(31) " "Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable \"escreveMemo\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617994600491 "|processador|controleUnit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "escritaPC controleUnit.v(31) " "Verilog HDL Always Construct warning at controleUnit.v(31): inferring latch(es) for variable \"escritaPC\", which holds its previous value in one or more paths through the always construct" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617994600491 "|processador|controleUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escritaPC controleUnit.v(45) " "Inferred latch for \"escritaPC\" at controleUnit.v(45)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994600491 "|processador|controleUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escreveMemo controleUnit.v(45) " "Inferred latch for \"escreveMemo\" at controleUnit.v(45)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994600492 "|processador|controleUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lerMemo controleUnit.v(45) " "Inferred latch for \"lerMemo\" at controleUnit.v(45)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994600492 "|processador|controleUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comparador controleUnit.v(45) " "Inferred latch for \"comparador\" at controleUnit.v(45)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994600492 "|processador|controleUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regFonte controleUnit.v(45) " "Inferred latch for \"regFonte\" at controleUnit.v(45)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994600492 "|processador|controleUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pula controleUnit.v(45) " "Inferred latch for \"pula\" at controleUnit.v(45)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994600492 "|processador|controleUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaOP controleUnit.v(45) " "Inferred latch for \"ulaOP\" at controleUnit.v(45)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994600492 "|processador|controleUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaFonte controleUnit.v(45) " "Inferred latch for \"ulaFonte\" at controleUnit.v(45)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994600492 "|processador|controleUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrita controleUnit.v(45) " "Inferred latch for \"escrita\" at controleUnit.v(45)" {  } { { "controleUnit.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/controleUnit.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994600492 "|processador|controleUnit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:registr " "Elaborating entity \"registradores\" for hierarchy \"registradores:registr\"" {  } { { "processador.v" "registr" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617994600497 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra registradores.v(6) " "Verilog HDL or VHDL warning at registradores.v(6): object \"ra\" assigned a value but never read" {  } { { "registradores.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/registradores.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1617994600559 "|processador|registradores:comb_3"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Lendo o banco de registradores... registradores.v(12) " "Verilog HDL Display System Task info at registradores.v(12): Lendo o banco de registradores..." {  } { { "registradores.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/registradores.v" 12 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617994600560 "|processador|registradores:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 registradores.v(13) " "Verilog HDL assignment warning at registradores.v(13): truncated value with size 32 to match size of target (8)" {  } { { "registradores.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/registradores.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617994600560 "|processador|registradores:comb_3"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "registradores.v(14) " "Verilog HDL warning at registradores.v(14): ignoring unsupported system task" {  } { { "registradores.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/registradores.v" 14 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994600560 "|processador|registradores:comb_3"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "registradores.v(35) " "Verilog HDL warning at registradores.v(35): ignoring unsupported system task" {  } { { "registradores.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/registradores.v" 35 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994600560 "|processador|registradores:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor extensor:extend " "Elaborating entity \"extensor\" for hierarchy \"extensor:extend\"" {  } { { "processador.v" "extend" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617994600564 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testando extensor de sinal... extensor.v(6) " "Verilog HDL Display System Task info at extensor.v(6): Testando extensor de sinal..." {  } { { "extensor.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/extensor.v" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617994600589 "|processador|extensor:extend"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "extensor.v(7) " "Verilog HDL warning at extensor.v(7): ignoring unsupported system task" {  } { { "extensor.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/extensor.v" 7 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994600589 "|processador|extensor:extend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:mux_regi " "Elaborating entity \"mux21\" for hierarchy \"mux21:mux_regi\"" {  } { { "processador.v" "mux_regi" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617994600596 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testando MUX... mux21.v(8) " "Verilog HDL Display System Task info at mux21.v(8): Testando MUX..." {  } { { "mux21.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/mux21.v" 8 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617994600874 "|processador|mux21:mux_regi"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mux21.v(9) " "Verilog HDL warning at mux21.v(9): ignoring unsupported system task" {  } { { "mux21.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/mux21.v" 9 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994600874 "|processador|mux21:mux_regi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaControl ulaControl:ULAcontrol " "Elaborating entity \"ulaControl\" for hierarchy \"ulaControl:ULAcontrol\"" {  } { { "processador.v" "ULAcontrol" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617994600877 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testando CONTROLE ULA... ulaControl.v(9) " "Verilog HDL Display System Task info at ulaControl.v(9): Testando CONTROLE ULA..." {  } { { "ulaControl.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ulaControl.v" 9 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617994601140 "|processador|ulaControl:ULAcontrol"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ulaControl.v(10) " "Verilog HDL warning at ulaControl.v(10): ignoring unsupported system task" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ulaControl.v" 10 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994601140 "|processador|ulaControl:ULAcontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCtl ulaControl.v(17) " "Verilog HDL Always Construct warning at ulaControl.v(17): inferring latch(es) for variable \"ALUCtl\", which holds its previous value in one or more paths through the always construct" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ulaControl.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1617994601140 "|processador|ulaControl:ULAcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtl\[0\] ulaControl.v(17) " "Inferred latch for \"ALUCtl\[0\]\" at ulaControl.v(17)" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ulaControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994601140 "|processador|ulaControl:ULAcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtl\[1\] ulaControl.v(17) " "Inferred latch for \"ALUCtl\[1\]\" at ulaControl.v(17)" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ulaControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994601140 "|processador|ulaControl:ULAcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtl\[2\] ulaControl.v(17) " "Inferred latch for \"ALUCtl\[2\]\" at ulaControl.v(17)" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ulaControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994601140 "|processador|ulaControl:ULAcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtl\[3\] ulaControl.v(17) " "Inferred latch for \"ALUCtl\[3\]\" at ulaControl.v(17)" {  } { { "ulaControl.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ulaControl.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617994601140 "|processador|ulaControl:ULAcontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ulita " "Elaborating entity \"ula\" for hierarchy \"ula:ulita\"" {  } { { "processador.v" "ulita" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617994601143 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testando ULA... ula.v(10) " "Verilog HDL Display System Task info at ula.v(10): Testando ULA..." {  } { { "ula.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ula.v" 10 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617994601193 "|processador|ula:ulita"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ula.v(11) " "Verilog HDL warning at ula.v(11): ignoring unsupported system task" {  } { { "ula.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ula.v" 11 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994601194 "|processador|ula:ulita"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula.v(20) " "Verilog HDL assignment warning at ula.v(20): truncated value with size 32 to match size of target (9)" {  } { { "ula.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ula.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617994601194 "|processador|ula:ulita"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ula.v(22) " "Verilog HDL assignment warning at ula.v(22): truncated value with size 32 to match size of target (9)" {  } { { "ula.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/ula.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1617994601194 "|processador|ula:ulita"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_dados memoria_dados:memoData " "Elaborating entity \"memoria_dados\" for hierarchy \"memoria_dados:memoData\"" {  } { { "processador.v" "memoData" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617994601196 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testando MEMORIA ... memoria_dados.v(9) " "Verilog HDL Display System Task info at memoria_dados.v(9): Testando MEMORIA ..." {  } { { "memoria_dados.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria_dados.v" 9 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617994601233 "|processador|memoria_dados:memoData"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memoria_dados.v(10) " "Verilog HDL warning at memoria_dados.v(10): ignoring unsupported system task" {  } { { "memoria_dados.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria_dados.v" 10 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994601234 "|processador|memoria_dados:memoData"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 23 memoria_dados.v(20) " "Verilog HDL warning at memoria_dados.v(20): number of words (22) in memory file does not match the number of elements in the address range \[0:23\]" {  } { { "memoria_dados.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria_dados.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1617994601234 "|processador|memoria_dados:memoData"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Memo memoria_dados.v(17) " "Verilog HDL warning at memoria_dados.v(17): initial value for variable Memo should be constant" {  } { { "memoria_dados.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria_dados.v" 17 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1617994601234 "|processador|memoria_dados:memoData"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memoria_dados.v(27) " "Verilog HDL warning at memoria_dados.v(27): ignoring unsupported system task" {  } { { "memoria_dados.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/memoria_dados.v" 27 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994601234 "|processador|memoria_dados:memoData"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaAND portaAND:door_and " "Elaborating entity \"portaAND\" for hierarchy \"portaAND:door_and\"" {  } { { "processador.v" "door_and" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617994601238 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testando porta ... portaAND.v(6) " "Verilog HDL Display System Task info at portaAND.v(6): Testando porta ..." {  } { { "portaAND.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/portaAND.v" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1617994601259 "|processador|portaAND:door_and"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "portaAND.v(7) " "Verilog HDL warning at portaAND.v(7): ignoring unsupported system task" {  } { { "portaAND.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/portaAND.v" 7 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1617994601260 "|processador|portaAND:door_and"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[7\] " "Net \"out_controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601382 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[6\] " "Net \"out_controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601382 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[5\] " "Net \"out_controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601382 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[4\] " "Net \"out_controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601382 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601382 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[7\] " "Net \"out_controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[6\] " "Net \"out_controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[5\] " "Net \"out_controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[4\] " "Net \"out_controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601383 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601383 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[7\] " "Net \"controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[6\] " "Net \"controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[5\] " "Net \"controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[4\] " "Net \"controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[3\] " "Net \"controle\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[2\] " "Net \"controle\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[1\] " "Net \"controle\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[0\] " "Net \"controle\[0\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[0\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[7\] " "Net \"out_controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[6\] " "Net \"out_controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[5\] " "Net \"out_controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[4\] " "Net \"out_controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[7\] " "Net \"controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[6\] " "Net \"controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[5\] " "Net \"controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[4\] " "Net \"controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[3\] " "Net \"controle\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[2\] " "Net \"controle\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[1\] " "Net \"controle\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[0\] " "Net \"controle\[0\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[0\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[7\] " "Net \"out_controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[6\] " "Net \"out_controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[5\] " "Net \"out_controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[4\] " "Net \"out_controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601387 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[7\] " "Net \"controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[6\] " "Net \"controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[5\] " "Net \"controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[4\] " "Net \"controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[3\] " "Net \"controle\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[2\] " "Net \"controle\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[1\] " "Net \"controle\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[0\] " "Net \"controle\[0\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[0\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[7\] " "Net \"out_controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[6\] " "Net \"out_controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[5\] " "Net \"out_controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[4\] " "Net \"out_controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[7\] " "Net \"escrita_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[6\] " "Net \"escrita_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[5\] " "Net \"escrita_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[4\] " "Net \"escrita_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[3\] " "Net \"escrita_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[2\] " "Net \"escrita_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[1\] " "Net \"escrita_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[7\] " "Net \"ulaFonte_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[6\] " "Net \"ulaFonte_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[5\] " "Net \"ulaFonte_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[4\] " "Net \"ulaFonte_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[3\] " "Net \"ulaFonte_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[2\] " "Net \"ulaFonte_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[1\] " "Net \"ulaFonte_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[7\] " "Net \"ulaOP_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[6\] " "Net \"ulaOP_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[5\] " "Net \"ulaOP_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[4\] " "Net \"ulaOP_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[3\] " "Net \"ulaOP_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[2\] " "Net \"ulaOP_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[1\] " "Net \"ulaOP_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[7\] " "Net \"pula_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[6\] " "Net \"pula_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[5\] " "Net \"pula_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[4\] " "Net \"pula_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[3\] " "Net \"pula_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[2\] " "Net \"pula_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[1\] " "Net \"pula_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[7\] " "Net \"regFonte_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[6\] " "Net \"regFonte_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[5\] " "Net \"regFonte_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[4\] " "Net \"regFonte_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[3\] " "Net \"regFonte_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[2\] " "Net \"regFonte_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[1\] " "Net \"regFonte_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[7\] " "Net \"comparador_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[6\] " "Net \"comparador_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[5\] " "Net \"comparador_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[4\] " "Net \"comparador_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[3\] " "Net \"comparador_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[2\] " "Net \"comparador_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[1\] " "Net \"comparador_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[7\] " "Net \"lerMemo_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[6\] " "Net \"lerMemo_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[5\] " "Net \"lerMemo_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[4\] " "Net \"lerMemo_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[3\] " "Net \"lerMemo_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[2\] " "Net \"lerMemo_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[1\] " "Net \"lerMemo_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[7\] " "Net \"escreveMemo_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[6\] " "Net \"escreveMemo_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[5\] " "Net \"escreveMemo_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[4\] " "Net \"escreveMemo_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[3\] " "Net \"escreveMemo_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[2\] " "Net \"escreveMemo_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[1\] " "Net \"escreveMemo_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601392 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[7\] " "Net \"controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[6\] " "Net \"controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[5\] " "Net \"controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[4\] " "Net \"controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[3\] " "Net \"controle\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[2\] " "Net \"controle\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[1\] " "Net \"controle\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[0\] " "Net \"controle\[0\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[0\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[7\] " "Net \"out_controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[6\] " "Net \"out_controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[5\] " "Net \"out_controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[4\] " "Net \"out_controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[7\] " "Net \"escrita_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[6\] " "Net \"escrita_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[5\] " "Net \"escrita_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[4\] " "Net \"escrita_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[3\] " "Net \"escrita_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[2\] " "Net \"escrita_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[1\] " "Net \"escrita_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[7\] " "Net \"ulaFonte_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[6\] " "Net \"ulaFonte_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[5\] " "Net \"ulaFonte_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[4\] " "Net \"ulaFonte_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[3\] " "Net \"ulaFonte_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[2\] " "Net \"ulaFonte_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[1\] " "Net \"ulaFonte_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[7\] " "Net \"ulaOP_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[6\] " "Net \"ulaOP_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[5\] " "Net \"ulaOP_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[4\] " "Net \"ulaOP_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[3\] " "Net \"ulaOP_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[2\] " "Net \"ulaOP_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[1\] " "Net \"ulaOP_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[7\] " "Net \"pula_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[6\] " "Net \"pula_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[5\] " "Net \"pula_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[4\] " "Net \"pula_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[3\] " "Net \"pula_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[2\] " "Net \"pula_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[1\] " "Net \"pula_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[7\] " "Net \"regFonte_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[6\] " "Net \"regFonte_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[5\] " "Net \"regFonte_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[4\] " "Net \"regFonte_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[3\] " "Net \"regFonte_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[2\] " "Net \"regFonte_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[1\] " "Net \"regFonte_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[7\] " "Net \"comparador_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[6\] " "Net \"comparador_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[5\] " "Net \"comparador_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[4\] " "Net \"comparador_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[3\] " "Net \"comparador_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[2\] " "Net \"comparador_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[1\] " "Net \"comparador_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[7\] " "Net \"lerMemo_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[6\] " "Net \"lerMemo_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[5\] " "Net \"lerMemo_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[4\] " "Net \"lerMemo_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[3\] " "Net \"lerMemo_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[2\] " "Net \"lerMemo_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[1\] " "Net \"lerMemo_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[7\] " "Net \"escreveMemo_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[6\] " "Net \"escreveMemo_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[5\] " "Net \"escreveMemo_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[4\] " "Net \"escreveMemo_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[3\] " "Net \"escreveMemo_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[2\] " "Net \"escreveMemo_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[1\] " "Net \"escreveMemo_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601421 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[7\] " "Net \"controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[6\] " "Net \"controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[5\] " "Net \"controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[4\] " "Net \"controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[3\] " "Net \"controle\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[2\] " "Net \"controle\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[1\] " "Net \"controle\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[0\] " "Net \"controle\[0\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[0\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[7\] " "Net \"out_controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[6\] " "Net \"out_controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[5\] " "Net \"out_controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[4\] " "Net \"out_controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[7\] " "Net \"escrita_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[6\] " "Net \"escrita_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[5\] " "Net \"escrita_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[4\] " "Net \"escrita_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[3\] " "Net \"escrita_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[2\] " "Net \"escrita_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[1\] " "Net \"escrita_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[7\] " "Net \"ulaFonte_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[6\] " "Net \"ulaFonte_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[5\] " "Net \"ulaFonte_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[4\] " "Net \"ulaFonte_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[3\] " "Net \"ulaFonte_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[2\] " "Net \"ulaFonte_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[1\] " "Net \"ulaFonte_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[7\] " "Net \"ulaOP_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[6\] " "Net \"ulaOP_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[5\] " "Net \"ulaOP_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[4\] " "Net \"ulaOP_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[3\] " "Net \"ulaOP_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[2\] " "Net \"ulaOP_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[1\] " "Net \"ulaOP_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[7\] " "Net \"pula_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[6\] " "Net \"pula_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[5\] " "Net \"pula_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[4\] " "Net \"pula_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[3\] " "Net \"pula_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[2\] " "Net \"pula_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[1\] " "Net \"pula_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[7\] " "Net \"regFonte_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[6\] " "Net \"regFonte_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[5\] " "Net \"regFonte_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[4\] " "Net \"regFonte_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[3\] " "Net \"regFonte_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[2\] " "Net \"regFonte_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[1\] " "Net \"regFonte_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[7\] " "Net \"comparador_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[6\] " "Net \"comparador_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[5\] " "Net \"comparador_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[4\] " "Net \"comparador_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[3\] " "Net \"comparador_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[2\] " "Net \"comparador_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[1\] " "Net \"comparador_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[7\] " "Net \"lerMemo_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[6\] " "Net \"lerMemo_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[5\] " "Net \"lerMemo_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[4\] " "Net \"lerMemo_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[3\] " "Net \"lerMemo_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[2\] " "Net \"lerMemo_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[1\] " "Net \"lerMemo_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[7\] " "Net \"escreveMemo_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[6\] " "Net \"escreveMemo_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[5\] " "Net \"escreveMemo_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[4\] " "Net \"escreveMemo_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[3\] " "Net \"escreveMemo_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[2\] " "Net \"escreveMemo_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[1\] " "Net \"escreveMemo_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601435 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[7\] " "Net \"controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[6\] " "Net \"controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[5\] " "Net \"controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[4\] " "Net \"controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[3\] " "Net \"controle\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[2\] " "Net \"controle\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[1\] " "Net \"controle\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controle\[0\] " "Net \"controle\[0\]\" is missing source, defaulting to GND" {  } { { "processador.v" "controle\[0\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[7\] " "Net \"out_controle\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[6\] " "Net \"out_controle\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[5\] " "Net \"out_controle\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_controle\[4\] " "Net \"out_controle\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "out_controle\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[7\] " "Net \"escrita_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[6\] " "Net \"escrita_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[5\] " "Net \"escrita_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[4\] " "Net \"escrita_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[3\] " "Net \"escrita_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[2\] " "Net \"escrita_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escrita_sinal\[1\] " "Net \"escrita_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escrita_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escritaPC_sinal\[7\] " "Net \"escritaPC_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escritaPC_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escritaPC_sinal\[6\] " "Net \"escritaPC_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escritaPC_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escritaPC_sinal\[5\] " "Net \"escritaPC_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escritaPC_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escritaPC_sinal\[4\] " "Net \"escritaPC_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escritaPC_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escritaPC_sinal\[3\] " "Net \"escritaPC_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escritaPC_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escritaPC_sinal\[2\] " "Net \"escritaPC_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escritaPC_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escritaPC_sinal\[1\] " "Net \"escritaPC_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escritaPC_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[7\] " "Net \"ulaFonte_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[6\] " "Net \"ulaFonte_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[5\] " "Net \"ulaFonte_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[4\] " "Net \"ulaFonte_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[3\] " "Net \"ulaFonte_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[2\] " "Net \"ulaFonte_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaFonte_sinal\[1\] " "Net \"ulaFonte_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaFonte_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[7\] " "Net \"ulaOP_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[6\] " "Net \"ulaOP_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[5\] " "Net \"ulaOP_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[4\] " "Net \"ulaOP_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[3\] " "Net \"ulaOP_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[2\] " "Net \"ulaOP_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ulaOP_sinal\[1\] " "Net \"ulaOP_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "ulaOP_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[7\] " "Net \"pula_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[6\] " "Net \"pula_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[5\] " "Net \"pula_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[4\] " "Net \"pula_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[3\] " "Net \"pula_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[2\] " "Net \"pula_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pula_sinal\[1\] " "Net \"pula_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "pula_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[7\] " "Net \"regFonte_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[6\] " "Net \"regFonte_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[5\] " "Net \"regFonte_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[4\] " "Net \"regFonte_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[3\] " "Net \"regFonte_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[2\] " "Net \"regFonte_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "regFonte_sinal\[1\] " "Net \"regFonte_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "regFonte_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[7\] " "Net \"comparador_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[6\] " "Net \"comparador_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[5\] " "Net \"comparador_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[4\] " "Net \"comparador_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[3\] " "Net \"comparador_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[2\] " "Net \"comparador_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "comparador_sinal\[1\] " "Net \"comparador_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "comparador_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[7\] " "Net \"lerMemo_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[6\] " "Net \"lerMemo_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[5\] " "Net \"lerMemo_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[4\] " "Net \"lerMemo_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[3\] " "Net \"lerMemo_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[2\] " "Net \"lerMemo_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lerMemo_sinal\[1\] " "Net \"lerMemo_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "lerMemo_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[7\] " "Net \"escreveMemo_sinal\[7\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[7\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[6\] " "Net \"escreveMemo_sinal\[6\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[6\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[5\] " "Net \"escreveMemo_sinal\[5\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[5\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[4\] " "Net \"escreveMemo_sinal\[4\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[4\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[3\] " "Net \"escreveMemo_sinal\[3\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[3\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[2\] " "Net \"escreveMemo_sinal\[2\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[2\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "escreveMemo_sinal\[1\] " "Net \"escreveMemo_sinal\[1\]\" is missing source, defaulting to GND" {  } { { "processador.v" "escreveMemo_sinal\[1\]" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1617994601446 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1617994602012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/output_files/processador.map.smsg " "Generated suppressed messages file C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/output_files/processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1617994602262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617994602471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617994602471 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "processador.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617994602524 "|processador|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processador.v" "" { Text "C:/marinaSD/Aula-10-Lab-AOC1_marina-bernardes-diniz/nRisc/processador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617994602524 "|processador|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1617994602524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617994602527 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617994602527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617994602527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 361 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 361 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617994602589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 15:56:42 2021 " "Processing ended: Fri Apr 09 15:56:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617994602589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617994602589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617994602589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617994602589 ""}
