Analysis & Synthesis Status : Successful - Sat Apr 27 12:07:27 2013
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : Project
Top-level Entity Name : Set
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 39
    Dedicated logic registers : 72
Total registers : 72
Total pins : 101
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
