Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 25 16:33:23 2022
| Host         : LAPTOP-IP0GL19C running 64-bit major release  (build 9200)
| Command      : report_methodology -file shift_led_methodology_drc_routed.rpt -pb shift_led_methodology_drc_routed.pb -rpx shift_led_methodology_drc_routed.rpx
| Design       : shift_led
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 5          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk
Related violations: <none>


