// Seed: 824055420
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2
);
  logic id_4;
endmodule
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    input  wand  module_1,
    input  tri0  id_3,
    input  wor   id_4,
    output uwire id_5
);
  assign id_0 = 1 > id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd22,
    parameter id_2 = 32'd71
) (
    input uwire   _id_0,
    input supply0 id_1,
    input uwire   _id_2
);
  logic [id_0 : id_2] id_4 = 1;
  wire id_5;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
