Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun 17 22:38:39 2021
| Host         : LAPTOP-ONAOKO7P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.111        0.000                      0                  310        0.124        0.000                      0                  310        3.000        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        5.111        0.000                      0                  310        0.124        0.000                      0                  310        4.020        0.000                       0                   148  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/u2/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.828ns (19.065%)  route 3.515ns (80.935%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.537    -0.930    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.474 f  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/Q
                         net (fo=2, routed)           1.134     0.660    design_1_i/uart_loopback_0/inst/u2/counter[19]
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.124     0.784 r  design_1_i/uart_loopback_0/inst/u2/f_i_5/O
                         net (fo=1, routed)           0.961     1.745    design_1_i/uart_loopback_0/inst/u2/f_i_5_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124     1.869 r  design_1_i/uart_loopback_0/inst/u2/f_i_2/O
                         net (fo=3, routed)           0.713     2.582    design_1_i/uart_loopback_0/inst/u2/f_i_2_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124     2.706 r  design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1/O
                         net (fo=32, routed)          0.707     3.413    design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1_n_0
    SLICE_X33Y74         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.415     8.463    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y74         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[1]/C
                         clock pessimism              0.564     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X33Y74         FDRE (Setup_fdre_C_R)       -0.429     8.524    design_1_i/uart_loopback_0/inst/u2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/u2/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.828ns (19.065%)  route 3.515ns (80.935%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.537    -0.930    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.474 f  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/Q
                         net (fo=2, routed)           1.134     0.660    design_1_i/uart_loopback_0/inst/u2/counter[19]
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.124     0.784 r  design_1_i/uart_loopback_0/inst/u2/f_i_5/O
                         net (fo=1, routed)           0.961     1.745    design_1_i/uart_loopback_0/inst/u2/f_i_5_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124     1.869 r  design_1_i/uart_loopback_0/inst/u2/f_i_2/O
                         net (fo=3, routed)           0.713     2.582    design_1_i/uart_loopback_0/inst/u2/f_i_2_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124     2.706 r  design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1/O
                         net (fo=32, routed)          0.707     3.413    design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1_n_0
    SLICE_X33Y74         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.415     8.463    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y74         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[2]/C
                         clock pessimism              0.564     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X33Y74         FDRE (Setup_fdre_C_R)       -0.429     8.524    design_1_i/uart_loopback_0/inst/u2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/u2/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.828ns (19.065%)  route 3.515ns (80.935%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.537    -0.930    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.474 f  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/Q
                         net (fo=2, routed)           1.134     0.660    design_1_i/uart_loopback_0/inst/u2/counter[19]
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.124     0.784 r  design_1_i/uart_loopback_0/inst/u2/f_i_5/O
                         net (fo=1, routed)           0.961     1.745    design_1_i/uart_loopback_0/inst/u2/f_i_5_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124     1.869 r  design_1_i/uart_loopback_0/inst/u2/f_i_2/O
                         net (fo=3, routed)           0.713     2.582    design_1_i/uart_loopback_0/inst/u2/f_i_2_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124     2.706 r  design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1/O
                         net (fo=32, routed)          0.707     3.413    design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1_n_0
    SLICE_X33Y74         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.415     8.463    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y74         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[3]/C
                         clock pessimism              0.564     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X33Y74         FDRE (Setup_fdre_C_R)       -0.429     8.524    design_1_i/uart_loopback_0/inst/u2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/u2/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.828ns (19.065%)  route 3.515ns (80.935%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.537    -0.930    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.474 f  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/Q
                         net (fo=2, routed)           1.134     0.660    design_1_i/uart_loopback_0/inst/u2/counter[19]
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.124     0.784 r  design_1_i/uart_loopback_0/inst/u2/f_i_5/O
                         net (fo=1, routed)           0.961     1.745    design_1_i/uart_loopback_0/inst/u2/f_i_5_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124     1.869 r  design_1_i/uart_loopback_0/inst/u2/f_i_2/O
                         net (fo=3, routed)           0.713     2.582    design_1_i/uart_loopback_0/inst/u2/f_i_2_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124     2.706 r  design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1/O
                         net (fo=32, routed)          0.707     3.413    design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1_n_0
    SLICE_X33Y74         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.415     8.463    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y74         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[4]/C
                         clock pessimism              0.564     9.027    
                         clock uncertainty           -0.074     8.953    
    SLICE_X33Y74         FDRE (Setup_fdre_C_R)       -0.429     8.524    design_1_i/uart_loopback_0/inst/u2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/u2/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.828ns (19.241%)  route 3.475ns (80.759%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.537    -0.930    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.474 f  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/Q
                         net (fo=2, routed)           1.134     0.660    design_1_i/uart_loopback_0/inst/u2/counter[19]
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.124     0.784 r  design_1_i/uart_loopback_0/inst/u2/f_i_5/O
                         net (fo=1, routed)           0.961     1.745    design_1_i/uart_loopback_0/inst/u2/f_i_5_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124     1.869 r  design_1_i/uart_loopback_0/inst/u2/f_i_2/O
                         net (fo=3, routed)           0.713     2.582    design_1_i/uart_loopback_0/inst/u2/f_i_2_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124     2.706 r  design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1/O
                         net (fo=32, routed)          0.667     3.373    design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1_n_0
    SLICE_X33Y81         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.422     8.470    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y81         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[29]/C
                         clock pessimism              0.579     9.049    
                         clock uncertainty           -0.074     8.975    
    SLICE_X33Y81         FDRE (Setup_fdre_C_R)       -0.429     8.546    design_1_i/uart_loopback_0/inst/u2/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/u2/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.828ns (19.241%)  route 3.475ns (80.759%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.537    -0.930    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.474 f  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/Q
                         net (fo=2, routed)           1.134     0.660    design_1_i/uart_loopback_0/inst/u2/counter[19]
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.124     0.784 r  design_1_i/uart_loopback_0/inst/u2/f_i_5/O
                         net (fo=1, routed)           0.961     1.745    design_1_i/uart_loopback_0/inst/u2/f_i_5_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124     1.869 r  design_1_i/uart_loopback_0/inst/u2/f_i_2/O
                         net (fo=3, routed)           0.713     2.582    design_1_i/uart_loopback_0/inst/u2/f_i_2_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124     2.706 r  design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1/O
                         net (fo=32, routed)          0.667     3.373    design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1_n_0
    SLICE_X33Y81         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.422     8.470    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y81         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[30]/C
                         clock pessimism              0.579     9.049    
                         clock uncertainty           -0.074     8.975    
    SLICE_X33Y81         FDRE (Setup_fdre_C_R)       -0.429     8.546    design_1_i/uart_loopback_0/inst/u2/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/u2/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.828ns (19.241%)  route 3.475ns (80.759%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.537    -0.930    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.474 f  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/Q
                         net (fo=2, routed)           1.134     0.660    design_1_i/uart_loopback_0/inst/u2/counter[19]
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.124     0.784 r  design_1_i/uart_loopback_0/inst/u2/f_i_5/O
                         net (fo=1, routed)           0.961     1.745    design_1_i/uart_loopback_0/inst/u2/f_i_5_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124     1.869 r  design_1_i/uart_loopback_0/inst/u2/f_i_2/O
                         net (fo=3, routed)           0.713     2.582    design_1_i/uart_loopback_0/inst/u2/f_i_2_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124     2.706 r  design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1/O
                         net (fo=32, routed)          0.667     3.373    design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1_n_0
    SLICE_X33Y81         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.422     8.470    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y81         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[31]/C
                         clock pessimism              0.579     9.049    
                         clock uncertainty           -0.074     8.975    
    SLICE_X33Y81         FDRE (Setup_fdre_C_R)       -0.429     8.546    design_1_i/uart_loopback_0/inst/u2/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/u2/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.828ns (19.481%)  route 3.422ns (80.519%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.537    -0.930    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.474 f  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/Q
                         net (fo=2, routed)           1.134     0.660    design_1_i/uart_loopback_0/inst/u2/counter[19]
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.124     0.784 r  design_1_i/uart_loopback_0/inst/u2/f_i_5/O
                         net (fo=1, routed)           0.961     1.745    design_1_i/uart_loopback_0/inst/u2/f_i_5_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124     1.869 r  design_1_i/uart_loopback_0/inst/u2/f_i_2/O
                         net (fo=3, routed)           0.713     2.582    design_1_i/uart_loopback_0/inst/u2/f_i_2_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124     2.706 r  design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1/O
                         net (fo=32, routed)          0.614     3.320    design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.418     8.466    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[13]/C
                         clock pessimism              0.579     9.045    
                         clock uncertainty           -0.074     8.971    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429     8.542    design_1_i/uart_loopback_0/inst/u2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/u2/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.828ns (19.481%)  route 3.422ns (80.519%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.537    -0.930    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.474 f  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/Q
                         net (fo=2, routed)           1.134     0.660    design_1_i/uart_loopback_0/inst/u2/counter[19]
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.124     0.784 r  design_1_i/uart_loopback_0/inst/u2/f_i_5/O
                         net (fo=1, routed)           0.961     1.745    design_1_i/uart_loopback_0/inst/u2/f_i_5_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124     1.869 r  design_1_i/uart_loopback_0/inst/u2/f_i_2/O
                         net (fo=3, routed)           0.713     2.582    design_1_i/uart_loopback_0/inst/u2/f_i_2_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124     2.706 r  design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1/O
                         net (fo=32, routed)          0.614     3.320    design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.418     8.466    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[14]/C
                         clock pessimism              0.579     9.045    
                         clock uncertainty           -0.074     8.971    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429     8.542    design_1_i/uart_loopback_0/inst/u2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/u2/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.828ns (19.481%)  route 3.422ns (80.519%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.537    -0.930    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.474 f  design_1_i/uart_loopback_0/inst/u2/counter_reg[19]/Q
                         net (fo=2, routed)           1.134     0.660    design_1_i/uart_loopback_0/inst/u2/counter[19]
    SLICE_X34Y75         LUT4 (Prop_lut4_I1_O)        0.124     0.784 r  design_1_i/uart_loopback_0/inst/u2/f_i_5/O
                         net (fo=1, routed)           0.961     1.745    design_1_i/uart_loopback_0/inst/u2/f_i_5_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I1_O)        0.124     1.869 r  design_1_i/uart_loopback_0/inst/u2/f_i_2/O
                         net (fo=3, routed)           0.713     2.582    design_1_i/uart_loopback_0/inst/u2/f_i_2_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I1_O)        0.124     2.706 r  design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1/O
                         net (fo=32, routed)          0.614     3.320    design_1_i/uart_loopback_0/inst/u2/counter[31]_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.418     8.466    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/counter_reg[15]/C
                         clock pessimism              0.579     9.045    
                         clock uncertainty           -0.074     8.971    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429     8.542    design_1_i/uart_loopback_0/inst/u2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  5.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.641%)  route 0.255ns (64.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.546    -0.601    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.255    -0.206    design_1_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X34Y77         FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.813    -0.841    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X34Y77         FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism              0.503    -0.338    
    SLICE_X34Y77         FDSE (Hold_fdse_C_S)         0.009    -0.329    design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.641%)  route 0.255ns (64.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.546    -0.601    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.255    -0.206    design_1_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X34Y77         FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.813    -0.841    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X34Y77         FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.503    -0.338    
    SLICE_X34Y77         FDSE (Hold_fdse_C_S)         0.009    -0.329    design_1_i/proc_sys_reset_0/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.641%)  route 0.255ns (64.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.546    -0.601    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.255    -0.206    design_1_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X34Y77         FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.813    -0.841    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X34Y77         FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism              0.503    -0.338    
    SLICE_X34Y77         FDSE (Hold_fdse_C_S)         0.009    -0.329    design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.641%)  route 0.255ns (64.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.546    -0.601    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.255    -0.206    design_1_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X34Y77         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.813    -0.841    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X34Y77         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.503    -0.338    
    SLICE_X34Y77         FDRE (Hold_fdre_C_R)         0.009    -0.329    design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.549    -0.598    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y72         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.392    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X36Y72         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.814    -0.840    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y72         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.242    -0.598    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.075    -0.523    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/uart_loopback_0/inst/u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/u1/fin_stop_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.546    -0.601    design_1_i/uart_loopback_0/inst/u1/clk
    SLICE_X28Y74         FDRE                                         r  design_1_i/uart_loopback_0/inst/u1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.460 f  design_1_i/uart_loopback_0/inst/u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.076    -0.384    design_1_i/uart_loopback_0/inst/u1/counter_reg[6]
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.045    -0.339 r  design_1_i/uart_loopback_0/inst/u1/fin_stop_bit_i_1/O
                         net (fo=1, routed)           0.000    -0.339    design_1_i/uart_loopback_0/inst/u1/fin_stop_bit0
    SLICE_X29Y74         FDRE                                         r  design_1_i/uart_loopback_0/inst/u1/fin_stop_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.813    -0.842    design_1_i/uart_loopback_0/inst/u1/clk
    SLICE_X29Y74         FDRE                                         r  design_1_i/uart_loopback_0/inst/u1/fin_stop_bit_reg/C
                         clock pessimism              0.254    -0.588    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.091    -0.497    design_1_i/uart_loopback_0/inst/u1/fin_stop_bit_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/rxd1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/u2/rxd2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.550    -0.597    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X30Y79         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/rxd1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/uart_loopback_0/inst/u2/rxd1_reg/Q
                         net (fo=1, routed)           0.056    -0.377    design_1_i/uart_loopback_0/inst/u2/rxd1
    SLICE_X30Y79         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/rxd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.817    -0.838    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X30Y79         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/rxd2_reg/C
                         clock pessimism              0.241    -0.597    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.060    -0.537    design_1_i/uart_loopback_0/inst/u2/rxd2_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.549    -0.598    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X31Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/uart_loopback_0/inst/u2/rdata_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.342    design_1_i/uart_loopback_0/inst/rdata[2]
    SLICE_X30Y76         FDRE                                         r  design_1_i/uart_loopback_0/inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.812    -0.842    design_1_i/uart_loopback_0/inst/clk
    SLICE_X30Y76         FDRE                                         r  design_1_i/uart_loopback_0/inst/data_reg[2]/C
                         clock pessimism              0.255    -0.587    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.063    -0.524    design_1_i/uart_loopback_0/inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.549    -0.598    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X31Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/uart_loopback_0/inst/u2/rdata_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.342    design_1_i/uart_loopback_0/inst/rdata[3]
    SLICE_X30Y76         FDRE                                         r  design_1_i/uart_loopback_0/inst/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.812    -0.842    design_1_i/uart_loopback_0/inst/clk
    SLICE_X30Y76         FDRE                                         r  design_1_i/uart_loopback_0/inst/data_reg[3]/C
                         clock pessimism              0.255    -0.587    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.063    -0.524    design_1_i/uart_loopback_0/inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/uart_loopback_0/inst/u2/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_loopback_0/inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.549    -0.598    design_1_i/uart_loopback_0/inst/u2/clk
    SLICE_X31Y78         FDRE                                         r  design_1_i/uart_loopback_0/inst/u2/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/uart_loopback_0/inst/u2/rdata_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.341    design_1_i/uart_loopback_0/inst/rdata[0]
    SLICE_X30Y76         FDRE                                         r  design_1_i/uart_loopback_0/inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.812    -0.842    design_1_i/uart_loopback_0/inst/clk
    SLICE_X30Y76         FDRE                                         r  design_1_i/uart_loopback_0/inst/data_reg[0]/C
                         clock pessimism              0.255    -0.587    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.059    -0.528    design_1_i/uart_loopback_0/inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y77     design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y72     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y72     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y72     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y72     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y75     design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y75     design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y75     design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y75     design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y75     design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y77     design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y77     design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y78     design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y77     design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y77     design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y77     design_1_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y77     design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y77     design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y75     design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y75     design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y77     design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y72     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y72     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y72     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y72     design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y77     design_1_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y77     design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y77     design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



