Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Xilinx/Computer Architecture Lab/Project/ALU/ALU_Test_isim_beh.exe -prj E:/Xilinx/Computer Architecture Lab/Project/ALU/ALU_Test_beh.prj work.ALU_Test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/ALU/ALU.vhd" into library work
Parsing VHDL file "E:/Xilinx/Computer Architecture Lab/Project/ALU/ALU_Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity alu_test
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable E:/Xilinx/Computer Architecture Lab/Project/ALU/ALU_Test_isim_beh.exe
Fuse Memory Usage: 33836 KB
Fuse CPU Usage: 468 ms
