<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_125
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element eth_tse_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element eth_tse_0.control_port
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element jtag_uart_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element jtag_uart_0.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "1032";
         type = "String";
      }
   }
   element master_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10M50DAF484C6GES" />
 <parameter name="deviceFamily" value="MAX 10" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="fyp_max10_tse.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk_sys_125" internal="clk_125.clk_in" type="clock" dir="end" />
 <interface
   name="eth_tse_0_mac_mdio_connection"
   internal="eth_tse_0.mac_mdio_connection"
   type="conduit"
   dir="end" />
 <interface
   name="eth_tse_0_mac_misc_connection"
   internal="eth_tse_0.mac_misc_connection"
   type="conduit"
   dir="end" />
 <interface
   name="eth_tse_0_mac_rgmii_connection"
   internal="eth_tse_0.mac_rgmii_connection"
   type="conduit"
   dir="end" />
 <interface
   name="eth_tse_0_mac_status_connection"
   internal="eth_tse_0.mac_status_connection"
   type="conduit"
   dir="end" />
 <interface
   name="eth_tse_0_pcs_mac_rx_clock_connection"
   internal="eth_tse_0.pcs_mac_rx_clock_connection"
   type="clock"
   dir="end" />
 <interface
   name="eth_tse_0_pcs_mac_tx_clock_connection"
   internal="eth_tse_0.pcs_mac_tx_clock_connection"
   type="clock"
   dir="end" />
 <interface
   name="eth_tse_0_receive"
   internal="eth_tse_0.receive"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="eth_tse_0_receive_clock_connection"
   internal="eth_tse_0.receive_clock_connection"
   type="clock"
   dir="end" />
 <interface
   name="eth_tse_0_transmit"
   internal="eth_tse_0.transmit"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="eth_tse_0_transmit_clock_connection"
   internal="eth_tse_0.transmit_clock_connection"
   type="clock"
   dir="end" />
 <interface
   name="reset_sys_125"
   internal="clk_125.clk_in_reset"
   type="reset"
   dir="end" />
 <module name="clk_125" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="125000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="eth_tse_0" kind="altera_eth_tse" version="18.1" enabled="1">
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="XCVR_RCFG_JTAG_ENABLE" value="0" />
  <parameter name="XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
  <parameter name="XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="XCVR_SET_PRBS_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="XCVR_SET_USER_IDENTIFIER" value="0" />
  <parameter name="core_variation" value="MAC_ONLY" />
  <parameter name="deviceFamilyName" value="MAX 10" />
  <parameter name="eg_addr" value="9" />
  <parameter name="ena_hash" value="false" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="enable_gmii_loopback" value="true" />
  <parameter name="enable_hd_logic" value="true" />
  <parameter name="enable_mac_flow_ctrl" value="true" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="enable_magic_detect" value="true" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="enable_sgmii" value="false" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="ing_addr" value="9" />
  <parameter name="max_channels" value="1" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="nf_phyip_rcfg_enable" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="transceiver_type" value="NONE" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="useMDIO" value="true" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="use_misc_ports" value="true" />
 </module>
 <module
   name="jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   enabled="1">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="125000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module
   name="master_0"
   kind="altera_jtag_avalon_master"
   version="18.1"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="USE_PLI" value="0" />
 </module>
 <connection
   kind="avalon"
   version="18.1"
   start="master_0.master"
   end="eth_tse_0.control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="18.1" start="clk_125.clk" end="master_0.clk" />
 <connection kind="clock" version="18.1" start="clk_125.clk" end="jtag_uart_0.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_125.clk"
   end="eth_tse_0.control_port_clock_connection" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_125.clk_reset"
   end="master_0.clk_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_125.clk_reset"
   end="jtag_uart_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_125.clk_reset"
   end="eth_tse_0.reset_connection" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
