
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr_bin[2]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Endpoint: rd_data_reg[0]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.03    0.00    0.00 ^ rd_ptr_bin[2]$_DFFE_PN0P_/CK (DFFR_X2)
     1    4.09    0.01    0.14    0.14 ^ rd_ptr_bin[2]$_DFFE_PN0P_/Q (DFFR_X2)
                                         rd_ptr_bin[2] (net)
                  0.01    0.00    0.14 ^ _0871_/A (BUF_X4)
     4   14.35    0.01    0.03    0.17 ^ _0871_/Z (BUF_X4)
                                         _0244_ (net)
                  0.01    0.00    0.17 ^ _0878_/A (BUF_X8)
    10   21.52    0.01    0.02    0.19 ^ _0878_/Z (BUF_X8)
                                         _0251_ (net)
                  0.01    0.00    0.19 ^ _0879_/S (MUX2_X1)
     1    1.19    0.01    0.06    0.25 v _0879_/Z (MUX2_X1)
                                         _0252_ (net)
                  0.01    0.00    0.25 v _0880_/B (MUX2_X1)
     1    1.65    0.01    0.06    0.31 v _0880_/Z (MUX2_X1)
                                         _0253_ (net)
                  0.01    0.00    0.31 v _0884_/B (MUX2_X1)
     1    1.20    0.01    0.06    0.36 v _0884_/Z (MUX2_X1)
                                         _0257_ (net)
                  0.01    0.00    0.36 v _0898_/A (MUX2_X1)
     1    2.17    0.01    0.06    0.42 v _0898_/Z (MUX2_X1)
                                         _0271_ (net)
                  0.01    0.00    0.42 v _0903_/A (MUX2_X1)
     1    1.13    0.01    0.06    0.48 v _0903_/Z (MUX2_X1)
                                         _0143_ (net)
                  0.01    0.00    0.48 v rd_data_reg[0]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.48   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.15242940187454224

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7678

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
8.334224700927734

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7959

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.70e-03   3.75e-04   1.56e-05   2.09e-03  67.1%
Combinational          6.71e-04   3.32e-04   1.89e-05   1.02e-03  32.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.37e-03   7.07e-04   3.45e-05   3.11e-03 100.0%
                          76.1%      22.8%       1.1%
