/**
 *
 * @file ADC_RegisterDefines_ACTSS.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 14 nov. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 14 nov. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_ACTSS_H_
#define XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_ACTSS_H_

#include <xDriver_MCU/ADC/Peripheral/xHeader/ADC_Enum.h>

/******************************************************************************************
************************************ 1 ACTSS *********************************************
******************************************************************************************/
/*--------*/
#define ADC_ACTSS_R_ASEN_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_ACTSS_R_ASEN_BIT    ((UBase_t) 0UL)
#define ADC_ACTSS_R_ASEN_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_R_ASEN_ENA    ((UBase_t) 0x0000000FUL)

#define ADC_ACTSS_ASEN_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_ACTSS_ASEN_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_ASEN_ENA    ((UBase_t) 0x0000000FUL)
/*--------*/

/*--------*/
#define ADC_ACTSS_R_ASEN0_MASK    ((UBase_t) 0x00000001UL)
#define ADC_ACTSS_R_ASEN0_BIT    ((UBase_t) 0UL)
#define ADC_ACTSS_R_ASEN0_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_R_ASEN0_ENA    ((UBase_t) 0x00000001UL)

#define ADC_ACTSS_ASEN0_MASK    ((UBase_t) 0x00000001UL)
#define ADC_ACTSS_ASEN0_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_ASEN0_ENA    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_ACTSS_R_ASEN1_MASK    ((UBase_t) 0x00000002UL)
#define ADC_ACTSS_R_ASEN1_BIT    ((UBase_t) 1UL)
#define ADC_ACTSS_R_ASEN1_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_R_ASEN1_ENA    ((UBase_t) 0x00000002UL)

#define ADC_ACTSS_ASEN1_MASK    ((UBase_t) 0x00000001UL)
#define ADC_ACTSS_ASEN1_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_ASEN1_ENA    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_ACTSS_R_ASEN2_MASK    ((UBase_t) 0x00000004UL)
#define ADC_ACTSS_R_ASEN2_BIT    ((UBase_t) 2UL)
#define ADC_ACTSS_R_ASEN2_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_R_ASEN2_ENA    ((UBase_t) 0x00000004UL)

#define ADC_ACTSS_ASEN2_MASK    ((UBase_t) 0x00000001UL)
#define ADC_ACTSS_ASEN2_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_ASEN2_ENA    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_ACTSS_R_ASEN3_MASK    ((UBase_t) 0x00000008UL)
#define ADC_ACTSS_R_ASEN3_BIT    ((UBase_t) 3UL)
#define ADC_ACTSS_R_ASEN3_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_R_ASEN3_ENA    ((UBase_t) 0x00000008UL)

#define ADC_ACTSS_ASEN3_MASK    ((UBase_t) 0x00000001UL)
#define ADC_ACTSS_ASEN3_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_ASEN3_ENA    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_ACTSS_R_ADEN_MASK    ((UBase_t) 0x00000F00UL)
#define ADC_ACTSS_R_ADEN_BIT    ((UBase_t) 8UL)
#define ADC_ACTSS_R_ADEN_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_R_ADEN_ENA    ((UBase_t) 0x00000F00UL)

#define ADC_ACTSS_ADEN_MASK    ((UBase_t) 0x0000000FUL)
#define ADC_ACTSS_ADEN_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_ADEN_ENA    ((UBase_t) 0x0000000FUL)
/*--------*/

/*--------*/
#define ADC_ACTSS_R_ADEN0_MASK    ((UBase_t) 0x00000100UL)
#define ADC_ACTSS_R_ADEN0_BIT    ((UBase_t) 8UL)
#define ADC_ACTSS_R_ADEN0_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_R_ADEN0_ENA    ((UBase_t) 0x00000100UL)

#define ADC_ACTSS_ADEN0_MASK    ((UBase_t) 0x00000001UL)
#define ADC_ACTSS_ADEN0_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_ADEN0_ENA    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_ACTSS_R_ADEN1_MASK    ((UBase_t) 0x00000200UL)
#define ADC_ACTSS_R_ADEN1_BIT    ((UBase_t) 9UL)
#define ADC_ACTSS_R_ADEN1_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_R_ADEN1_ENA    ((UBase_t) 0x00000200UL)

#define ADC_ACTSS_ADEN1_MASK    ((UBase_t) 0x00000001UL)
#define ADC_ACTSS_ADEN1_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_ADEN1_ENA    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_ACTSS_R_ADEN2_MASK    ((UBase_t) 0x00000400UL)
#define ADC_ACTSS_R_ADEN2_BIT    ((UBase_t) 10UL)
#define ADC_ACTSS_R_ADEN2_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_R_ADEN2_ENA    ((UBase_t) 0x00000400UL)

#define ADC_ACTSS_ADEN2_MASK    ((UBase_t) 0x00000001UL)
#define ADC_ACTSS_ADEN2_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_ADEN2_ENA    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_ACTSS_R_ADEN3_MASK    ((UBase_t) 0x00000800UL)
#define ADC_ACTSS_R_ADEN3_BIT    ((UBase_t) 11UL)
#define ADC_ACTSS_R_ADEN3_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_R_ADEN3_ENA    ((UBase_t) 0x00000800UL)

#define ADC_ACTSS_ADEN3_MASK    ((UBase_t) 0x00000001UL)
#define ADC_ACTSS_ADEN3_DIS    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_ADEN3_ENA    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_ACTSS_R_BUSY_MASK    ((UBase_t) 0x00010000UL)
#define ADC_ACTSS_R_BUSY_BIT    ((UBase_t) 16UL)
#define ADC_ACTSS_R_BUSY_IDLE    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_R_BUSY_BUSY    ((UBase_t) 0x00010000UL)

#define ADC_ACTSS_BUSY_MASK    ((UBase_t) 0x00000001UL)
#define ADC_ACTSS_BUSY_IDLE    ((UBase_t) 0x00000000UL)
#define ADC_ACTSS_BUSY_BUSY    ((UBase_t) 0x00000001UL)
/*--------*/

#endif /* XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_ACTSS_H_ */
