Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Wed Apr 20 14:09:18 2016
| Host         : fx9.pld.ttu.ee running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file audio_mixer_wrapper_timing_summary_routed.rpt -rpx audio_mixer_wrapper_timing_summary_routed.rpx
| Design       : audio_mixer_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.885     -347.903                     97                  644        0.071        0.000                      0                  644        3.000        0.000                       0                   348  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_fpga_0           {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                 7.687        0.000                      0                   99        0.155        0.000                      0                   99        3.000        0.000                       0                   102  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       11.488        0.000                      0                  496        0.071        0.000                      0                  496        9.437        0.000                       0                   244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
zed_audio_clk_48M  clk_fpga_0              -4.885     -221.987                     49                   49        0.588        0.000                      0                   49  
clk_fpga_0         zed_audio_clk_48M       -4.041     -125.916                     48                   48        0.169        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.456ns (23.945%)  route 1.448ns (76.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.817     3.111    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/Q
                         net (fo=48, routed)          1.448     5.015    audio_mixer_i/zed_audio_0/U0/new_sample_100
    SLICE_X1Y16          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.652    12.832    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X1Y16          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[3]/C
                         clock pessimism              0.229    13.061    
                         clock uncertainty           -0.154    12.907    
    SLICE_X1Y16          FDRE (Setup_fdre_C_CE)      -0.205    12.702    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                  7.687    

Slack (MET) :             7.723ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.456ns (23.945%)  route 1.448ns (76.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.817     3.111    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/Q
                         net (fo=48, routed)          1.448     5.015    audio_mixer_i/zed_audio_0/U0/new_sample_100
    SLICE_X0Y16          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.652    12.832    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X0Y16          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[2]/C
                         clock pessimism              0.229    13.061    
                         clock uncertainty           -0.154    12.907    
    SLICE_X0Y16          FDRE (Setup_fdre_C_CE)      -0.169    12.738    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.456ns (25.994%)  route 1.298ns (74.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.817     3.111    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/Q
                         net (fo=48, routed)          1.298     4.865    audio_mixer_i/zed_audio_0/U0/new_sample_100
    SLICE_X3Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.651    12.830    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X3Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[0]/C
                         clock pessimism              0.229    13.060    
                         clock uncertainty           -0.154    12.906    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.205    12.701    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  7.836    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.456ns (25.994%)  route 1.298ns (74.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.817     3.111    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/Q
                         net (fo=48, routed)          1.298     4.865    audio_mixer_i/zed_audio_0/U0/new_sample_100
    SLICE_X3Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.651    12.830    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X3Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[1]/C
                         clock pessimism              0.229    13.060    
                         clock uncertainty           -0.154    12.906    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.205    12.701    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  7.836    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.456ns (25.994%)  route 1.298ns (74.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.817     3.111    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/Q
                         net (fo=48, routed)          1.298     4.865    audio_mixer_i/zed_audio_0/U0/new_sample_100
    SLICE_X3Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.651    12.830    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X3Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[22]/C
                         clock pessimism              0.229    13.060    
                         clock uncertainty           -0.154    12.906    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.205    12.701    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[22]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  7.836    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.456ns (25.994%)  route 1.298ns (74.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.817     3.111    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/Q
                         net (fo=48, routed)          1.298     4.865    audio_mixer_i/zed_audio_0/U0/new_sample_100
    SLICE_X3Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.651    12.830    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X3Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[23]/C
                         clock pessimism              0.229    13.060    
                         clock uncertainty           -0.154    12.906    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.205    12.701    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[23]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  7.836    

Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.456ns (26.144%)  route 1.288ns (73.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.817     3.111    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/Q
                         net (fo=48, routed)          1.288     4.855    audio_mixer_i/zed_audio_0/U0/new_sample_100
    SLICE_X7Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.652    12.832    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X7Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[21]/C
                         clock pessimism              0.269    13.100    
                         clock uncertainty           -0.154    12.946    
    SLICE_X7Y15          FDRE (Setup_fdre_C_CE)      -0.205    12.741    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[21]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  7.886    

Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.456ns (26.144%)  route 1.288ns (73.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.817     3.111    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/Q
                         net (fo=48, routed)          1.288     4.855    audio_mixer_i/zed_audio_0/U0/new_sample_100
    SLICE_X7Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.652    12.832    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X7Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[7]/C
                         clock pessimism              0.269    13.100    
                         clock uncertainty           -0.154    12.946    
    SLICE_X7Y15          FDRE (Setup_fdre_C_CE)      -0.205    12.741    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[7]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  7.886    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.456ns (26.144%)  route 1.288ns (73.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.817     3.111    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/Q
                         net (fo=48, routed)          1.288     4.855    audio_mixer_i/zed_audio_0/U0/new_sample_100
    SLICE_X6Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.652    12.832    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X6Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[9]/C
                         clock pessimism              0.269    13.100    
                         clock uncertainty           -0.154    12.946    
    SLICE_X6Y15          FDRE (Setup_fdre_C_CE)      -0.169    12.777    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[9]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                          -4.855    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             8.036ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.456ns (28.642%)  route 1.136ns (71.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.817     3.111    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  audio_mixer_i/zed_audio_0/U0/new_sample_100_reg/Q
                         net (fo=48, routed)          1.136     4.703    audio_mixer_i/zed_audio_0/U0/new_sample_100
    SLICE_X7Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.650    12.830    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X7Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[10]/C
                         clock pessimism              0.269    13.098    
                         clock uncertainty           -0.154    12.944    
    SLICE_X7Y17          FDRE (Setup_fdre_C_CE)      -0.205    12.739    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[10]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  8.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/line_in_l_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.613     0.949    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X1Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[14]/Q
                         net (fo=1, routed)           0.102     1.192    audio_mixer_i/zed_audio_0/U0/hphone_l[14]
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.880     1.246    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[14]/C
                         clock pessimism             -0.285     0.962    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.075     1.037    audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/line_in_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.615     0.951    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X6Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.115 r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[15]/Q
                         net (fo=1, routed)           0.101     1.216    audio_mixer_i/zed_audio_0/U0/hphone_r[15]
    SLICE_X5Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.882     1.248    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[15]/C
                         clock pessimism             -0.284     0.965    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.072     1.036    audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/line_in_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.770%)  route 0.093ns (36.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.615     0.951    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X6Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.115 r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[14]/Q
                         net (fo=1, routed)           0.093     1.208    audio_mixer_i/zed_audio_0/U0/hphone_r[14]
    SLICE_X5Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.882     1.248    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[14]/C
                         clock pessimism             -0.284     0.965    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.047     1.012    audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/line_in_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.615     0.951    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X6Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.115 r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[13]/Q
                         net (fo=1, routed)           0.095     1.210    audio_mixer_i/zed_audio_0/U0/hphone_r[13]
    SLICE_X5Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.882     1.248    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[13]/C
                         clock pessimism             -0.284     0.965    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.047     1.012    audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/line_in_l_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.264%)  route 0.104ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.613     0.949    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X7Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.128     1.077 r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[11]/Q
                         net (fo=1, routed)           0.104     1.180    audio_mixer_i/zed_audio_0/U0/hphone_l[11]
    SLICE_X5Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.879     1.245    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[11]/C
                         clock pessimism             -0.284     0.961    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.012     0.974    audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/line_in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.940%)  route 0.114ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.619     0.954    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X3Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.128     1.082 r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[1]/Q
                         net (fo=1, routed)           0.114     1.196    audio_mixer_i/zed_audio_0/U0/hphone_r[1]
    SLICE_X2Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.886     1.252    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X2Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[1]/C
                         clock pessimism             -0.285     0.967    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.022     0.989    audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/line_in_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.613     0.949    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X7Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[10]/Q
                         net (fo=1, routed)           0.153     1.243    audio_mixer_i/zed_audio_0/U0/hphone_l[10]
    SLICE_X5Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.879     1.245    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[10]/C
                         clock pessimism             -0.284     0.961    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.070     1.031    audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/line_in_l_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.924%)  route 0.159ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.613     0.949    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X1Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[20]/Q
                         net (fo=1, routed)           0.159     1.249    audio_mixer_i/zed_audio_0/U0/hphone_l[20]
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.880     1.246    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[20]/C
                         clock pessimism             -0.285     0.962    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.076     1.038    audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/line_in_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.768%)  route 0.160ns (53.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.613     0.949    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X1Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[3]/Q
                         net (fo=1, routed)           0.160     1.250    audio_mixer_i/zed_audio_0/U0/hphone_l[3]
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.880     1.246    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[3]/C
                         clock pessimism             -0.285     0.962    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.076     1.038    audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/line_in_l_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.613     0.949    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X1Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.128     1.077 r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[5]/Q
                         net (fo=1, routed)           0.105     1.181    audio_mixer_i/zed_audio_0/U0/hphone_l[5]
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.880     1.246    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[5]/C
                         clock pessimism             -0.285     0.962    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.006     0.968    audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y21      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y23      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y23      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y23      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y23      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y23      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y24      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y24      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y23      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y23      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y23      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y23      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y23      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y24      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y24      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y24      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[17]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y21      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y21      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y21      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y21      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y21      audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y19      audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X7Y19      audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y21      audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       11.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.488ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 3.527ns (40.871%)  route 5.103ns (59.129%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 27.173 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.422 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[0]
                         net (fo=24, routed)          1.497    10.920    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[0]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.150    11.070 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.636    11.706    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.053    13.107    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.597    13.828    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.119    13.947 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.976    14.923    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.332    15.255 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=4, routed)           0.343    15.598    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.649    27.173    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.602    27.775    
                         clock uncertainty           -0.165    27.610    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.524    27.086    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         27.086    
                         arrival time                         -15.598    
  -------------------------------------------------------------------
                         slack                                 11.488    

Slack (MET) :             11.488ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 3.527ns (40.871%)  route 5.103ns (59.129%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 27.173 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.422 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[0]
                         net (fo=24, routed)          1.497    10.920    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[0]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.150    11.070 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.636    11.706    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.053    13.107    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.597    13.828    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.119    13.947 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.976    14.923    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.332    15.255 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=4, routed)           0.343    15.598    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.649    27.173    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.602    27.775    
                         clock uncertainty           -0.165    27.610    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.524    27.086    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                         27.086    
                         arrival time                         -15.598    
  -------------------------------------------------------------------
                         slack                                 11.488    

Slack (MET) :             11.567ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 3.527ns (40.790%)  route 5.120ns (59.210%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 27.174 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.422 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[0]
                         net (fo=24, routed)          1.497    10.920    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[0]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.150    11.070 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.636    11.706    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.053    13.107    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.597    13.828    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.119    13.947 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.976    14.923    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.332    15.255 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=4, routed)           0.360    15.615    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.650    27.174    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                         clock pessimism              0.602    27.776    
                         clock uncertainty           -0.165    27.611    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.429    27.182    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         27.182    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                 11.567    

Slack (MET) :             11.567ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 3.527ns (40.790%)  route 5.120ns (59.210%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 27.174 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.422 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[0]
                         net (fo=24, routed)          1.497    10.920    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[0]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.150    11.070 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.636    11.706    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.053    13.107    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.597    13.828    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.119    13.947 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.976    14.923    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.332    15.255 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=4, routed)           0.360    15.615    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.650    27.174    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism              0.602    27.776    
                         clock uncertainty           -0.165    27.611    
    SLICE_X7Y14          FDRE (Setup_fdre_C_R)       -0.429    27.182    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         27.182    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                 11.567    

Slack (MET) :             11.620ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 3.527ns (39.999%)  route 5.291ns (60.001%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 27.174 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.422 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[0]
                         net (fo=24, routed)          1.497    10.920    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[0]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.150    11.070 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.636    11.706    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.053    13.107    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.597    13.828    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.119    13.947 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.823    14.770    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I1_O)        0.332    15.102 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=8, routed)           0.684    15.786    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.650    27.174    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                         clock pessimism              0.602    27.776    
                         clock uncertainty           -0.165    27.611    
    SLICE_X7Y14          FDRE (Setup_fdre_C_CE)      -0.205    27.406    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         27.406    
                         arrival time                         -15.786    
  -------------------------------------------------------------------
                         slack                                 11.620    

Slack (MET) :             11.620ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 3.527ns (39.999%)  route 5.291ns (60.001%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 27.174 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.422 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[0]
                         net (fo=24, routed)          1.497    10.920    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[0]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.150    11.070 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.636    11.706    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.053    13.107    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.597    13.828    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.119    13.947 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.823    14.770    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I1_O)        0.332    15.102 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=8, routed)           0.684    15.786    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.650    27.174    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism              0.602    27.776    
                         clock uncertainty           -0.165    27.611    
    SLICE_X7Y14          FDRE (Setup_fdre_C_CE)      -0.205    27.406    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         27.406    
                         arrival time                         -15.786    
  -------------------------------------------------------------------
                         slack                                 11.620    

Slack (MET) :             11.772ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 3.527ns (40.705%)  route 5.138ns (59.295%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 27.173 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.422 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[0]
                         net (fo=24, routed)          1.497    10.920    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[0]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.150    11.070 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.636    11.706    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.053    13.107    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.597    13.828    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.119    13.947 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.823    14.770    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I1_O)        0.332    15.102 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=8, routed)           0.532    15.633    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.649    27.173    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y16          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
                         clock pessimism              0.602    27.775    
                         clock uncertainty           -0.165    27.610    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.205    27.405    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]
  -------------------------------------------------------------------
                         required time                         27.405    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                 11.772    

Slack (MET) :             11.829ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 3.527ns (40.813%)  route 5.115ns (59.187%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 27.171 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.422 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[0]
                         net (fo=24, routed)          1.497    10.920    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[0]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.150    11.070 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.636    11.706    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.053    13.107    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.597    13.828    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.119    13.947 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.823    14.770    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I1_O)        0.332    15.102 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=8, routed)           0.509    15.610    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.647    27.171    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]/C
                         clock pessimism              0.602    27.773    
                         clock uncertainty           -0.165    27.608    
    SLICE_X4Y17          FDRE (Setup_fdre_C_CE)      -0.169    27.439    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                         27.439    
                         arrival time                         -15.610    
  -------------------------------------------------------------------
                         slack                                 11.829    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.500ns  (logic 3.527ns (41.495%)  route 4.973ns (58.505%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 27.173 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.422 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[0]
                         net (fo=24, routed)          1.497    10.920    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[0]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.150    11.070 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.636    11.706    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.053    13.107    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.597    13.828    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.119    13.947 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.823    14.770    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I1_O)        0.332    15.102 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=8, routed)           0.367    15.468    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.649    27.173    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.602    27.775    
                         clock uncertainty           -0.165    27.610    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.169    27.441    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         27.441    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.500ns  (logic 3.527ns (41.495%)  route 4.973ns (58.505%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 27.173 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806     3.100    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.422 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[0]
                         net (fo=24, routed)          1.497    10.920    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[0]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.150    11.070 f  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3/O
                         net (fo=2, routed)           0.636    11.706    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_3_n_0
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[7]_i_2/O
                         net (fo=14, routed)          1.053    13.107    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[6]
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.124    13.231 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.597    13.828    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.119    13.947 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.823    14.770    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I1_O)        0.332    15.102 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1/O
                         net (fo=8, routed)           0.367    15.468    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.649    27.173    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.602    27.775    
                         clock uncertainty           -0.165    27.610    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.169    27.441    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                         27.441    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                 11.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.710%)  route 0.166ns (50.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.592     2.129    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y11         FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     2.293 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.166     2.459    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[6]
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.900     2.788    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.584     2.204    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.387    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last_reg/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.615     2.152    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X1Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     2.293 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last_reg/Q
                         net (fo=1, routed)           0.155     2.448    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_in_last
    SLICE_X2Y19          SRLC32E                                      r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.883     2.771    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X2Y19          SRLC32E                                      r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
                         clock pessimism             -0.605     2.166    
    SLICE_X2Y19          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.349    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.332%)  route 0.209ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.592     2.129    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y10          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     2.270 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/Q
                         net (fo=1, routed)           0.209     2.479    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[4]
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.900     2.788    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.184    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.367    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.310%)  route 0.209ns (59.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.592     2.129    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y10          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     2.270 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/Q
                         net (fo=1, routed)           0.209     2.479    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[3]
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.900     2.788    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.184    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.367    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.081%)  route 0.211ns (59.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.592     2.129    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y10          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     2.270 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/Q
                         net (fo=1, routed)           0.211     2.481    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[8]
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.900     2.788    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.184    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.367    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.737%)  route 0.211ns (56.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.592     2.129    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y11         FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     2.293 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/Q
                         net (fo=1, routed)           0.211     2.504    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[5]
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.900     2.788    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.584     2.204    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.387    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.615     2.152    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X3Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     2.293 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31]/Q
                         net (fo=1, routed)           0.113     2.406    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[31]
    SLICE_X4Y19          SRL16E                                       r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.882     2.770    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X4Y19          SRL16E                                       r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
                         clock pessimism             -0.584     2.186    
    SLICE_X4Y19          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.288    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.879%)  route 0.228ns (58.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.592     2.129    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y11         FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     2.293 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/Q
                         net (fo=1, routed)           0.228     2.521    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[7]
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.900     2.788    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.584     2.204    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.387    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.610     2.147    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X1Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     2.288 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[126]/Q
                         net (fo=1, routed)           0.116     2.404    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[126]
    SLICE_X5Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.876     2.764    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X5Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/C
                         clock pessimism             -0.584     2.180    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.072     2.252    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.494%)  route 0.256ns (64.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.592     2.129    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y11          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     2.270 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/Q
                         net (fo=1, routed)           0.256     2.526    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[0]
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.900     2.788    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.184    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.367    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y4      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X9Y12      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X9Y12      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_2_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y14      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y15      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X7Y14      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X7Y14      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y16      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X0Y21      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X0Y21      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X0Y21      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X0Y21      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X2Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X2Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X4Y19      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X0Y18      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]_srl5___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X0Y18      audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]_srl5___U0_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  clk_fpga_0

Setup :           49  Failing Endpoints,  Worst Slack       -4.885ns,  Total Violation     -221.987ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.885ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        1.133ns  (logic 0.518ns (45.719%)  route 0.615ns (54.281%))
  Logic Levels:           0  
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 232.822 - 230.000 ) 
    Source Clock Delay      (SCD):    6.993ns = ( 236.160 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806   232.267    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.815   236.160    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X2Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518   236.678 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[15]/Q
                         net (fo=1, routed)           0.615   237.293    audio_mixer_i/zed_audio_0/U0/audio_l_out[15]
    SLICE_X3Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.642   232.822    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X3Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[15]/C
                         clock pessimism              0.115   232.936    
                         clock uncertainty           -0.462   232.475    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)       -0.067   232.408    audio_mixer_i/zed_audio_0/U0/line_in_l_reg[15]
  -------------------------------------------------------------------
                         required time                        232.408    
                         arrival time                        -237.293    
  -------------------------------------------------------------------
                         slack                                 -4.885    

Slack (VIOLATED) :        -4.875ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_l_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        1.129ns  (logic 0.518ns (45.881%)  route 0.611ns (54.119%))
  Logic Levels:           0  
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 232.822 - 230.000 ) 
    Source Clock Delay      (SCD):    6.993ns = ( 236.160 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806   232.267    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.815   236.160    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X2Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518   236.678 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[17]/Q
                         net (fo=1, routed)           0.611   237.289    audio_mixer_i/zed_audio_0/U0/audio_l_out[17]
    SLICE_X3Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.642   232.822    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X3Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[17]/C
                         clock pessimism              0.115   232.936    
                         clock uncertainty           -0.462   232.475    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)       -0.061   232.414    audio_mixer_i/zed_audio_0/U0/line_in_l_reg[17]
  -------------------------------------------------------------------
                         required time                        232.414    
                         arrival time                        -237.289    
  -------------------------------------------------------------------
                         slack                                 -4.875    

Slack (VIOLATED) :        -4.732ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.951ns  (logic 0.518ns (54.451%)  route 0.433ns (45.549%))
  Logic Levels:           0  
  Clock Path Skew:        -4.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 232.829 - 230.000 ) 
    Source Clock Delay      (SCD):    7.004ns = ( 236.171 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806   232.267    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.826   236.171    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X6Y16          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518   236.689 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[11]/Q
                         net (fo=1, routed)           0.433   237.122    audio_mixer_i/zed_audio_0/U0/audio_r_out[11]
    SLICE_X7Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.650   232.830    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X7Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[11]/C
                         clock pessimism              0.115   232.944    
                         clock uncertainty           -0.462   232.483    
    SLICE_X7Y17          FDRE (Setup_fdre_C_D)       -0.093   232.390    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[11]
  -------------------------------------------------------------------
                         required time                        232.390    
                         arrival time                        -237.122    
  -------------------------------------------------------------------
                         slack                                 -4.732    

Slack (VIOLATED) :        -4.666ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.938ns  (logic 0.456ns (48.620%)  route 0.482ns (51.380%))
  Logic Levels:           0  
  Clock Path Skew:        -4.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 232.826 - 230.000 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 236.162 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806   232.267    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.817   236.162    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X7Y22          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.456   236.618 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[13]/Q
                         net (fo=1, routed)           0.482   237.100    audio_mixer_i/zed_audio_0/U0/audio_r_out[13]
    SLICE_X6Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.646   232.826    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X6Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[13]/C
                         clock pessimism              0.115   232.940    
                         clock uncertainty           -0.462   232.479    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)       -0.045   232.434    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[13]
  -------------------------------------------------------------------
                         required time                        232.434    
                         arrival time                        -237.100    
  -------------------------------------------------------------------
                         slack                                 -4.666    

Slack (VIOLATED) :        -4.663ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.897ns  (logic 0.518ns (57.737%)  route 0.379ns (42.263%))
  Logic Levels:           0  
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 232.822 - 230.000 ) 
    Source Clock Delay      (SCD):    6.993ns = ( 236.160 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806   232.267    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.815   236.160    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X2Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518   236.678 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/Q
                         net (fo=1, routed)           0.379   237.057    audio_mixer_i/zed_audio_0/U0/audio_l_out[16]
    SLICE_X3Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.642   232.822    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X3Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[16]/C
                         clock pessimism              0.115   232.936    
                         clock uncertainty           -0.462   232.475    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)       -0.081   232.394    audio_mixer_i/zed_audio_0/U0/line_in_l_reg[16]
  -------------------------------------------------------------------
                         required time                        232.394    
                         arrival time                        -237.057    
  -------------------------------------------------------------------
                         slack                                 -4.663    

Slack (VIOLATED) :        -4.629ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.184%)  route 0.471ns (50.816%))
  Logic Levels:           0  
  Clock Path Skew:        -4.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 232.826 - 230.000 ) 
    Source Clock Delay      (SCD):    6.998ns = ( 236.165 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806   232.267    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.820   236.165    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X7Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456   236.621 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[16]/Q
                         net (fo=1, routed)           0.471   237.092    audio_mixer_i/zed_audio_0/U0/audio_r_out[16]
    SLICE_X6Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.646   232.826    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X6Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[16]/C
                         clock pessimism              0.115   232.940    
                         clock uncertainty           -0.462   232.479    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)       -0.016   232.463    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[16]
  -------------------------------------------------------------------
                         required time                        232.463    
                         arrival time                        -237.092    
  -------------------------------------------------------------------
                         slack                                 -4.629    

Slack (VIOLATED) :        -4.592ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.671ns  (logic 0.478ns (71.217%)  route 0.193ns (28.783%))
  Logic Levels:           0  
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 232.824 - 230.000 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 236.162 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806   232.267    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.817   236.162    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X0Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.478   236.640 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[8]/Q
                         net (fo=1, routed)           0.193   236.833    audio_mixer_i/zed_audio_0/U0/audio_l_out[8]
    SLICE_X1Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.644   232.824    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X1Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[8]/C
                         clock pessimism              0.115   232.938    
                         clock uncertainty           -0.462   232.477    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)       -0.236   232.241    audio_mixer_i/zed_audio_0/U0/line_in_l_reg[8]
  -------------------------------------------------------------------
                         required time                        232.241    
                         arrival time                        -236.833    
  -------------------------------------------------------------------
                         slack                                 -4.592    

Slack (VIOLATED) :        -4.588ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_l_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.810ns  (logic 0.518ns (63.937%)  route 0.292ns (36.063%))
  Logic Levels:           0  
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 232.824 - 230.000 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 236.162 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806   232.267    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.817   236.162    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X0Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.518   236.680 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[20]/Q
                         net (fo=1, routed)           0.292   236.972    audio_mixer_i/zed_audio_0/U0/audio_l_out[20]
    SLICE_X1Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.644   232.824    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X1Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[20]/C
                         clock pessimism              0.115   232.938    
                         clock uncertainty           -0.462   232.477    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)       -0.093   232.384    audio_mixer_i/zed_audio_0/U0/line_in_l_reg[20]
  -------------------------------------------------------------------
                         required time                        232.384    
                         arrival time                        -236.972    
  -------------------------------------------------------------------
                         slack                                 -4.588    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.809ns  (logic 0.518ns (64.016%)  route 0.291ns (35.984%))
  Logic Levels:           0  
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 232.824 - 230.000 ) 
    Source Clock Delay      (SCD):    6.995ns = ( 236.162 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806   232.267    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.817   236.162    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X0Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.518   236.680 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/Q
                         net (fo=1, routed)           0.291   236.971    audio_mixer_i/zed_audio_0/U0/audio_l_out[3]
    SLICE_X1Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.644   232.824    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X1Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[3]/C
                         clock pessimism              0.115   232.938    
                         clock uncertainty           -0.462   232.477    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)       -0.093   232.384    audio_mixer_i/zed_audio_0/U0/line_in_l_reg[3]
  -------------------------------------------------------------------
                         required time                        232.384    
                         arrival time                        -236.971    
  -------------------------------------------------------------------
                         slack                                 -4.587    

Slack (VIOLATED) :        -4.577ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.013%)  route 0.331ns (38.987%))
  Logic Levels:           0  
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 232.829 - 230.000 ) 
    Source Clock Delay      (SCD):    7.001ns = ( 236.168 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.806   232.267    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.823   236.168    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X6Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518   236.686 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[8]/Q
                         net (fo=1, routed)           0.331   237.017    audio_mixer_i/zed_audio_0/U0/audio_r_out[8]
    SLICE_X7Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.650   232.830    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X7Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[8]/C
                         clock pessimism              0.115   232.944    
                         clock uncertainty           -0.462   232.483    
    SLICE_X7Y17          FDRE (Setup_fdre_C_D)       -0.043   232.440    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[8]
  -------------------------------------------------------------------
                         required time                        232.440    
                         arrival time                        -237.017    
  -------------------------------------------------------------------
                         slack                                 -4.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_l_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.610     2.147    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X5Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     2.288 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[19]/Q
                         net (fo=1, routed)           0.052     2.340    audio_mixer_i/zed_audio_0/U0/audio_l_out[19]
    SLICE_X4Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.878     1.244    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X4Y25          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[19]/C
                         clock pessimism             -0.030     1.214    
                         clock uncertainty            0.462     1.676    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.076     1.752    audio_mixer_i/zed_audio_0/U0/line_in_l_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.614     2.151    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X3Y20          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.292 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[2]/Q
                         net (fo=1, routed)           0.054     2.346    audio_mixer_i/zed_audio_0/U0/audio_l_out[2]
    SLICE_X2Y20          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.884     1.250    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X2Y20          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[2]/C
                         clock pessimism             -0.030     1.220    
                         clock uncertainty            0.462     1.682    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.076     1.758    audio_mixer_i/zed_audio_0/U0/line_in_l_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.613     2.150    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X7Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     2.291 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[14]/Q
                         net (fo=1, routed)           0.054     2.345    audio_mixer_i/zed_audio_0/U0/audio_r_out[14]
    SLICE_X6Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.882     1.248    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X6Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[14]/C
                         clock pessimism             -0.030     1.218    
                         clock uncertainty            0.462     1.680    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.076     1.756    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_l_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.614     2.151    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X3Y20          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     2.292 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[0]/Q
                         net (fo=1, routed)           0.056     2.348    audio_mixer_i/zed_audio_0/U0/audio_l_out[0]
    SLICE_X2Y20          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.884     1.250    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X2Y20          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[0]/C
                         clock pessimism             -0.030     1.220    
                         clock uncertainty            0.462     1.682    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.075     1.757    audio_mixer_i/zed_audio_0/U0/line_in_l_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_l_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.613     2.150    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X7Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     2.291 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[12]/Q
                         net (fo=1, routed)           0.056     2.347    audio_mixer_i/zed_audio_0/U0/audio_l_out[12]
    SLICE_X6Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.882     1.248    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X6Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[12]/C
                         clock pessimism             -0.030     1.218    
                         clock uncertainty            0.462     1.680    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.075     1.755    audio_mixer_i/zed_audio_0/U0/line_in_l_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.619     2.156    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X5Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     2.297 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[21]/Q
                         net (fo=1, routed)           0.102     2.399    audio_mixer_i/zed_audio_0/U0/audio_r_out[21]
    SLICE_X7Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.888     1.254    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X7Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[21]/C
                         clock pessimism             -0.030     1.224    
                         clock uncertainty            0.462     1.686    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.078     1.764    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.619     2.156    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X5Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     2.297 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[7]/Q
                         net (fo=1, routed)           0.101     2.398    audio_mixer_i/zed_audio_0/U0/audio_r_out[7]
    SLICE_X7Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.888     1.254    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X7Y15          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[7]/C
                         clock pessimism             -0.030     1.224    
                         clock uncertainty            0.462     1.686    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.076     1.762    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.617     2.154    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X1Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     2.295 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[1]/Q
                         net (fo=1, routed)           0.101     2.396    audio_mixer_i/zed_audio_0/U0/audio_r_out[1]
    SLICE_X3Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.887     1.253    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X3Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[1]/C
                         clock pessimism             -0.030     1.223    
                         clock uncertainty            0.462     1.685    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.075     1.760    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.613     2.150    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X7Y22          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     2.291 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[12]/Q
                         net (fo=1, routed)           0.101     2.392    audio_mixer_i/zed_audio_0/U0/audio_r_out[12]
    SLICE_X5Y22          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.881     1.247    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y22          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_r_reg[12]/C
                         clock pessimism             -0.030     1.217    
                         clock uncertainty            0.462     1.679    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.076     1.755    audio_mixer_i/zed_audio_0/U0/line_in_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/line_in_l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.597     0.933    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.613     2.150    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X3Y22          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     2.291 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[9]/Q
                         net (fo=1, routed)           0.101     2.392    audio_mixer_i/zed_audio_0/U0/audio_l_out[9]
    SLICE_X1Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.880     1.246    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X1Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/line_in_l_reg[9]/C
                         clock pessimism             -0.030     1.216    
                         clock uncertainty            0.462     1.678    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.076     1.754    audio_mixer_i/zed_audio_0/U0/line_in_l_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.638    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  zed_audio_clk_48M

Setup :           48  Failing Endpoints,  Worst Slack       -4.041ns,  Total Violation     -125.916ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.041ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.774ns  (logic 0.580ns (7.461%)  route 7.194ns (92.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 27.168 - 20.833 ) 
    Source Clock Delay      (SCD):    3.117ns = ( 23.117 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.823    23.117    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    23.573 r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[12]/Q
                         net (fo=1, routed)           7.194    30.767    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][12]
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.124    30.891 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[20]_i_1/O
                         net (fo=1, routed)           0.000    30.891    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[20]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.644    27.168    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X5Y20          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]/C
                         clock pessimism              0.115    27.283    
                         clock uncertainty           -0.462    26.821    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.029    26.850    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]
  -------------------------------------------------------------------
                         required time                         26.850    
                         arrival time                         -30.891    
  -------------------------------------------------------------------
                         slack                                 -4.041    

Slack (VIOLATED) :        -3.931ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.666ns  (logic 0.580ns (7.566%)  route 7.086ns (92.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 27.168 - 20.833 ) 
    Source Clock Delay      (SCD):    3.117ns = ( 23.117 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.823    23.117    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    23.573 r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[14]/Q
                         net (fo=1, routed)           7.086    30.659    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][14]
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.124    30.783 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[22]_i_1/O
                         net (fo=1, routed)           0.000    30.783    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[22]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.644    27.168    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X5Y20          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/C
                         clock pessimism              0.115    27.283    
                         clock uncertainty           -0.462    26.821    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.031    26.852    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]
  -------------------------------------------------------------------
                         required time                         26.852    
                         arrival time                         -30.783    
  -------------------------------------------------------------------
                         slack                                 -3.931    

Slack (VIOLATED) :        -3.803ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.537ns  (logic 0.716ns (9.500%)  route 6.821ns (90.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 27.168 - 20.833 ) 
    Source Clock Delay      (SCD):    3.118ns = ( 23.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.824    23.118    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X1Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    23.537 r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[20]/Q
                         net (fo=1, routed)           6.821    30.358    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][20]
    SLICE_X3Y21          LUT4 (Prop_lut4_I0_O)        0.297    30.655 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[28]_i_1/O
                         net (fo=1, routed)           0.000    30.655    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[28]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.644    27.168    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X3Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]/C
                         clock pessimism              0.115    27.283    
                         clock uncertainty           -0.462    26.821    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.031    26.852    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]
  -------------------------------------------------------------------
                         required time                         26.852    
                         arrival time                         -30.655    
  -------------------------------------------------------------------
                         slack                                 -3.803    

Slack (VIOLATED) :        -3.642ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.377ns  (logic 0.642ns (8.703%)  route 6.735ns (91.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 27.169 - 20.833 ) 
    Source Clock Delay      (SCD):    3.119ns = ( 23.119 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.825    23.119    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X6Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    23.637 r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[6]/Q
                         net (fo=1, routed)           6.735    30.372    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][6]
    SLICE_X5Y18          LUT4 (Prop_lut4_I0_O)        0.124    30.496 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[14]_i_1/O
                         net (fo=1, routed)           0.000    30.496    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[14]_i_1_n_0
    SLICE_X5Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.645    27.169    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X5Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]/C
                         clock pessimism              0.115    27.284    
                         clock uncertainty           -0.462    26.822    
    SLICE_X5Y18          FDRE (Setup_fdre_C_D)        0.031    26.853    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]
  -------------------------------------------------------------------
                         required time                         26.853    
                         arrival time                         -30.496    
  -------------------------------------------------------------------
                         slack                                 -3.642    

Slack (VIOLATED) :        -3.316ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.048ns  (logic 0.642ns (9.109%)  route 6.406ns (90.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 27.168 - 20.833 ) 
    Source Clock Delay      (SCD):    3.119ns = ( 23.119 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.825    23.119    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X6Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    23.637 r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[8]/Q
                         net (fo=1, routed)           6.406    30.043    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][8]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124    30.167 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[16]_i_1/O
                         net (fo=1, routed)           0.000    30.167    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[16]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.644    27.168    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X5Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[16]/C
                         clock pessimism              0.115    27.283    
                         clock uncertainty           -0.462    26.821    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.029    26.850    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[16]
  -------------------------------------------------------------------
                         required time                         26.850    
                         arrival time                         -30.167    
  -------------------------------------------------------------------
                         slack                                 -3.316    

Slack (VIOLATED) :        -3.179ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.963ns  (logic 0.773ns (11.101%)  route 6.190ns (88.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 27.166 - 20.833 ) 
    Source Clock Delay      (SCD):    3.114ns = ( 23.114 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.820    23.114    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.478    23.592 r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[5]/Q
                         net (fo=1, routed)           6.190    29.782    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][5]
    SLICE_X2Y22          LUT4 (Prop_lut4_I0_O)        0.295    30.077 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[45]_i_1/O
                         net (fo=1, routed)           0.000    30.077    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[45]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.642    27.166    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X2Y22          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[45]/C
                         clock pessimism              0.115    27.281    
                         clock uncertainty           -0.462    26.819    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.079    26.898    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[45]
  -------------------------------------------------------------------
                         required time                         26.898    
                         arrival time                         -30.077    
  -------------------------------------------------------------------
                         slack                                 -3.179    

Slack (VIOLATED) :        -3.171ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.900ns  (logic 0.580ns (8.406%)  route 6.320ns (91.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 27.169 - 20.833 ) 
    Source Clock Delay      (SCD):    3.122ns = ( 23.122 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.828    23.122    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y17          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456    23.578 r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[4]/Q
                         net (fo=1, routed)           6.320    29.898    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][4]
    SLICE_X5Y18          LUT4 (Prop_lut4_I0_O)        0.124    30.022 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[12]_i_1/O
                         net (fo=1, routed)           0.000    30.022    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[12]_i_1_n_0
    SLICE_X5Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.645    27.169    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X5Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]/C
                         clock pessimism              0.115    27.284    
                         clock uncertainty           -0.462    26.822    
    SLICE_X5Y18          FDRE (Setup_fdre_C_D)        0.029    26.851    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         26.851    
                         arrival time                         -30.022    
  -------------------------------------------------------------------
                         slack                                 -3.171    

Slack (VIOLATED) :        -3.116ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.850ns  (logic 0.718ns (10.482%)  route 6.132ns (89.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 27.166 - 20.833 ) 
    Source Clock Delay      (SCD):    3.118ns = ( 23.118 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.824    23.118    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X1Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    23.537 r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[7]/Q
                         net (fo=1, routed)           6.132    29.669    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][7]
    SLICE_X1Y22          LUT4 (Prop_lut4_I0_O)        0.299    29.968 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[47]_i_1/O
                         net (fo=1, routed)           0.000    29.968    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[47]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.642    27.166    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X1Y22          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[47]/C
                         clock pessimism              0.115    27.281    
                         clock uncertainty           -0.462    26.819    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.032    26.851    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[47]
  -------------------------------------------------------------------
                         required time                         26.851    
                         arrival time                         -29.968    
  -------------------------------------------------------------------
                         slack                                 -3.116    

Slack (VIOLATED) :        -3.088ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.821ns  (logic 0.580ns (8.503%)  route 6.241ns (91.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 27.168 - 20.833 ) 
    Source Clock Delay      (SCD):    3.119ns = ( 23.119 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.825    23.119    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X7Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.456    23.575 r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[10]/Q
                         net (fo=1, routed)           6.241    29.816    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][10]
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.124    29.940 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[18]_i_1/O
                         net (fo=1, routed)           0.000    29.940    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[18]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.644    27.168    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X5Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18]/C
                         clock pessimism              0.115    27.283    
                         clock uncertainty           -0.462    26.821    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.031    26.852    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18]
  -------------------------------------------------------------------
                         required time                         26.852    
                         arrival time                         -29.940    
  -------------------------------------------------------------------
                         slack                                 -3.088    

Slack (VIOLATED) :        -3.065ns  (required time - arrival time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.849ns  (logic 0.718ns (10.484%)  route 6.131ns (89.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.330ns = ( 27.163 - 20.833 ) 
    Source Clock Delay      (SCD):    3.112ns = ( 23.112 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.818    23.112    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X3Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419    23.531 r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[23]/Q
                         net (fo=1, routed)           6.131    29.662    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][23]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.299    29.961 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000    29.961    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         1.612    23.625    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.639    27.163    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X2Y24          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.115    27.278    
                         clock uncertainty           -0.462    26.816    
    SLICE_X2Y24          FDRE (Setup_fdre_C_D)        0.079    26.895    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         26.895    
                         arrival time                         -29.961    
  -------------------------------------------------------------------
                         slack                                 -3.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.209ns (8.322%)  route 2.303ns (91.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.617     0.952    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X6Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.117 r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[5]/Q
                         net (fo=1, routed)           2.303     3.419    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][5]
    SLICE_X5Y18          LUT4 (Prop_lut4_I0_O)        0.045     3.464 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[13]_i_1/O
                         net (fo=1, routed)           0.000     3.464    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[13]_i_1_n_0
    SLICE_X5Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.883     2.771    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X5Y18          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/C
                         clock pessimism             -0.030     2.741    
                         clock uncertainty            0.462     3.203    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.092     3.295    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.226ns (8.886%)  route 2.317ns (91.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.615     0.951    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.128     1.079 r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[18]/Q
                         net (fo=1, routed)           2.317     3.396    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][18]
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.098     3.494 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[26]_i_1/O
                         net (fo=1, routed)           0.000     3.494    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[26]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.880     2.768    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X4Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/C
                         clock pessimism             -0.030     2.738    
                         clock uncertainty            0.462     3.200    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.121     3.321    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.186ns (7.394%)  route 2.330ns (92.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.615     0.951    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.092 r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[13]/Q
                         net (fo=1, routed)           2.330     3.421    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][13]
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.045     3.466 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[21]_i_1/O
                         net (fo=1, routed)           0.000     3.466    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[21]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.881     2.769    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X5Y20          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/C
                         clock pessimism             -0.030     2.739    
                         clock uncertainty            0.462     3.201    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.092     3.293    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.186ns (7.296%)  route 2.364ns (92.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.615     0.951    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X1Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.092 r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[6]/Q
                         net (fo=1, routed)           2.364     3.455    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][6]
    SLICE_X2Y22          LUT4 (Prop_lut4_I0_O)        0.045     3.500 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[46]_i_1/O
                         net (fo=1, routed)           0.000     3.500    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[46]_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.880     2.768    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X2Y22          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[46]/C
                         clock pessimism             -0.030     2.738    
                         clock uncertainty            0.462     3.200    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.121     3.321    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[46]
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.186ns (7.283%)  route 2.368ns (92.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.613     0.949    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[12]/Q
                         net (fo=1, routed)           2.368     3.458    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][12]
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.045     3.503 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     3.503    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.877     2.765    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X4Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism             -0.030     2.735    
                         clock uncertainty            0.462     3.197    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.121     3.318    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.209ns (8.264%)  route 2.320ns (91.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.613     0.949    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.113 r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[14]/Q
                         net (fo=1, routed)           2.320     3.432    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][14]
    SLICE_X3Y23          LUT4 (Prop_lut4_I0_O)        0.045     3.477 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000     3.477    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.878     2.766    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X3Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism             -0.030     2.736    
                         clock uncertainty            0.462     3.198    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.092     3.290    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.186ns (7.349%)  route 2.345ns (92.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.617     0.952    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X7Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.094 r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[21]/Q
                         net (fo=1, routed)           2.345     3.438    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][21]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.045     3.483 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[29]_i_1/O
                         net (fo=1, routed)           0.000     3.483    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[29]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.883     2.771    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X3Y19          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]/C
                         clock pessimism             -0.030     2.741    
                         clock uncertainty            0.462     3.203    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.091     3.294    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.294    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.186ns (7.264%)  route 2.375ns (92.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.613     0.949    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[10]/Q
                         net (fo=1, routed)           2.375     3.464    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][10]
    SLICE_X4Y23          LUT4 (Prop_lut4_I0_O)        0.045     3.509 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     3.509    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.877     2.765    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X4Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism             -0.030     2.735    
                         clock uncertainty            0.462     3.197    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.120     3.317    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.226ns (8.810%)  route 2.339ns (91.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.615     0.951    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X5Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.128     1.079 r  audio_mixer_i/zed_audio_0/U0/hphone_r_freeze_100_reg[17]/Q
                         net (fo=1, routed)           2.339     3.418    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][17]
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.098     3.516 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[25]_i_1/O
                         net (fo=1, routed)           0.000     3.516    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[25]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.880     2.768    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X4Y21          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/C
                         clock pessimism             -0.030     2.738    
                         clock uncertainty            0.462     3.200    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.121     3.321    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.246ns (9.695%)  route 2.291ns (90.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.613     0.949    audio_mixer_i/zed_audio_0/U0/clk_100
    SLICE_X2Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.148     1.097 r  audio_mixer_i/zed_audio_0/U0/hphone_l_freeze_100_reg[9]/Q
                         net (fo=1, routed)           2.291     3.388    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][9]
    SLICE_X3Y23          LUT4 (Prop_lut4_I0_O)        0.098     3.486 r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     3.486    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_mixer_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_mixer_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_mixer_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=102, routed)         0.864     1.230    audio_mixer_i/zed_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  audio_mixer_i/zed_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    audio_mixer_i/zed_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  audio_mixer_i/zed_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.878     2.766    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X3Y23          FDRE                                         r  audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism             -0.030     2.736    
                         clock uncertainty            0.462     3.198    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.092     3.290    audio_mixer_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.196    





