// Seed: 1047274717
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri0 id_7,
    output uwire id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wor id_11,
    input wire id_12,
    input supply1 id_13,
    output wor id_14,
    output tri0 id_15,
    output uwire id_16,
    output wand id_17,
    output uwire id_18,
    input tri0 id_19,
    input supply1 id_20
    , id_22
);
  wire id_23;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    output wor id_4,
    output wand id_5,
    input supply1 id_6,
    input wor id_7,
    input wor id_8,
    input tri0 id_9,
    output uwire id_10,
    inout tri id_11,
    input wor id_12,
    output wor id_13,
    output uwire id_14
    , id_26,
    input wire id_15,
    output tri id_16
    , id_27,
    input supply1 id_17,
    output tri0 id_18,
    input wor id_19,
    output tri0 id_20,
    input wire id_21,
    output wire id_22,
    input wire id_23,
    output wire id_24
);
  assign id_5 = 1;
  module_0(
      id_19,
      id_11,
      id_6,
      id_11,
      id_12,
      id_19,
      id_16,
      id_14,
      id_10,
      id_7,
      id_20,
      id_1,
      id_17,
      id_2,
      id_11,
      id_24,
      id_14,
      id_0,
      id_20,
      id_7,
      id_11
  );
endmodule
