#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 26 14:48:20 2019
# Process ID: 5420
# Current directory: D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16888 D:\Users\Julian\Documents\UCSC Year THREE\CSE 100\Lab 4\Lab 4\Lab 4.xpr
# Log file: D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/vivado.log
# Journal file: D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 684.418 ; gain = 85.773
update_compile_order -fileset sources_1
close [ open {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v} w ]
add_files {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v}}
update_compile_order -fileset sources_1
file mkdir D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new
file mkdir D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new
file mkdir D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new
file mkdir D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new
file mkdir D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new
file mkdir {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new}
close [ open {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v} w ]
add_files -fileset sim_1 {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <main> not found while processing module instance <UUT> [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 738.070 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.counterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot counterTest_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Users/Julian/Documents/UCSC -notrace
couldn't read file "D:/Users/Julian/Documents/UCSC": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 27 11:27:51 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 738.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counterTest_behav -key {Behavioral:sim_1:Functional:counterTest} -tclbatch {counterTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source counterTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 769.738 ; gain = 31.668
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counterTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 769.738 ; gain = 31.668
run 0.5 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.counterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot counterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 769.738 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.counterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot counterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 769.738 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.counterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot counterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 769.738 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.counterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot counterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 769.738 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest_behav xil_defaultlib.counterTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.counterTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot counterTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 769.738 ; gain = 0.000
run 0.5 us
close [ open {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v} w ]
add_files {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest5.v} w ]
add_files -fileset sim_1 {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest5.v}}
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/simulate.log"
set_property is_enabled false [get_files  {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest5.v}}]
set_property is_enabled false [get_files  {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v}}]
set_property is_enabled true [get_files  {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest5.v}}]
set_property top countUD5L [current_fileset]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol clock, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 769.738 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest3_behav xil_defaultlib.counterTest3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest3_behav xil_defaultlib.counterTest3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.counterTest3 in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest5_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest5_behav xil_defaultlib.counterTest5 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest5_behav xil_defaultlib.counterTest5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest5.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest5_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest5_behav xil_defaultlib.counterTest5 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest5_behav xil_defaultlib.counterTest5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.counterTest5
Compiling module xil_defaultlib.glbl
Built simulation snapshot counterTest5_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Users/Julian/Documents/UCSC -notrace
couldn't read file "D:/Users/Julian/Documents/UCSC": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 27 12:03:10 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counterTest5_behav -key {Behavioral:sim_1:Functional:counterTest5} -tclbatch {counterTest5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source counterTest5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counterTest5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 769.738 ; gain = 0.000
run 0.5 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 769.738 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest5_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest5_behav xil_defaultlib.counterTest5 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest5_behav xil_defaultlib.counterTest5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 769.738 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest5_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest5
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest5_behav xil_defaultlib.counterTest5 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest5_behav xil_defaultlib.counterTest5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.counterTest5
Compiling module xil_defaultlib.glbl
Built simulation snapshot counterTest5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 769.738 ; gain = 0.000
close [ open {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v} w ]
add_files {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/selector.v}}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: countUD5L
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1171.508 ; gain = 174.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'countUD5L' [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (1#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'countUD5L' (2#1) [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.199 ; gain = 238.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.199 ; gain = 238.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.199 ; gain = 238.781
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1350.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1368.508 ; gain = 371.090
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1368.508 ; gain = 598.770
close [ open {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v} w ]
add_files {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/ringCount.v}}
update_compile_order -fileset sources_1
close [ open {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v} w ]
add_files {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/edgeDetector.v}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest5_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest5
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest5_behav xil_defaultlib.counterTest5 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest5_behav xil_defaultlib.counterTest5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.counterTest5
Compiling module xil_defaultlib.glbl
Built simulation snapshot counterTest5_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Users/Julian/Documents/UCSC -notrace
couldn't read file "D:/Users/Julian/Documents/UCSC": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 16:32:59 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1621.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counterTest5_behav -key {Behavioral:sim_1:Functional:counterTest5} -tclbatch {counterTest5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source counterTest5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counterTest5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1621.621 ; gain = 0.000
run 0.5 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest5_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest5_behav xil_defaultlib.counterTest5 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest5_behav xil_defaultlib.counterTest5 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1621.621 ; gain = 0.000
run 0.5 us
run 0.5 us
set_property is_enabled false [get_files  {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest5.v}}]
set_property top countUD3L [current_fileset]
set_property is_enabled true [get_files  {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v}}]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'countUD16L' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj countUD16L_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2458] undeclared symbol utc3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v:56]
INFO: [VRFC 10-2458] undeclared symbol dtc3, assumed default net type wire [D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD16L.v:56]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot countUD16L_behav xil_defaultlib.countUD16L xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot countUD16L_behav xil_defaultlib.countUD16L xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.glbl
Built simulation snapshot countUD16L_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Users/Julian/Documents/UCSC -notrace
couldn't read file "D:/Users/Julian/Documents/UCSC": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 17:27:00 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1621.621 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
run 0.5 us
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1621.621 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'countUD16L' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj countUD16L_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.621 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.621 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'countUD16L' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj countUD16L_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1621.621 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1621.621 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
set_property top counterTest3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest3
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest3_behav xil_defaultlib.counterTest3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest3_behav xil_defaultlib.counterTest3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.counterTest3
Compiling module xil_defaultlib.glbl
Built simulation snapshot counterTest3_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Users/Julian/Documents/UCSC -notrace
couldn't read file "D:/Users/Julian/Documents/UCSC": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 17:29:56 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counterTest3_behav -key {Behavioral:sim_1:Functional:counterTest3} -tclbatch {counterTest3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source counterTest3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counterTest3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1621.621 ; gain = 0.000
run 0.5 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counterTest3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counterTest3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sim_1/new/counterTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest3
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.sim/sim_1/behav/xsim'
"xelab -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest3_behav xil_defaultlib.counterTest3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0b14c55630a441683fec08c734dd4d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counterTest3_behav xil_defaultlib.counterTest3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.counterTest3
Compiling module xil_defaultlib.glbl
Built simulation snapshot counterTest3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1621.621 ; gain = 0.000
run 0.5 us
close [ open {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/toppo.v} w ]
add_files {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 4/Lab 4/Lab 4.srcs/sources_1/new/toppo.v}}
update_compile_order -fileset sources_1
