m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/simulation/modelsim
valu
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1572392953
!i10b 1
!s100 =1Cme]Bz]B]LXKHMefK0g3
Ing0eMLZF7CGHLhC:>CcW[2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
R0
Z4 w1572383999
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/alu.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/alu.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1572392953.000000
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/alu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/alu.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3
Z9 tCvgOpt 0
valudec
R1
R2
!i10b 1
!s100 B[>PA2eZmdhniH22njIl<3
I91h]Vnc1f=>l;ImKQXgaL2
R3
!s105 aludec_sv_unit
S1
R0
R4
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/aludec.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/aludec.sv
L0 3
R5
r1
!s85 0
31
R6
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/aludec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/aludec.sv|
!i113 1
R7
R8
R9
vcontroller
R1
R2
!i10b 1
!s100 z`gO1FUHJhkAOhaD[eS922
IZX2ZzgHeiBgOV]J1?@OPU2
R3
!s105 controller_sv_unit
S1
R0
R4
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/controller.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/controller.sv
L0 3
R5
r1
!s85 0
31
R6
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/controller.sv|
!i113 1
R7
R8
R9
vdatapath
R1
R2
!i10b 1
!s100 ?M1RJ`[cYlNJT@6G`@<kR2
Ih_ieohUV7iLQ`km2YQgo90
R3
!s105 datapath_sv_unit
S1
R0
R4
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/datapath.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/datapath.sv
L0 3
R5
r1
!s85 0
31
R6
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/datapath.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/datapath.sv|
!i113 1
R7
R8
R9
vdecode
R1
R2
!i10b 1
!s100 >B695@19=VFLHnI7PCIf43
IN?oPPmN`79TOmhAYM9MME2
R3
!s105 decode_sv_unit
S1
R0
Z10 w1572384000
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/decode.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/decode.sv
L0 3
R5
r1
!s85 0
31
R6
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/decode.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/decode.sv|
!i113 1
R7
R8
R9
Edmem
R10
Z11 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z12 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z13 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z14 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z15 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z16 8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/dmem.vhd
Z17 FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/dmem.vhd
l0
L12
Vbn3b0?2?3c<CA[;DdzR8^2
!s100 9UhgcemjCI:F<bA>GRZY=0
Z18 OV;C;10.5b;63
33
R2
!i10b 1
R6
Z19 !s90 -reportprogress|300|-2008|-work|work|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/dmem.vhd|
Z20 !s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/dmem.vhd|
!i113 1
Z21 o-2008 -work work
Z22 tExplicit 1 CvgOpt 0
Abehave
R11
R12
R13
R14
R15
DEx4 work 4 dmem 0 22 bn3b0?2?3c<CA[;DdzR8^2
l48
L21
VDh96PiNJ]7?7j;Lg;aQ4C2
!s100 :T59bj[[mPPf;6aL4X8bL0
R18
33
R2
!i10b 1
R6
R19
R20
!i113 1
R21
R22
vexecute
R1
R2
!i10b 1
!s100 lA[8;mQYE=BBKzZB4:o?;2
IoCnKVYjj:nL<4o14>]jbh0
R3
!s105 execute_sv_unit
S1
R0
R10
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/execute.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/execute.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/execute.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/execute.sv|
!i113 1
R7
R8
R9
vfetch
R1
R2
!i10b 1
!s100 cTYZh]Z3QA0W7`ALIPSjm0
IY3hPDYT1Dgl?mG1fl[`hM1
R3
!s105 fetch_sv_unit
S1
R0
R10
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/fetch.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/fetch.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/fetch.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/fetch.sv|
!i113 1
R7
R8
R9
vflopr
R1
R2
!i10b 1
!s100 J49jK_chWNbi6gESNf_d`3
I?<5nYPoZBP7L_nzO`kPhi1
R3
!s105 flopr_sv_unit
S1
R0
R10
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/flopr.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/flopr.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/flopr.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/flopr.sv|
!i113 1
R7
R8
R9
vimem
R1
R2
!i10b 1
!s100 D>4BQi1WX^IGX5C>_VDRQ3
I_CN1gi^8MFORVinSETjM[0
R3
!s105 imem_sv_unit
S1
R0
w1572392925
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/imem.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/imem.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/imem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/imem.sv|
!i113 1
R7
R8
R9
vmaindec
R1
R2
!i10b 1
!s100 maN>KAkf2KM1KOef20kgo0
I<>?a>WWhOBlm7cXgN9R0m3
R3
!s105 maindec_sv_unit
S1
R0
R10
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/maindec.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/maindec.sv
L0 1
R5
r1
!s85 0
31
Z23 !s108 1572392952.000000
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/maindec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/maindec.sv|
!i113 1
R7
R8
R9
vmemory
R1
Z24 !s110 1572392952
!i10b 1
!s100 2oVfh`njDO=6=8JZkQzMO3
IJ56P:hX>l9iD=3KP@6j_42
R3
!s105 memory_sv_unit
S1
R0
R10
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/memory.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/memory.sv
L0 3
R5
r1
!s85 0
31
R23
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/memory.sv|
!i113 1
R7
R8
R9
vmux2
R1
R24
!i10b 1
!s100 ZcFDEPCUJJ5S4b`8L47QX0
I9CmU8GcQVzWge2CDVO<9U1
R3
!s105 mux2_sv_unit
S1
R0
R10
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/mux2.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/mux2.sv
L0 3
R5
r1
!s85 0
31
R23
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/mux2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/mux2.sv|
!i113 1
R7
R8
R9
vprocessor_arm
R1
R24
!i10b 1
!s100 NIJEBNU5H]_0gE@^?jcW41
IPjdbU15BLJlgoz^`Q3;=o0
R3
!s105 processor_arm_sv_unit
S1
R0
R10
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/processor_arm.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/processor_arm.sv
L0 3
R5
r1
!s85 0
31
R23
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/processor_arm.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/processor_arm.sv|
!i113 1
R7
R8
R9
vprocessor_tb
R1
R2
!i10b 1
!s100 `2g<4alGJR4C_cHeaS<CO2
Il]?HlULmf1z?O?1Qm;1Cm2
R3
!s105 processor_tb_sv_unit
S1
R0
R10
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/processor_tb.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/processor_tb.sv
L0 4
R5
r1
!s85 0
31
R6
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/processor_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/processor_tb.sv|
!i113 1
R7
R8
R9
vregfile
R1
R24
!i10b 1
!s100 KYFX5GL9`]JoQnkQHZz[S0
I2McF[igC^5Li8P5Ijm3Kg2
R3
!s105 regfile_sv_unit
S1
R0
R10
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/regfile.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/regfile.sv
L0 1
R5
r1
!s85 0
31
R23
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/regfile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/regfile.sv|
!i113 1
R7
R8
R9
vsignext
R1
R24
!i10b 1
!s100 MzEzTJFS>i=G@f3oV[VLN1
I4IO[3z`o9?n5PG5C2^HLS0
R3
!s105 signext_sv_unit
S1
R0
R10
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/signext.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/signext.sv
L0 1
R5
r1
!s85 0
31
R23
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/signext.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/signext.sv|
!i113 1
R7
R8
R9
vwriteback
R1
R24
!i10b 1
!s100 hk5;3<F?WSmSJ]D;T7OMW3
Ig4bRzkzCUdAGHemM<c0f<3
R3
!s105 writeback_sv_unit
S1
R0
R10
8C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/writeback.sv
FC:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/writeback.sv
L0 3
R5
r1
!s85 0
31
R23
!s107 C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/writeback.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ARQ/ArquitecturaFPGA/Lab3/writeback.sv|
!i113 1
R7
R8
R9
