# 1 "arch/arm/boot/dts/vf610-zii-scu4-aib.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/vf610-zii-scu4-aib.dts"




/dts-v1/;
# 1 "arch/arm/boot/dts/vf610.dtsi" 1





# 1 "arch/arm/boot/dts/vf500.dtsi" 1




# 1 "arch/arm/boot/dts/vfxxx.dtsi" 1




# 1 "arch/arm/boot/dts/vf610-pinfunc.h" 1
# 6 "arch/arm/boot/dts/vfxxx.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/vf610-clock.h" 1
# 7 "arch/arm/boot/dts/vfxxx.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 8 "arch/arm/boot/dts/vfxxx.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm/boot/dts/vfxxx.dtsi" 2

/ {
 aliases {
  can0 = &can0;
  can1 = &can1;
  ethernet0 = &fec0;
  ethernet1 = &fec1;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  serial4 = &uart4;
  serial5 = &uart5;
  gpio0 = &gpio0;
  gpio1 = &gpio1;
  gpio2 = &gpio2;
  gpio3 = &gpio3;
  gpio4 = &gpio4;
  usbphy0 = &usbphy0;
  usbphy1 = &usbphy1;
 };

 fxosc: fxosc {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
 };

 sxosc: sxosc {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
 };

 reboot: syscon-reboot {
  compatible = "syscon-reboot";
  regmap = <&src>;
  offset = <0x0>;
  mask = <0x1000>;
 };

 tempsensor: iio-hwmon {
  compatible = "iio-hwmon";
  io-channels = <&adc0 16>, <&adc1 16>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&mscm_ir>;
  ranges;

  aips0: aips-bus@40000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x40000000 0x00070000>;
   ranges;

   mscm_cpucfg: cpucfg@40001000 {
    compatible = "fsl,vf610-mscm-cpucfg", "syscon";
    reg = <0x40001000 0x800>;
   };

   mscm_ir: interrupt-controller@40001800 {
    compatible = "fsl,vf610-mscm-ir";
    reg = <0x40001800 0x400>;
    fsl,cpucfg = <&mscm_cpucfg>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   edma0: dma-controller@40018000 {
    #dma-cells = <2>;
    compatible = "fsl,vf610-edma";
    reg = <0x40018000 0x2000>,
     <0x40024000 0x1000>,
     <0x40025000 0x1000>;
    dma-channels = <32>;
    interrupts = <8 4>,
      <9 4>;
    interrupt-names = "edma-tx", "edma-err";
    clock-names = "dmamux0", "dmamux1";
    clocks = <&clks 150>,
     <&clks 151>;
    status = "disabled";
   };

   can0: flexcan@40020000 {
    compatible = "fsl,vf610-flexcan";
    reg = <0x40020000 0x4000>;
    interrupts = <58 4>;
    clocks = <&clks 142>,
      <&clks 142>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart0: serial@40027000 {
    compatible = "fsl,vf610-lpuart";
    reg = <0x40027000 0x1000>;
    interrupts = <61 4>;
    clocks = <&clks 39>;
    clock-names = "ipg";
    dmas = <&edma0 0 2>,
     <&edma0 0 3>;
    dma-names = "rx","tx";
    status = "disabled";
   };

   uart1: serial@40028000 {
    compatible = "fsl,vf610-lpuart";
    reg = <0x40028000 0x1000>;
    interrupts = <62 4>;
    clocks = <&clks 40>;
    clock-names = "ipg";
    dmas = <&edma0 0 4>,
     <&edma0 0 5>;
    dma-names = "rx","tx";
    status = "disabled";
   };

   uart2: serial@40029000 {
    compatible = "fsl,vf610-lpuart";
    reg = <0x40029000 0x1000>;
    interrupts = <63 4>;
    clocks = <&clks 41>;
    clock-names = "ipg";
    dmas = <&edma0 0 6>,
     <&edma0 0 7>;
    dma-names = "rx","tx";
    status = "disabled";
   };

   uart3: serial@4002a000 {
    compatible = "fsl,vf610-lpuart";
    reg = <0x4002a000 0x1000>;
    interrupts = <64 4>;
    clocks = <&clks 42>;
    clock-names = "ipg";
    dmas = <&edma0 0 8>,
     <&edma0 0 9>;
    dma-names = "rx","tx";
    status = "disabled";
   };

   dspi0: spi@4002c000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-dspi";
    reg = <0x4002c000 0x1000>;
    interrupts = <67 4>;
    clocks = <&clks 72>;
    clock-names = "dspi";
    spi-num-chipselects = <6>;
    dmas = <&edma1 1 12>,
     <&edma1 1 13>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   dspi1: spi@4002d000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-dspi";
    reg = <0x4002d000 0x1000>;
    interrupts = <68 4>;
    clocks = <&clks 73>;
    clock-names = "dspi";
    spi-num-chipselects = <4>;
    dmas = <&edma1 1 14>,
     <&edma1 1 15>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   sai0: sai@4002f000 {
    compatible = "fsl,vf610-sai";
    reg = <0x4002f000 0x1000>;
    interrupts = <84 4>;
    clocks = <&clks 100>,
     <&clks 99>,
     <&clks 0>, <&clks 0>;
    clock-names = "bus", "mclk1", "mclk2", "mclk3";
    dma-names = "tx", "rx";
    dmas = <&edma0 0 17>,
     <&edma0 0 16>;
    status = "disabled";
   };

   sai1: sai@40030000 {
    compatible = "fsl,vf610-sai";
    reg = <0x40030000 0x1000>;
    interrupts = <85 4>;
    clocks = <&clks 104>,
     <&clks 103>,
     <&clks 0>, <&clks 0>;
    clock-names = "bus", "mclk1", "mclk2", "mclk3";
    dma-names = "tx", "rx";
    dmas = <&edma0 0 19>,
     <&edma0 0 18>;
    status = "disabled";
   };

   sai2: sai@40031000 {
    compatible = "fsl,vf610-sai";
    reg = <0x40031000 0x1000>;
    interrupts = <86 4>;
    clocks = <&clks 108>,
     <&clks 107>,
     <&clks 0>, <&clks 0>;
    clock-names = "bus", "mclk1", "mclk2", "mclk3";
    dma-names = "tx", "rx";
    dmas = <&edma0 0 21>,
     <&edma0 0 20>;
    status = "disabled";
   };

   sai3: sai@40032000 {
    compatible = "fsl,vf610-sai";
    reg = <0x40032000 0x1000>;
    interrupts = <87 4>;
    clocks = <&clks 112>,
     <&clks 111>,
     <&clks 0>, <&clks 0>;
    clock-names = "bus", "mclk1", "mclk2", "mclk3";
    dma-names = "tx", "rx";
    dmas = <&edma0 1 9>,
     <&edma0 1 8>;
    status = "disabled";
   };

   pit: pit@40037000 {
    compatible = "fsl,vf610-pit";
    reg = <0x40037000 0x1000>;
    interrupts = <39 4>;
    clocks = <&clks 45>;
    clock-names = "pit";
   };

   pwm0: pwm@40038000 {
    compatible = "fsl,vf610-ftm-pwm";
    #pwm-cells = <3>;
    reg = <0x40038000 0x1000>;
    clock-names = "ftm_sys", "ftm_ext",
           "ftm_fix", "ftm_cnt_clk_en";
    clocks = <&clks 62>,
     <&clks 50>,
     <&clks 51>,
     <&clks 52>;
    status = "disabled";
   };

   pwm1: pwm@40039000 {
    compatible = "fsl,vf610-ftm-pwm";
    #pwm-cells = <3>;
    reg = <0x40039000 0x1000>;
    clock-names = "ftm_sys", "ftm_ext",
           "ftm_fix", "ftm_cnt_clk_en";
    clocks = <&clks 63>,
     <&clks 53>,
     <&clks 54>,
     <&clks 55>;
    status = "disabled";
   };

   adc0: adc@4003b000 {
    compatible = "fsl,vf610-adc";
    reg = <0x4003b000 0x1000>;
    interrupts = <53 4>;
    clocks = <&clks 138>;
    clock-names = "adc";
    #io-channel-cells = <1>;
    status = "disabled";
    fsl,adck-max-frequency = <30000000>, <40000000>,
       <20000000>;
   };

   tcon0: timing-controller@4003d000 {
    compatible = "fsl,vf610-tcon";
    reg = <0x4003d000 0x1000>;
    clocks = <&clks 187>;
    clock-names = "ipg";
    status = "disabled";
   };

   wdoga5: wdog@4003e000 {
    compatible = "fsl,vf610-wdt", "fsl,imx21-wdt";
    reg = <0x4003e000 0x1000>;
    interrupts = <20 4>;
    clocks = <&clks 76>;
    clock-names = "wdog";
    status = "disabled";
   };

   qspi0: spi@40044000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-qspi";
    reg = <0x40044000 0x1000>, <0x20000000 0x10000000>;
    reg-names = "QuadSPI", "QuadSPI-memory";
    interrupts = <24 4>;
    clocks = <&clks 116>,
     <&clks 125>;
    clock-names = "qspi_en", "qspi";
    status = "disabled";
   };

   iomuxc: iomuxc@40048000 {
    compatible = "fsl,vf610-iomuxc";
    reg = <0x40048000 0x1000>;
   };

   gpio0: gpio@40049000 {
    compatible = "fsl,vf610-gpio";
    reg = <0x40049000 0x1000 0x400ff000 0x40>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupts = <107 4>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 0 32>;
   };

   gpio1: gpio@4004a000 {
    compatible = "fsl,vf610-gpio";
    reg = <0x4004a000 0x1000 0x400ff040 0x40>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupts = <108 4>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 32 32>;
   };

   gpio2: gpio@4004b000 {
    compatible = "fsl,vf610-gpio";
    reg = <0x4004b000 0x1000 0x400ff080 0x40>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupts = <109 4>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 64 32>;
   };

   gpio3: gpio@4004c000 {
    compatible = "fsl,vf610-gpio";
    reg = <0x4004c000 0x1000 0x400ff0c0 0x40>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupts = <110 4>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 96 32>;
   };

   gpio4: gpio@4004d000 {
    compatible = "fsl,vf610-gpio";
    reg = <0x4004d000 0x1000 0x400ff100 0x40>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupts = <111 4>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 128 7>;
   };

   anatop: anatop@40050000 {
    compatible = "fsl,vf610-anatop", "syscon";
    reg = <0x40050000 0x400>;
   };

   usbphy0: usbphy@40050800 {
    compatible = "fsl,vf610-usbphy";
    reg = <0x40050800 0x400>;
    interrupts = <50 4>;
    clocks = <&clks 157>;
    fsl,anatop = <&anatop>;
    status = "disabled";
   };

   usbphy1: usbphy@40050c00 {
    compatible = "fsl,vf610-usbphy";
    reg = <0x40050c00 0x400>;
    interrupts = <51 4>;
    clocks = <&clks 158>;
    fsl,anatop = <&anatop>;
    status = "disabled";
   };

   dcu0: dcu@40058000 {
    compatible = "fsl,vf610-dcu";
    reg = <0x40058000 0x1200>;
    interrupts = <30 4>;
    clocks = <&clks 88>,
     <&clks 87>;
    clock-names = "dcu", "pix";
    fsl,tcon = <&tcon0>;
    status = "disabled";
   };

   i2c0: i2c@40066000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-i2c";
    reg = <0x40066000 0x1000>;
    interrupts = <71 4>;
    clocks = <&clks 46>;
    clock-names = "ipg";
    dmas = <&edma0 0 50>,
     <&edma0 0 51>;
    dma-names = "rx","tx";
    status = "disabled";
   };

   i2c1: i2c@40067000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-i2c";
    reg = <0x40067000 0x1000>;
    interrupts = <72 4>;
    clocks = <&clks 47>;
    clock-names = "ipg";
    dmas = <&edma0 0 52>,
     <&edma0 0 53>;
    dma-names = "rx","tx";
    status = "disabled";
   };

   clks: ccm@4006b000 {
    compatible = "fsl,vf610-ccm";
    reg = <0x4006b000 0x1000>;
    clocks = <&sxosc>, <&fxosc>;
    clock-names = "sxosc", "fxosc";
    #clock-cells = <1>;
   };

   usbdev0: usb@40034000 {
    compatible = "fsl,vf610-usb", "fsl,imx27-usb";
    reg = <0x40034000 0x800>;
    interrupts = <75 4>;
    clocks = <&clks 113>;
    fsl,usbphy = <&usbphy0>;
    fsl,usbmisc = <&usbmisc0 0>;
    dr_mode = "peripheral";
    status = "disabled";
   };

   usbmisc0: usb@40034800 {
    #index-cells = <1>;
    compatible = "fsl,vf610-usbmisc";
    reg = <0x40034800 0x200>;
    clocks = <&clks 113>;
    status = "disabled";
   };

   src: src@4006e000 {
    compatible = "fsl,vf610-src", "syscon";
    reg = <0x4006e000 0x1000>;
    interrupts = <96 4>;
   };
  };

  aips1: aips-bus@40080000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x40080000 0x0007f000>;
   ranges;

   edma1: dma-controller@40098000 {
    #dma-cells = <2>;
    compatible = "fsl,vf610-edma";
    reg = <0x40098000 0x2000>,
     <0x400a1000 0x1000>,
     <0x400a2000 0x1000>;
    dma-channels = <32>;
    interrupts = <10 4>,
      <11 4>;
    interrupt-names = "edma-tx", "edma-err";
    clock-names = "dmamux0", "dmamux1";
    clocks = <&clks 152>,
     <&clks 153>;
    status = "disabled";
   };

   ocotp: ocotp@400a5000 {
    compatible = "fsl,vf610-ocotp";
    reg = <0x400a5000 0x1000>;
    clocks = <&clks 184>;
   };

   snvs0: snvs@400a7000 {
       compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
    reg = <0x400a7000 0x2000>;

    snvsrtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs0>;
     offset = <0x34>;
     interrupts = <100 4>;
     clocks = <&clks 182>;
     clock-names = "snvs-rtc";
    };
   };

   uart4: serial@400a9000 {
    compatible = "fsl,vf610-lpuart";
    reg = <0x400a9000 0x1000>;
    interrupts = <65 4>;
    clocks = <&clks 43>;
    clock-names = "ipg";
    status = "disabled";
   };

   uart5: serial@400aa000 {
    compatible = "fsl,vf610-lpuart";
    reg = <0x400aa000 0x1000>;
    interrupts = <66 4>;
    clocks = <&clks 44>;
    clock-names = "ipg";
    status = "disabled";
   };

   dspi2: spi@400ac000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-dspi";
    reg = <0x400ac000 0x1000>;
    interrupts = <69 4>;
    clocks = <&clks 74>;
    clock-names = "dspi";
    spi-num-chipselects = <2>;
    dmas = <&edma1 0 10>,
     <&edma1 0 11>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   dspi3: spi@400ad000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-dspi";
    reg = <0x400ad000 0x1000>;
    interrupts = <70 4>;
    clocks = <&clks 75>;
    clock-names = "dspi";
    spi-num-chipselects = <2>;
    dmas = <&edma1 0 12>,
     <&edma1 0 13>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   adc1: adc@400bb000 {
    compatible = "fsl,vf610-adc";
    reg = <0x400bb000 0x1000>;
    interrupts = <54 4>;
    clocks = <&clks 139>;
    clock-names = "adc";
    #io-channel-cells = <1>;
    status = "disabled";
    fsl,adck-max-frequency = <30000000>, <40000000>,
       <20000000>;
   };

   esdhc0: esdhc@400b1000 {
    compatible = "fsl,imx53-esdhc";
    reg = <0x400b1000 0x1000>;
    interrupts = <27 4>;
    clocks = <&clks 38>,
     <&clks 37>,
     <&clks 80>;
    clock-names = "ipg", "ahb", "per";
    status = "disabled";
   };

   esdhc1: esdhc@400b2000 {
    compatible = "fsl,imx53-esdhc";
    reg = <0x400b2000 0x1000>;
    interrupts = <28 4>;
    clocks = <&clks 38>,
     <&clks 37>,
     <&clks 84>;
    clock-names = "ipg", "ahb", "per";
    status = "disabled";
   };

   usbh1: usb@400b4000 {
    compatible = "fsl,vf610-usb", "fsl,imx27-usb";
    reg = <0x400b4000 0x800>;
    interrupts = <76 4>;
    clocks = <&clks 114>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc1 0>;
    dr_mode = "host";
    status = "disabled";
   };

   usbmisc1: usb@400b4800 {
    #index-cells = <1>;
    compatible = "fsl,vf610-usbmisc";
    reg = <0x400b4800 0x200>;
    clocks = <&clks 114>;
    status = "disabled";
   };

   ftm: ftm@400b8000 {
    compatible = "fsl,ftm-timer";
    reg = <0x400b8000 0x1000 0x400b9000 0x1000>;
    interrupts = <44 4>;
    clock-names = "ftm-evt", "ftm-src",
     "ftm-evt-counter-en", "ftm-src-counter-en";
    clocks = <&clks 64>,
     <&clks 65>,
     <&clks 58>,
     <&clks 61>;
    status = "disabled";
   };

   qspi1: spi@400c4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-qspi";
    reg = <0x400c4000 0x1000>, <0x50000000 0x10000000>;
    reg-names = "QuadSPI", "QuadSPI-memory";
    interrupts = <25 4>;
    clocks = <&clks 121>,
     <&clks 126>;
    clock-names = "qspi_en", "qspi";
    status = "disabled";
   };

   dac0: dac@400cc000 {
    compatible = "fsl,vf610-dac";
    reg = <0x400cc000 1000>;
    interrupts = <55 4>;
    clock-names = "dac";
    clocks = <&clks 140>;
    status = "disabled";
   };

   dac1: dac@400cd000 {
    compatible = "fsl,vf610-dac";
    reg = <0x400cd000 1000>;
    interrupts = <56 4>;
    clock-names = "dac";
    clocks = <&clks 141>;
    status = "disabled";
   };

   fec0: ethernet@400d0000 {
    compatible = "fsl,mvf600-fec";
    reg = <0x400d0000 0x1000>;
    interrupts = <78 4>;
    clocks = <&clks 148>,
     <&clks 148>,
     <&clks 69>;
    clock-names = "ipg", "ahb", "ptp";
    status = "disabled";
   };

   fec1: ethernet@400d1000 {
    compatible = "fsl,mvf600-fec";
    reg = <0x400d1000 0x1000>;
    interrupts = <79 4>;
    clocks = <&clks 149>,
     <&clks 149>,
     <&clks 69>;
    clock-names = "ipg", "ahb", "ptp";
    status = "disabled";
   };

   can1: flexcan@400d4000 {
    compatible = "fsl,vf610-flexcan";
    reg = <0x400d4000 0x4000>;
    interrupts = <59 4>;
    clocks = <&clks 143>,
      <&clks 143>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   nfc: nand@400e0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-nfc";
    reg = <0x400e0000 0x4000>;
    interrupts = <83 4>;
    clocks = <&clks 132>;
    clock-names = "nfc";
    status = "disabled";
   };

   i2c2: i2c@400e6000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-i2c";
    reg = <0x400e6000 0x1000>;
    interrupts = <73 4>;
    clocks = <&clks 48>;
    clock-names = "ipg";
    dmas = <&edma0 1 36>,
     <&edma0 1 37>;
    dma-names = "rx","tx";
    status = "disabled";
   };

   i2c3: i2c@400e7000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,vf610-i2c";
    reg = <0x400e7000 0x1000>;
    interrupts = <74 4>;
    clocks = <&clks 49>;
    clock-names = "ipg";
    dmas = <&edma0 1 38>,
     <&edma0 1 39>;
    dma-names = "rx","tx";
    status = "disabled";
   };
  };
 };
};
# 6 "arch/arm/boot/dts/vf500.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 7 "arch/arm/boot/dts/vf500.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  a5_cpu: cpu@0 {
   compatible = "arm,cortex-a5";
   device_type = "cpu";
   reg = <0x0>;
  };
 };

 soc {
  aips-bus@40000000 {

   intc: interrupt-controller@40003000 {
    compatible = "arm,cortex-a9-gic";
    #interrupt-cells = <3>;
    interrupt-controller;
    interrupt-parent = <&intc>;
    reg = <0x40003000 0x1000>,
          <0x40002100 0x100>;
   };

   global_timer: timer@40002200 {
    compatible = "arm,cortex-a9-global-timer";
    reg = <0x40002200 0x20>;
    interrupts = <1 11 1>;
    interrupt-parent = <&intc>;
    clocks = <&clks 37>;
   };
  };

  aips-bus@40080000 {
   pmu@40089000 {
    compatible = "arm,cortex-a5-pmu";
    interrupts = <7 4>;
    interrupt-affinity = <&a5_cpu>;
    reg = <0x40089000 0x1000>;
   };
  };

 };
};

&mscm_ir {
 interrupt-parent = <&intc>;
};

&wdoga5 {
 status = "okay";
};
# 7 "arch/arm/boot/dts/vf610.dtsi" 2

&a5_cpu {
 next-level-cache = <&L2>;
};

&aips0 {
 L2: l2-cache@40006000 {
  compatible = "arm,pl310-cache";
  reg = <0x40006000 0x1000>;
  cache-unified;
  cache-level = <2>;
  arm,data-latency = <3 3 3>;
  arm,tag-latency = <2 2 2>;
 };
};
# 7 "arch/arm/boot/dts/vf610-zii-scu4-aib.dts" 2

/ {
 model = "ZII VF610 SCU4 AIB";
 compatible = "zii,vf610scu4-aib", "zii,vf610dev", "fsl,vf610";

 chosen {
  stdout-path = &uart0;
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x80000000 0x20000000>;
 };

 gpio-leds {
  compatible = "gpio-leds";
  pinctrl-0 = <&pinctrl_leds_debug>;
  pinctrl-names = "default";

  debug {
   label = "zii:green:debug1";
   gpios = <&gpio3 0 0>;
   linux,default-trigger = "heartbeat";
  };
 };

 mdio-mux {
  compatible = "mdio-mux-gpio";
  pinctrl-0 = <&pinctrl_mdio_mux>;
  pinctrl-names = "default";
  gpios = <&gpio4 4 0
    &gpio4 5 0
    &gpio3 30 0
    &gpio3 31 0>;
  mdio-parent-bus = <&mdio1>;
  #address-cells = <1>;
  #size-cells = <0>;

  mdio_mux_1: mdio@1 {
   reg = <1>;
   #address-cells = <1>;
   #size-cells = <0>;

   switch0: switch0@0 {
    compatible = "marvell,mv88e6190";
    reg = <0>;
    dsa,member = <0 0>;
    eeprom-length = <65536>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      label = "cpu";
      ethernet = <&fec1>;

      fixed-link {
       speed = <100>;
       full-duplex;
      };
     };

     port@1 {
      reg = <1>;
      label = "aib2main_1";
     };

     port@2 {
      reg = <2>;
      label = "aib2main_2";
     };

     port@3 {
      reg = <3>;
      label = "eth_cu_1000_5";
     };

     port@4 {
      reg = <4>;
      label = "eth_cu_1000_6";
     };

     port@5 {
      reg = <5>;
      label = "eth_cu_1000_4";
     };

     port@6 {
      reg = <6>;
      label = "eth_cu_1000_7";
     };

     port@7 {
      reg = <7>;
      label = "modem_pic";

      fixed-link {
       speed = <100>;
       full-duplex;
      };
     };

     switch0port10: port@10 {
      reg = <10>;
      label = "dsa";
      phy-mode = "xgmii";
      link = <&switch1port10
       &switch3port10
       &switch2port10>;
     };
    };
   };
  };

  mdio_mux_2: mdio@2 {
   reg = <2>;
   #address-cells = <1>;
   #size-cells = <0>;

   switch1: switch1@0 {
    compatible = "marvell,mv88e6190";
    reg = <0>;
    dsa,member = <0 1>;
    eeprom-length = <65536>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@1 {
      reg = <1>;
      label = "eth_cu_1000_3";
     };

     port@2 {
      reg = <2>;
      label = "eth_cu_100_2";
     };

     port@3 {
      reg = <3>;
      label = "eth_cu_100_3";
     };

     switch1port9: port@9 {
      reg = <9>;
      label = "dsa";
      phy-mode = "xgmii";
      link = <&switch3port10
       &switch2port10>;
     };

     switch1port10: port@10 {
      reg = <10>;
      label = "dsa";
      phy-mode = "xgmii";
      link = <&switch0port10>;
     };
    };
   };
  };

  mdio_mux_4: mdio@4 {
   reg = <4>;
   #address-cells = <1>;
   #size-cells = <0>;

   switch2: switch2@0 {
    compatible = "marvell,mv88e6190";
    reg = <0>;
    dsa,member = <0 2>;
    eeprom-length = <65536>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@1 {
      reg = <1>;
      label = "internal_j9";
     };

     port@2 {
      reg = <2>;
      label = "eth_fc_1000_2";
      phy-mode = "sgmii";
      managed = "in-band-status";
      sfp = <&sff1>;
     };

     port@3 {
      reg = <3>;
      label = "eth_fc_1000_3";
      phy-mode = "sgmii";
      managed = "in-band-status";
      sfp = <&sff2>;
     };

     port@4 {
      reg = <4>;
      label = "eth_fc_1000_4";
      phy-mode = "sgmii";
      managed = "in-band-status";
      sfp = <&sff3>;
     };

     port@5 {
      reg = <5>;
      label = "eth_fc_1000_5";
      phy-mode = "sgmii";
      managed = "in-band-status";
      sfp = <&sff4>;
     };

     port@6 {
      reg = <6>;
      label = "eth_fc_1000_6";
      phy-mode = "sgmii";
      managed = "in-band-status";
      sfp = <&sff5>;
     };

     port@7 {
      reg = <7>;
      label = "eth_fc_1000_7";
      phy-mode = "sgmii";
      managed = "in-band-status";
      sfp = <&sff6>;
     };

     port@9 {
      reg = <9>;
      label = "eth_fc_1000_1";
      phy-mode = "sgmii";
      managed = "in-band-status";
      sfp = <&sff0>;
     };

     switch2port10: port@10 {
      reg = <10>;
      label = "dsa";
      phy-mode = "2500base-x";
      link = <&switch3port9
       &switch1port9
       &switch0port10>;
     };
    };
   };
  };

  mdio_mux_8: mdio@8 {
   reg = <8>;
   #address-cells = <1>;
   #size-cells = <0>;

   switch3: switch3@0 {
    compatible = "marvell,mv88e6190";
    reg = <0>;
    dsa,member = <0 3>;
    eeprom-length = <65536>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@1 {
      reg = <1>;
      label = "internal_j8";
     };

     port@2 {
      reg = <2>;
      label = "eth_fc_1000_8";
      phy-mode = "sgmii";
      managed = "in-band-status";
      sfp = <&sff7>;
     };

     port@3 {
      reg = <3>;
      label = "eth_fc_1000_9";
      phy-mode = "sgmii";
      managed = "in-band-status";
      sfp = <&sff8>;
     };

     port@4 {
      reg = <4>;
      label = "eth_fc_1000_10";
      phy-mode = "sgmii";
      managed = "in-band-status";
      sfp = <&sff9>;
     };

     switch3port9: port@9 {
      reg = <9>;
      label = "dsa";
      phy-mode = "2500base-x";
      link = <&switch2port10>;
     };

     switch3port10: port@10 {
      reg = <10>;
      label = "dsa";
      phy-mode = "xgmii";
      link = <&switch1port9
       &switch0port10>;
     };
    };
   };
  };
 };

 sff0: sff0 {
  compatible = "sff,sff";
  i2c-bus = <&sff0_i2c>;
  los-gpios = <&gpio9 0 0>;
  tx-disable-gpios = <&gpio7 0 0>;
 };

 sff1: sff1 {
  compatible = "sff,sff";
  i2c-bus = <&sff1_i2c>;
  los-gpios = <&gpio9 1 0>;
  tx-disable-gpios = <&gpio7 1 0>;
 };

 sff2: sff2 {
  compatible = "sff,sff";
  i2c-bus = <&sff2_i2c>;
  los-gpios = <&gpio9 2 0>;
  tx-disable-gpios = <&gpio7 2 0>;
 };

 sff3: sff3 {
  compatible = "sff,sff";
  i2c-bus = <&sff3_i2c>;
  los-gpios = <&gpio9 3 0>;
  tx-disable-gpios = <&gpio7 3 0>;
 };

 sff4: sff4 {
  compatible = "sff,sff";
  i2c-bus = <&sff4_i2c>;
  los-gpios = <&gpio9 4 0>;
  tx-disable-gpios = <&gpio7 4 0>;
 };

 sff5: sff5 {
  compatible = "sff,sff";
  i2c-bus = <&sff5_i2c>;
  los-gpios = <&gpio9 5 0>;
  tx-disable-gpios = <&gpio7 5 0>;
 };

 sff6: sff6 {
  compatible = "sff,sff";
  i2c-bus = <&sff6_i2c>;
  los-gpios = <&gpio9 6 0>;
  tx-disable-gpios = <&gpio7 6 0>;
 };

 sff7: sff7 {
  compatible = "sff,sff";
  i2c-bus = <&sff7_i2c>;
  los-gpios = <&gpio9 7 0>;
  tx-disable-gpios = <&gpio7 7 0>;
 };

 sff8: sff8 {
  compatible = "sff,sff";
  i2c-bus = <&sff8_i2c>;
  los-gpios = <&gpio9 8 0>;
  tx-disable-gpios = <&gpio7 8 0>;
 };

 sff9: sff9 {
  compatible = "sff,sff";
  i2c-bus = <&sff9_i2c>;
  los-gpios = <&gpio9 9 0>;
  tx-disable-gpios = <&gpio7 9 0>;
 };

 reg_vcc_3v3_mcu: regulator-vcc-3v3-mcu {
  compatible = "regulator-fixed";
  regulator-name = "vcc_3v3_mcu";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };
};

&dspi0 {
 pinctrl-0 = <&pinctrl_dspi0>;
 pinctrl-names = "default";
 bus-num = <0>;
 status = "okay";

 adc@5 {
  compatible = "holt,hi8435";
  reg = <5>;
  gpios = <&gpio5 3 0>;
  spi-max-frequency = <1000000>;
 };
};

&dspi1 {
 bus-num = <1>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_dspi1>;
 status = "okay";

 spi-flash@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <50000000>;

  partition@0 {
   label = "m25p128-0";
   reg = <0x0 0x01000000>;
  };
 };

 spi-flash@1 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  reg = <1>;
  spi-max-frequency = <50000000>;

  partition@0 {
   label = "m25p128-1";
   reg = <0x0 0x01000000>;
  };
 };
};

&adc0 {
 vref-supply = <&reg_vcc_3v3_mcu>;
 status = "okay";
};

&adc1 {
 vref-supply = <&reg_vcc_3v3_mcu>;
 status = "okay";
};

&edma0 {
 status = "okay";
};

&edma1 {
 status = "okay";
};

&esdhc0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_esdhc0>;
 bus-width = <8>;
 non-removable;
 no-1-8-v;
 no-sd;
 no-sdio;
 keep-power-in-suspend;
 status = "okay";
};

&esdhc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_esdhc1>;
 bus-width = <4>;
 no-sdio;
 status = "okay";
};

&fec1 {
 phy-mode = "rmii";
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec1>;
 status = "okay";

 fixed-link {
     speed = <100>;
     full-duplex;
 };

 mdio1: mdio {
  #address-cells = <1>;
  #size-cells = <0>;
 };
};

&i2c0 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c0>;
 status = "okay";

 gpio5: io-expander@20 {
  compatible = "nxp,pca9554";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 gpio6: io-expander@22 {
  compatible = "nxp,pca9554";
  reg = <0x22>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 lm75@48 {
  compatible = "national,lm75";
  reg = <0x48>;
 };

 eeprom@50 {
  compatible = "atmel,24c04";
  reg = <0x50>;
 };

 eeprom@52 {
  compatible = "atmel,24c04";
  reg = <0x52>;
 };

 ds1682@6b {
  compatible = "dallas,ds1682";
  reg = <0x6b>;
 };
};

&i2c1 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c1>;
 status = "okay";

 adt7411@4a {
  compatible = "adi,adt7411";
  reg = <0x4a>;
 };
};

&i2c2 {
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c2>;
 status = "okay";

 gpio9: sx1503q@20 {
  compatible = "semtech,sx1503q";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_sx1503_20>;
  #gpio-cells = <2>;
  reg = <0x20>;
  gpio-controller;
  interrupt-parent = <&gpio1>;
  interrupts = <31 2>;
 };

 lm75@4e {
  compatible = "national,lm75";
  reg = <0x4e>;
 };

 lm75@4f {
  compatible = "national,lm75";
  reg = <0x4f>;
 };

 gpio7: io-expander@23 {
  compatible = "nxp,pca9555";
  gpio-controller;
  #gpio-cells = <2>;
  reg = <0x23>;
 };

 adt7411@4a {
  compatible = "adi,adt7411";
  reg = <0x4a>;
 };

 at24c08@54 {
  compatible = "atmel,24c08";
  reg = <0x54>;
 };

 tca9548@70 {
  compatible = "nxp,pca9548";
  pinctrl-names = "default";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x70>;
  i2c-mux-idle-disconnect;

  sff0_i2c: i2c@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;
  };

  sff1_i2c: i2c@2 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <2>;
  };

  sff2_i2c: i2c@3 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <3>;
  };

  sff3_i2c: i2c@4 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <4>;
  };

  sff4_i2c: i2c@5 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <5>;
  };
 };

 tca9548@71 {
  compatible = "nxp,pca9548";
  pinctrl-names = "default";
  reg = <0x71>;
  #address-cells = <1>;
  #size-cells = <0>;
  i2c-mux-idle-disconnect;

  sff5_i2c: i2c@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;
  };

  sff6_i2c: i2c@2 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <2>;
  };

  sff7_i2c: i2c@3 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <3>;
  };

  sff8_i2c: i2c@4 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <4>;
  };

  sff9_i2c: i2c@5 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <5>;
  };
 };
};

&snvsrtc {
 status = "disabled";
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart0>;
 status = "okay";
};

&uart1 {
 linux,rs485-enabled-at-boot-time;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 rs485-rts-delay = <0 200>;
 status = "okay";
};

&uart2 {
 linux,rs485-enabled-at-boot-time;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 rs485-rts-delay = <0 200>;
 status = "okay";
};

&iomuxc {
 pinctrl_dspi0: dspi0grp {
  fsl,pins = <
   0x0A4 0x000 0x1 0x0 0x1182
   0x0A0 0x000 0x1 0x0 0x1182
   0x08C 0x000 0x3 0x0 0x1182
   0x088 0x000 0x3 0x0 0x1182
   0x0A8 0x000 0x1 0x0 0x1181
   0x0AC 0x000 0x1 0x0 0x1182
   0x0B0 0x000 0x1 0x0 0x1182
  >;
 };

 pinctrl_dspi1: dspi1grp {
  fsl,pins = <
   0x150 0x300 0x3 0x1 0x1182
   0x14C 0x000 0x3 0x0 0x1182
   0x0CC 0x2FC 0x3 0x0 0x1181
   0x0D0 0x000 0x3 0x0 0x1182
   0x0D4 0x2F8 0x3 0x0 0x1182
  >;
 };

 pinctrl_dspi2: dspi2gpio {
  fsl,pins = <
   0x100 0x000 0x0 0x0 0x33e2
   0x104 0x000 0x0 0x0 0x33e1
   0x108 0x000 0x0 0x0 0x33e2
   0x10C 0x000 0x0 0x0 0x33e2
   0x110 0x000 0x0 0x0 0x31c2
  >;
 };

 pinctrl_esdhc0: esdhc0grp {
  fsl,pins = <
   0x0B4 0x000 0x5 0x0 0x31ef
   0x0B8 0x000 0x5 0x0 0x31ef
   0x0BC 0x000 0x5 0x0 0x31ef
   0x0C0 0x000 0x5 0x0 0x31ef
   0x0C4 0x000 0x5 0x0 0x31ef
   0x0C8 0x000 0x5 0x0 0x31ef
   0x11C 0x000 0x5 0x0 0x31ef
   0x120 0x000 0x5 0x0 0x31ef
   0x124 0x000 0x5 0x0 0x31ef
   0x128 0x000 0x5 0x0 0x31ef
  >;
 };

 pinctrl_esdhc1: esdhc1grp {
  fsl,pins = <
   0x038 0x000 0x5 0x0 0x31ef
   0x03C 0x000 0x5 0x0 0x31ef
   0x040 0x000 0x5 0x0 0x31ef
   0x044 0x000 0x5 0x0 0x31ef
   0x048 0x000 0x5 0x0 0x31ef
   0x04C 0x000 0x5 0x0 0x31ef
  >;
 };

 pinctrl_fec1: fec1grp {
  fsl,pins = <
   0x000 0x2F0 0x2 0x0 0x30d1
   0x0D8 0x000 0x1 0x0 0x30d2
   0x0DC 0x000 0x1 0x0 0x30d3
   0x0E0 0x000 0x1 0x0 0x30d1
   0x0E4 0x000 0x1 0x0 0x30d1
   0x0E8 0x000 0x1 0x0 0x30d1
   0x0EC 0x000 0x1 0x0 0x30d1
   0x0F0 0x000 0x1 0x0 0x30d2
   0x0F4 0x000 0x1 0x0 0x30d2
   0x0F8 0x000 0x1 0x0 0x30d2
  >;
 };

 pinctrl_i2c0: i2c0grp {
  fsl,pins = <
   0x090 0x33C 0x2 0x1 0x37ff
   0x094 0x340 0x2 0x1 0x37ff
  >;
 };

 pinctrl_i2c1: i2c1grp {
  fsl,pins = <
   0x098 0x344 0x2 0x1 0x37ff
   0x09C 0x348 0x2 0x1 0x37ff
  >;
 };

 pinctrl_i2c2: i2c2grp {
  fsl,pins = <
   0x030 0x34C 0x6 0x0 0x37ff
   0x034 0x350 0x6 0x0 0x37ff
  >;
 };

 pinctrl_leds_debug: pinctrl-leds-debug {
  fsl,pins = <
    0x180 0x000 0x0 0x0 0x31c2
     >;
 };

 pinctrl_mdio_mux: pinctrl-mdio-mux {
  fsl,pins = <
   0x210 0x000 0x0 0x0 0x31c2
   0x214 0x000 0x0 0x0 0x31c2
   0x1F8 0x000 0x0 0x0 0x31c2
   0x1FC 0x000 0x0 0x0 0x31c2
  >;
 };

 pinctrl_qspi0: qspi0grp {
  fsl,pins = <
   0x158 0x000 0x1 0x0 0x31c3
   0x15C 0x000 0x1 0x0 0x31ff
   0x160 0x000 0x1 0x0 0x31c3
   0x164 0x000 0x1 0x0 0x31c3
   0x168 0x000 0x1 0x0 0x31c3
   0x16C 0x000 0x1 0x0 0x31c3
  >;
 };

 pinctrl_sx1503_20: pinctrl-sx1503-20 {
  fsl,pins = <
   0x0FC 0x000 0x0 0x0 0x219d
   >;
 };

 pinctrl_uart0: uart0grp {
  fsl,pins = <
   0x080 0x000 0x1 0x0 0x21a2
   0x084 0x000 0x1 0x0 0x21a1
  >;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins = <
   0x174 0x380 0x2 0x2 0x21a2
   0x178 0x37C 0x2 0x2 0x21a1
   0x17C 0x000 0x2 0x0 0x21a2
  >;
 };

 pinctrl_uart2: uart2grp {
  fsl,pins = <
   0x13C 0x38C 0x2 0x2 0x21a2
   0x140 0x388 0x2 0x2 0x21a1
   0x144 0x000 0x2 0x0 0x21a2
  >;
 };
};
