OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
resizer pre report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2407_/G ^
   0.46
gen_encoder_units[1].encoder_unit/_350_/CK ^
   0.00      0.00       0.46


==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_359_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   148  452.55                           rst_ni (net)
                  0.30    0.25    0.85 ^ gen_encoder_units[1].encoder_unit/_359_/RN (DFFR_X1)
                                  0.85   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/_359_/CK (DFFR_X1)
                          0.56    0.56   library removal time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2925_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2379_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2925_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2925_/Q (DLL_X1)
     1    0.99                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[9].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2379_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2379_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/_342_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_342_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[0].encoder_unit/_342_/CK (DFFS_X1)
                  0.01    0.06    0.06 ^ gen_encoder_units[0].encoder_unit/_342_/QN (DFFS_X1)
     1    1.71                           gen_encoder_units[0].encoder_unit/_001_ (net)
                  0.01    0.00    0.06 ^ gen_encoder_units[0].encoder_unit/_206_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v gen_encoder_units[0].encoder_unit/_206_/ZN (NAND2_X1)
     1    1.56                           gen_encoder_units[0].encoder_unit/_027_ (net)
                  0.01    0.00    0.08 v gen_encoder_units[0].encoder_unit/_208_/A (OAI21_X1)
                  0.01    0.02    0.09 ^ gen_encoder_units[0].encoder_unit/_208_/ZN (OAI21_X1)
     1    1.41                           gen_encoder_units[0].encoder_unit/_003_ (net)
                  0.01    0.00    0.09 ^ gen_encoder_units[0].encoder_unit/_342_/D (DFFS_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[0].encoder_unit/_342_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_359_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   148  452.55                           rst_ni (net)
                  0.30    0.25    0.85 ^ gen_encoder_units[1].encoder_unit/_359_/RN (DFFR_X1)
                                  0.85   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[1].encoder_unit/_359_/CK (DFFR_X1)
                         -0.01    5.99   library recovery time
                                  5.99   data required time
-----------------------------------------------------------------------------
                                  5.99   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  5.14   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/GN (DLL_X1)
                  0.01    0.07    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/Q (DLL_X1)
     1    2.93                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[7].cg_i.en_latch (net)
                  0.01    0.00    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_155_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2678_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_155_/CK (DFFR_X2)
                  0.22    0.34    0.34 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_155_/Q (DFFR_X2)
   129  206.02                           gen_encoder_units[3].encoder_unit/threshold_memory/wdata_a_q[12] (net)
                  0.23    0.04    0.38 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2678_/D (DLH_X1)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2678_/G (DLH_X1)
                          0.38    0.38   time borrowed from endpoint
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.04
--------------------------------------------
max time borrow                         2.96
actual time borrow                      0.38
--------------------------------------------



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_359_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   148  452.55                           rst_ni (net)
                  0.30    0.25    0.85 ^ gen_encoder_units[1].encoder_unit/_359_/RN (DFFR_X1)
                                  0.85   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[1].encoder_unit/_359_/CK (DFFR_X1)
                         -0.01    5.99   library recovery time
                                  5.99   data required time
-----------------------------------------------------------------------------
                                  5.99   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  5.14   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/GN (DLL_X1)
                  0.01    0.07    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/Q (DLL_X1)
     1    2.93                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[7].cg_i.en_latch (net)
                  0.01    0.00    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_155_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2678_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_155_/CK (DFFR_X2)
                  0.22    0.34    0.34 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_155_/Q (DFFR_X2)
   129  206.02                           gen_encoder_units[3].encoder_unit/threshold_memory/wdata_a_q[12] (net)
                  0.23    0.04    0.38 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2678_/D (DLH_X1)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2678_/G (DLH_X1)
                          0.38    0.38   time borrowed from endpoint
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.04
--------------------------------------------
max time borrow                         2.96
actual time borrow                      0.38
--------------------------------------------



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.85e-03   3.89e-04   2.80e-04   5.52e-03  51.2%
Combinational          1.11e-03   3.72e-03   4.31e-04   5.26e-03  48.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.96e-03   4.11e-03   7.11e-04   1.08e-02 100.0%
                          55.3%      38.1%       6.6%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 43680 u^2 38% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
30102

==========================================================================
pin_count
--------------------------------------------------------------------------
94605

Perform port buffering...
[INFO RSZ-0027] Inserted 354 input buffers.
[INFO RSZ-0028] Inserted 10 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0034] Found 111 slew violations.
[INFO RSZ-0036] Found 116 capacitance violations.
[INFO RSZ-0038] Inserted 185 buffers in 132 nets.
[INFO RSZ-0039] Resized 97 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 4 tie LOGIC0_X1 instances.
Repair tie hi fanout...
[INFO RSZ-0042] Inserted 4 tie LOGIC1_X1 instances.

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
resizer report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2407_/G ^
   0.46
gen_encoder_units[1].encoder_unit/_350_/CK ^
   0.00      0.00       0.46


==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_359_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.16                           rst_ni (net)
                  0.00    0.00    0.60 ^ input258/A (BUF_X32)
                  0.01    0.03    0.63 ^ input258/Z (BUF_X32)
   148  460.17                           net258 (net)
                  0.32    0.26    0.89 ^ gen_encoder_units[1].encoder_unit/_359_/RN (DFFR_X1)
                                  0.89   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/_359_/CK (DFFR_X1)
                          0.58    0.58   library removal time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2925_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2379_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2925_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2925_/Q (DLL_X1)
     1    0.99                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[9].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2379_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2379_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/_342_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_342_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[0].encoder_unit/_342_/CK (DFFS_X1)
                  0.01    0.06    0.06 ^ gen_encoder_units[0].encoder_unit/_342_/QN (DFFS_X1)
     1    1.71                           gen_encoder_units[0].encoder_unit/_001_ (net)
                  0.01    0.00    0.06 ^ gen_encoder_units[0].encoder_unit/_206_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v gen_encoder_units[0].encoder_unit/_206_/ZN (NAND2_X1)
     1    1.56                           gen_encoder_units[0].encoder_unit/_027_ (net)
                  0.01    0.00    0.08 v gen_encoder_units[0].encoder_unit/_208_/A (OAI21_X1)
                  0.01    0.02    0.09 ^ gen_encoder_units[0].encoder_unit/_208_/ZN (OAI21_X1)
     1    1.41                           gen_encoder_units[0].encoder_unit/_003_ (net)
                  0.01    0.00    0.09 ^ gen_encoder_units[0].encoder_unit/_342_/D (DFFS_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[0].encoder_unit/_342_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_359_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.16                           rst_ni (net)
                  0.00    0.00    0.60 ^ input258/A (BUF_X32)
                  0.01    0.03    0.63 ^ input258/Z (BUF_X32)
   148  460.17                           net258 (net)
                  0.32    0.26    0.89 ^ gen_encoder_units[1].encoder_unit/_359_/RN (DFFR_X1)
                                  0.89   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[1].encoder_unit/_359_/CK (DFFR_X1)
                         -0.02    5.98   library recovery time
                                  5.98   data required time
-----------------------------------------------------------------------------
                                  5.98   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  5.10   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/GN (DLL_X1)
                  0.01    0.07    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/Q (DLL_X1)
     1    2.93                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[7].cg_i.en_latch (net)
                  0.01    0.00    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_154_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2710_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_154_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_154_/Q (DFFR_X2)
    71  119.94                           gen_encoder_units[2].encoder_unit/threshold_memory/wdata_a_q[11] (net)
                  0.13    0.01    0.26 ^ max_cap447/A (BUF_X16)
                  0.02    0.04    0.30 ^ max_cap447/Z (BUF_X16)
    59   89.84                           net447 (net)
                  0.03    0.02    0.32 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2710_/D (DLH_X1)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2710_/G (DLH_X1)
                          0.32    0.32   time borrowed from endpoint
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.98
actual time borrow                      0.32
--------------------------------------------



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_359_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.16                           rst_ni (net)
                  0.00    0.00    0.60 ^ input258/A (BUF_X32)
                  0.01    0.03    0.63 ^ input258/Z (BUF_X32)
   148  460.17                           net258 (net)
                  0.32    0.26    0.89 ^ gen_encoder_units[1].encoder_unit/_359_/RN (DFFR_X1)
                                  0.89   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[1].encoder_unit/_359_/CK (DFFR_X1)
                         -0.02    5.98   library recovery time
                                  5.98   data required time
-----------------------------------------------------------------------------
                                  5.98   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  5.10   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/GN (DLL_X1)
                  0.01    0.07    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/Q (DLL_X1)
     1    2.93                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[7].cg_i.en_latch (net)
                  0.01    0.00    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_154_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2710_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_154_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_154_/Q (DFFR_X2)
    71  119.94                           gen_encoder_units[2].encoder_unit/threshold_memory/wdata_a_q[11] (net)
                  0.13    0.01    0.26 ^ max_cap447/A (BUF_X16)
                  0.02    0.04    0.30 ^ max_cap447/Z (BUF_X16)
    59   89.84                           net447 (net)
                  0.03    0.02    0.32 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2710_/D (DLH_X1)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[1].sub_unit_i/_2710_/G (DLH_X1)
                          0.32    0.32   time borrowed from endpoint
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.98
actual time borrow                      0.32
--------------------------------------------



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_encoder_units[1].encoder_unit/threshold_memory/_154_/Q  120.85  126.69   -5.84 (VIOLATED)
gen_encoder_units[1].encoder_unit/threshold_memory/_153_/Q  120.85  123.71   -2.86 (VIOLATED)


==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.05904531106352806

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2974

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
-5.836219787597656

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0483

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3155

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.83e-03   2.48e-04   2.80e-04   5.36e-03  49.6%
Combinational          1.05e-03   3.88e-03   5.03e-04   5.44e-03  50.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.88e-03   4.13e-03   7.83e-04   1.08e-02 100.0%
                          54.5%      38.3%       7.3%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 45222 u^2 39% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
30653

==========================================================================
pin_count
--------------------------------------------------------------------------
95705

Elapsed time: 0:14.68[h:]min:sec. CPU time: user 14.52 sys 0.15 (99%). Peak memory: 240596KB.
