<b> : </b><SPAN id=Modules class=ez-toc-section></SPAN>Modules<SPAN class=ez-toc-section-end></SPAN></H2>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">In Verilog, a module is the fundamental building block. A module can be an individual element or a grouping of lower-level design elements. Typically, items are organized into modules to give common functionality that may be used across the design.</P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">In the above example modules include ripple-carry counter, T FF, and D FF. The keyword module is used to declare a module in Verilog. At the end of the module, the keyword endmodule must present. Each module must have a module name, which serves as the module&#8217;s identity, as well as a module terminal list, which describes the module&#8217;s input and output terminals.</P>
<DIV class="table-responsive wprt_style_display" style="FONT-SIZE: 16px; MARGIN-BOTTOM: 20px; FONT-FAMILY: Arial, Helvetica, sans-serif; WHITE-SPACE: normal; WORD-SPACING: 0px; OVERFLOW-X: auto; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); FONT-STYLE: normal; MIN-HEIGHT: 0.01%; ORPHANS: 2; WIDOWS: 2; LETTER-SPACING: normal; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">
<TABLE class=table style="MAX-WIDTH: 100%; BORDER-TOP: 1px solid; BORDER-RIGHT: 0px solid; WIDTH: 607px; BORDER-COLLAPSE: collapse; TABLE-LAYOUT: auto; BORDER-BOTTOM: 0px solid; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-SPACING: 0px; BORDER-LEFT: 1px solid; MARGIN: 0px auto 20px; PADDING-RIGHT: 0px; border-image: initial">
<TBODY>
<TR style="BACKGROUND-COLOR: rgb(255,255,255)">
<TD style="BORDER-TOP: rgb(221,221,221) 1px solid; BORDER-RIGHT: rgb(221,221,221) 1px solid; VERTICAL-ALIGN: middle; BORDER-BOTTOM: rgb(221,221,221) 1px solid; PADDING-BOTTOM: 8px !important; TEXT-ALIGN: justify; PADDING-TOP: 8px !important; PADDING-LEFT: 8px !important; BORDER-LEFT: rgb(221,221,221) 1px solid; PADDING-RIGHT: 8px !important">
<P style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px !important; PADDING-TOP: 0px !important; PADDING-LEFT: 0px !important; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px !important"></P></TD>
<TD style="BORDER-TOP: rgb(221,221,221) 1px solid; BORDER-RIGHT: rgb(221,221,221) 1px solid; VERTICAL-ALIGN: middle; BORDER-BOTTOM: rgb(221,221,221) 1px solid; PADDING-BOTTOM: 8px !important; TEXT-ALIGN: justify; PADDING-TOP: 8px !important; PADDING-LEFT: 8px !important; BORDER-LEFT: rgb(221,221,221) 1px solid; PADDING-RIGHT: 8px !important">
<P style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px !important; PADDING-TOP: 0px !important; PADDING-LEFT: 0px !important; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px !important"></P></TD></TR></TBODY></TABLE></DIV>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial"><A aria-haspopup=dialog aria-controls=fancybox-wrap class="fancybox image" style="TEXT-DECORATION: none; COLOR: rgb(15,0,229); transition: color 0.1s ease-in-out, background-color 0.1s ease-in-out" href="https://embetronicx.com/wp-content/uploads/2022/05/module-syntax.png"><IMG class="aligncenter size-full wp-image-10896" style="MAX-WIDTH: 100%; HEIGHT: auto; CLEAR: both; MARGIN: 0px auto; DISPLAY: block" alt="" src="https://embetronicx.com/wp-content/uploads/2022/05/module-syntax.png" width=609 height=322 sizes="(max-width: 609px) 100vw, 609px" srcset="https://embetronicx.com/wp-content/uploads/2022/05/module-syntax.png 609w, https://embetronicx.com/wp-content/uploads/2022/05/module-syntax-300x159.png 300w" decoding="async" loading="lazy"></A></P>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">Each module&#8217;s internals can be described at four degrees of abstraction, depending on the design&#8217;s requirements.</P>
<UL style="LIST-STYLE-TYPE: disc; BOX-SIZING: border-box; FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em 3em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px">The highest level of abstraction in Verilog HDL is the<SPAN>&nbsp;</SPAN><STRONG style="FONT-WEIGHT: 700">behavioral or algorithmic level</STRONG>.</LI>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><STRONG style="FONT-WEIGHT: 700">Dataflow level</STRONG><SPAN>&nbsp;</SPAN>is the data flow is specified when the module is created.</LI>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; TEXT-ALIGN: justify; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px">Logic gates and linkages are used to implement the module at the<SPAN>&nbsp;</SPAN><STRONG style="FONT-WEIGHT: 700">gate level</STRONG>.</LI>
<LI style="BORDER-TOP: 0px; BORDER-RIGHT: 0px; BORDER-BOTTOM: 0px; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; MARGIN: 0px; PADDING-RIGHT: 0px"><STRONG style="FONT-WEIGHT: 700">Switch level</STRONG><SPAN>&nbsp;</SPAN>is the lowest level of abstraction, implemented in terms of switches, storage nodes, and their interconnections.</LI></UL>
<P style="FONT-SIZE: 16px; BORDER-TOP: 0px; FONT-FAMILY: Arial, Helvetica, sans-serif; BORDER-RIGHT: 0px; WHITE-SPACE: normal; WORD-SPACING: 0px; BORDER-BOTTOM: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(0,0,0); PADDING-BOTTOM: 0px; FONT-STYLE: normal; PADDING-TOP: 0px; PADDING-LEFT: 0px; BORDER-LEFT: 0px; ORPHANS: 2; WIDOWS: 2; MARGIN: 0px 0px 1.5em; LETTER-SPACING: normal; PADDING-RIGHT: 0px; BACKGROUND-COLOR: rgb(242,242,242); TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial">In a Verilog design, the designer can mix and match all four levels of abstraction. A mix of behavioral and dataflow constructs is used to define the term register transfer level (RTL). The higher the level of abstraction, the more flexible and technology-agnostic the design is but as one descends into the switch-level design, the design becomes increasingly technology-dependent and inflexible.