{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712339374698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712339374698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 20:49:34 2024 " "Processing started: Fri Apr 05 20:49:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712339374698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712339374698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uartt -c uartt " "Command: quartus_sta uartt -c uartt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712339374699 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712339374774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712339375262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712339375262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339375297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339375297 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1712339375598 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uartt.sdc " "Synopsys Design Constraints File file not found: 'uartt.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712339375625 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339375626 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " "create_clock -period 1.000 -name InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712339375628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712339375628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:inst\|uart_controller:inst1\|bsy UART:inst\|uart_controller:inst1\|bsy " "create_clock -period 1.000 -name UART:inst\|uart_controller:inst1\|bsy UART:inst\|uart_controller:inst1\|bsy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712339375628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:inst\|uart_clk_divN:inst\|clk_out UART:inst\|uart_clk_divN:inst\|clk_out " "create_clock -period 1.000 -name UART:inst\|uart_clk_divN:inst\|clk_out UART:inst\|uart_clk_divN:inst\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712339375628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW0 SW0 " "create_clock -period 1.000 -name SW0 SW0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712339375628 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712339375628 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712339375633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712339375778 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712339375779 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712339375787 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712339375859 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712339375859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.710 " "Worst-case setup slack is -5.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.710            -409.781 clk_50MHz  " "   -5.710            -409.781 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.673            -701.122 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -5.673            -701.122 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.836              -3.836 SW0  " "   -3.836              -3.836 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.303             -17.080 UART:inst\|uart_controller:inst1\|bsy  " "   -2.303             -17.080 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.168             -41.625 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.168             -41.625 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339375861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.144               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.165               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 clk_50MHz  " "    0.253               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.287               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 SW0  " "    0.640               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339375872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.911 " "Worst-case recovery slack is -3.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.911             -29.847 UART:inst\|uart_controller:inst1\|bsy  " "   -3.911             -29.847 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.121            -163.014 clk_50MHz  " "   -3.121            -163.014 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.601             -51.292 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.601             -51.292 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339375875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.023 " "Worst-case removal slack is 1.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    1.023               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.150               0.000 clk_50MHz  " "    1.150               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.926               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.926               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339375879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -169.792 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -0.538            -169.792 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -87.196 clk_50MHz  " "   -0.538             -87.196 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -15.668 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.538             -15.668 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 SW0  " "    0.253               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.296               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339375882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339375882 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712339375905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712339375940 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712339376913 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712339377119 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712339377136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712339377136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.849 " "Worst-case setup slack is -5.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.849            -403.093 clk_50MHz  " "   -5.849            -403.093 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.627            -697.120 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -5.627            -697.120 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.634              -3.634 SW0  " "   -3.634              -3.634 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.246             -16.647 UART:inst\|uart_controller:inst1\|bsy  " "   -2.246             -16.647 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.092             -40.317 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.092             -40.317 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339377138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.088 " "Worst-case hold slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.088 clk_50MHz  " "   -0.088              -0.088 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.056               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.137               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.319               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 SW0  " "    0.351               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339377148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.003 " "Worst-case recovery slack is -4.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.003             -30.593 UART:inst\|uart_controller:inst1\|bsy  " "   -4.003             -30.593 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.873            -149.883 clk_50MHz  " "   -2.873            -149.883 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567             -50.602 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.567             -50.602 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339377152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.854 " "Worst-case removal slack is 0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.854               0.000 clk_50MHz  " "    0.854               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    1.090               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.870               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.870               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339377155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -166.434 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -0.538            -166.434 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -88.034 clk_50MHz  " "   -0.538             -88.034 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -15.494 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.538             -15.494 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.324               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 SW0  " "    0.327               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339377158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339377158 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712339377178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712339377330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712339378160 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712339378356 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712339378364 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712339378364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.416 " "Worst-case setup slack is -3.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.416            -375.577 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -3.416            -375.577 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.075            -174.101 clk_50MHz  " "   -3.075            -174.101 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.522              -2.522 SW0  " "   -2.522              -2.522 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.775             -13.190 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.775             -13.190 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755              -5.218 UART:inst\|uart_controller:inst1\|bsy  " "   -0.755              -5.218 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339378366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.106 " "Worst-case hold slack is -0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.230 UART:inst\|uart_controller:inst1\|bsy  " "   -0.106              -0.230 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.006 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.006              -0.006 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.092               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk_50MHz  " "    0.174               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650               0.000 SW0  " "    0.650               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339378376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.898 " "Worst-case recovery slack is -1.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.898             -96.494 clk_50MHz  " "   -1.898             -96.494 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.553             -11.600 UART:inst\|uart_controller:inst1\|bsy  " "   -1.553             -11.600 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.954             -18.691 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.954             -18.691 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339378379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.284 " "Worst-case removal slack is 0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 clk_50MHz  " "    0.284               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.596               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.154               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.154               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339378383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.423 " "Worst-case minimum pulse width slack is -0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423             -11.481 clk_50MHz  " "   -0.423             -11.481 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -1.684 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -0.045              -1.684 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.003              -0.003 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 SW0  " "   -0.002              -0.002 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.363               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339378386 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712339378407 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712339378722 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712339378730 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712339378730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.154 " "Worst-case setup slack is -3.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.154            -362.331 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -3.154            -362.331 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.771            -148.245 clk_50MHz  " "   -2.771            -148.245 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.072              -2.072 SW0  " "   -2.072              -2.072 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641             -10.889 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.641             -10.889 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.628              -4.293 UART:inst\|uart_controller:inst1\|bsy  " "   -0.628              -4.293 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339378737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.121 " "Worst-case hold slack is -0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121              -0.299 UART:inst\|uart_controller:inst1\|bsy  " "   -0.121              -0.299 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.049 clk_50MHz  " "   -0.049              -0.049 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.020               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.080               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 SW0  " "    0.427               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339378749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.623 " "Worst-case recovery slack is -1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623             -82.214 clk_50MHz  " "   -1.623             -82.214 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500             -11.250 UART:inst\|uart_controller:inst1\|bsy  " "   -1.500             -11.250 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.932             -18.305 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.932             -18.305 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339378752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.151 " "Worst-case removal slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk_50MHz  " "    0.151               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.670               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.145               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339378757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.412 " "Worst-case minimum pulse width slack is -0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412             -11.553 clk_50MHz  " "   -0.412             -11.553 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.000               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 SW0  " "    0.005               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.024               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.394               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712339378760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712339378760 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712339380364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712339380365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5081 " "Peak virtual memory: 5081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712339380429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 20:49:40 2024 " "Processing ended: Fri Apr 05 20:49:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712339380429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712339380429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712339380429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712339380429 ""}
