#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24924a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2492630 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x247bd50 .functor NOT 1, L_0x24d1870, C4<0>, C4<0>, C4<0>;
L_0x24d1650 .functor XOR 10, L_0x24d1450, L_0x24d1580, C4<0000000000>, C4<0000000000>;
L_0x24d1760 .functor XOR 10, L_0x24d1650, L_0x24d16c0, C4<0000000000>, C4<0000000000>;
v0x24cdc40_0 .net *"_ivl_10", 9 0, L_0x24d1650;  1 drivers
v0x24cdd40_0 .net *"_ivl_12", 9 0, L_0x24d16c0;  1 drivers
v0x24cde20_0 .net *"_ivl_14", 9 0, L_0x24d1760;  1 drivers
v0x24cdee0_0 .net *"_ivl_4", 9 0, L_0x24d13b0;  1 drivers
v0x24cdfc0_0 .net *"_ivl_6", 9 0, L_0x24d1450;  1 drivers
v0x24ce0f0_0 .net *"_ivl_8", 9 0, L_0x24d1580;  1 drivers
v0x24ce1d0_0 .var "clk", 0 0;
v0x24ce270_0 .net "in", 3 0, v0x24cb850_0;  1 drivers
v0x24ce310_0 .net "out_any_dut", 3 1, L_0x24d12c0;  1 drivers
v0x24ce3f0_0 .net "out_any_ref", 3 1, L_0x247c310;  1 drivers
v0x24ce4b0_0 .net "out_both_dut", 2 0, L_0x24cfab0;  1 drivers
v0x24ce580_0 .net "out_both_ref", 2 0, L_0x247c040;  1 drivers
v0x24ce650_0 .net "out_different_dut", 3 0, L_0x24d0d70;  1 drivers
v0x24ce720_0 .net "out_different_ref", 3 0, L_0x247c560;  1 drivers
v0x24ce7f0_0 .var/2u "stats1", 287 0;
v0x24ce8b0_0 .var/2u "strobe", 0 0;
v0x24ce970_0 .net "tb_match", 0 0, L_0x24d1870;  1 drivers
v0x24ceb50_0 .net "tb_mismatch", 0 0, L_0x247bd50;  1 drivers
v0x24cebf0_0 .net "wavedrom_enable", 0 0, v0x24cb9b0_0;  1 drivers
v0x24cecc0_0 .net "wavedrom_title", 511 0, v0x24cba50_0;  1 drivers
E_0x248c180/0 .event negedge, v0x24cb790_0;
E_0x248c180/1 .event posedge, v0x24cb790_0;
E_0x248c180 .event/or E_0x248c180/0, E_0x248c180/1;
L_0x24d12c0 .part L_0x24d02f0, 0, 3;
L_0x24d13b0 .concat [ 4 3 3 0], L_0x247c560, L_0x247c310, L_0x247c040;
L_0x24d1450 .concat [ 4 3 3 0], L_0x247c560, L_0x247c310, L_0x247c040;
L_0x24d1580 .concat [ 4 3 3 0], L_0x24d0d70, L_0x24d12c0, L_0x24cfab0;
L_0x24d16c0 .concat [ 4 3 3 0], L_0x247c560, L_0x247c310, L_0x247c040;
L_0x24d1870 .cmp/eeq 10, L_0x24d13b0, L_0x24d1760;
S_0x24927c0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x2492630;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x247c040 .functor AND 3, L_0x24cedc0, L_0x24cee60, C4<111>, C4<111>;
L_0x247c310 .functor OR 3, L_0x24ceff0, L_0x24cf090, C4<000>, C4<000>;
L_0x247c560 .functor XOR 4, v0x24cb850_0, L_0x24cf4e0, C4<0000>, C4<0000>;
v0x247b540_0 .net *"_ivl_1", 2 0, L_0x24cedc0;  1 drivers
v0x247b880_0 .net *"_ivl_13", 0 0, L_0x24cf250;  1 drivers
v0x247bb50_0 .net *"_ivl_15", 2 0, L_0x24cf400;  1 drivers
v0x247be60_0 .net *"_ivl_16", 3 0, L_0x24cf4e0;  1 drivers
v0x247c150_0 .net *"_ivl_3", 2 0, L_0x24cee60;  1 drivers
v0x247c420_0 .net *"_ivl_7", 2 0, L_0x24ceff0;  1 drivers
v0x247c630_0 .net *"_ivl_9", 2 0, L_0x24cf090;  1 drivers
v0x24cab60_0 .net "in", 3 0, v0x24cb850_0;  alias, 1 drivers
v0x24cac40_0 .net "out_any", 3 1, L_0x247c310;  alias, 1 drivers
v0x24cadb0_0 .net "out_both", 2 0, L_0x247c040;  alias, 1 drivers
v0x24cae90_0 .net "out_different", 3 0, L_0x247c560;  alias, 1 drivers
L_0x24cedc0 .part v0x24cb850_0, 0, 3;
L_0x24cee60 .part v0x24cb850_0, 1, 3;
L_0x24ceff0 .part v0x24cb850_0, 0, 3;
L_0x24cf090 .part v0x24cb850_0, 1, 3;
L_0x24cf250 .part v0x24cb850_0, 0, 1;
L_0x24cf400 .part v0x24cb850_0, 1, 3;
L_0x24cf4e0 .concat [ 3 1 0 0], L_0x24cf400, L_0x24cf250;
S_0x24caff0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x2492630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x24cb790_0 .net "clk", 0 0, v0x24ce1d0_0;  1 drivers
v0x24cb850_0 .var "in", 3 0;
v0x24cb910_0 .net "tb_match", 0 0, L_0x24d1870;  alias, 1 drivers
v0x24cb9b0_0 .var "wavedrom_enable", 0 0;
v0x24cba50_0 .var "wavedrom_title", 511 0;
E_0x248bd10 .event posedge, v0x24cb790_0;
E_0x248c600 .event negedge, v0x24cb790_0;
S_0x24cb290 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x24caff0;
 .timescale -12 -12;
v0x24cb490_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24cb590 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x24caff0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24cbc20 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x2492630;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 5 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x2493400 .functor AND 1, L_0x24cf6c0, L_0x24cf760, C4<1>, C4<1>;
L_0x24a3990 .functor AND 1, L_0x24cf8a0, L_0x24cf940, C4<1>, C4<1>;
L_0x24a3a00 .functor AND 1, L_0x24cfc40, L_0x24cfd20, C4<1>, C4<1>;
L_0x24d0280 .functor XOR 1, L_0x24d04d0, L_0x24d05f0, C4<0>, C4<0>;
L_0x24d0930 .functor XOR 1, L_0x24d0760, L_0x24d0890, C4<0>, C4<0>;
L_0x24d0c20 .functor XOR 1, L_0x24d0a40, L_0x24d0b80, C4<0>, C4<0>;
L_0x24d1160 .functor XOR 1, L_0x24d0ae0, L_0x24d1000, C4<0>, C4<0>;
v0x24cbe90_0 .net *"_ivl_11", 0 0, L_0x24cf8a0;  1 drivers
v0x24cbf70_0 .net *"_ivl_13", 0 0, L_0x24cf940;  1 drivers
v0x24cc050_0 .net *"_ivl_14", 0 0, L_0x24a3990;  1 drivers
v0x24cc140_0 .net *"_ivl_20", 0 0, L_0x24cfc40;  1 drivers
v0x24cc220_0 .net *"_ivl_22", 0 0, L_0x24cfd20;  1 drivers
v0x24cc350_0 .net *"_ivl_23", 0 0, L_0x24a3a00;  1 drivers
v0x24cc430_0 .net *"_ivl_26", 0 0, L_0x24cfeb0;  1 drivers
v0x24cc510_0 .net *"_ivl_28", 0 0, L_0x24cffa0;  1 drivers
v0x24cc5f0_0 .net *"_ivl_3", 0 0, L_0x24cf6c0;  1 drivers
v0x24cc760_0 .net *"_ivl_30", 0 0, L_0x24d0040;  1 drivers
v0x24cc840_0 .net *"_ivl_32", 0 0, L_0x24d0140;  1 drivers
v0x24cc920_0 .net *"_ivl_34", 0 0, L_0x24d01e0;  1 drivers
v0x24cca00_0 .net *"_ivl_40", 0 0, L_0x24d04d0;  1 drivers
v0x24ccae0_0 .net *"_ivl_42", 0 0, L_0x24d05f0;  1 drivers
v0x24ccbc0_0 .net *"_ivl_43", 0 0, L_0x24d0280;  1 drivers
v0x24ccca0_0 .net *"_ivl_48", 0 0, L_0x24d0760;  1 drivers
v0x24ccd80_0 .net *"_ivl_5", 0 0, L_0x24cf760;  1 drivers
v0x24cce60_0 .net *"_ivl_50", 0 0, L_0x24d0890;  1 drivers
v0x24ccf40_0 .net *"_ivl_51", 0 0, L_0x24d0930;  1 drivers
v0x24cd020_0 .net *"_ivl_56", 0 0, L_0x24d0a40;  1 drivers
v0x24cd100_0 .net *"_ivl_58", 0 0, L_0x24d0b80;  1 drivers
v0x24cd1e0_0 .net *"_ivl_59", 0 0, L_0x24d0c20;  1 drivers
v0x24cd2c0_0 .net *"_ivl_6", 0 0, L_0x2493400;  1 drivers
v0x24cd3a0_0 .net *"_ivl_65", 0 0, L_0x24d0ae0;  1 drivers
v0x24cd480_0 .net *"_ivl_67", 0 0, L_0x24d1000;  1 drivers
v0x24cd560_0 .net *"_ivl_68", 0 0, L_0x24d1160;  1 drivers
v0x24cd640_0 .net "in", 3 0, v0x24cb850_0;  alias, 1 drivers
v0x24cd700_0 .net "out_any", 4 0, L_0x24d02f0;  1 drivers
v0x24cd7e0_0 .net "out_both", 2 0, L_0x24cfab0;  alias, 1 drivers
v0x24cd8c0_0 .net "out_different", 3 0, L_0x24d0d70;  alias, 1 drivers
L_0x24cf6c0 .part v0x24cb850_0, 0, 1;
L_0x24cf760 .part v0x24cb850_0, 3, 1;
L_0x24cf8a0 .part v0x24cb850_0, 1, 1;
L_0x24cf940 .part v0x24cb850_0, 0, 1;
L_0x24cfab0 .concat8 [ 1 1 1 0], L_0x2493400, L_0x24a3990, L_0x24a3a00;
L_0x24cfc40 .part v0x24cb850_0, 2, 1;
L_0x24cfd20 .part v0x24cb850_0, 1, 1;
L_0x24cfeb0 .part v0x24cb850_0, 0, 1;
L_0x24cffa0 .part v0x24cb850_0, 1, 1;
L_0x24d0040 .part v0x24cb850_0, 2, 1;
L_0x24d0140 .part v0x24cb850_0, 3, 1;
L_0x24d01e0 .part v0x24cb850_0, 0, 1;
LS_0x24d02f0_0_0 .concat [ 1 1 1 1], L_0x24d01e0, L_0x24d0140, L_0x24d0040, L_0x24cffa0;
LS_0x24d02f0_0_4 .concat [ 1 0 0 0], L_0x24cfeb0;
L_0x24d02f0 .concat [ 4 1 0 0], LS_0x24d02f0_0_0, LS_0x24d02f0_0_4;
L_0x24d04d0 .part v0x24cb850_0, 0, 1;
L_0x24d05f0 .part v0x24cb850_0, 3, 1;
L_0x24d0760 .part v0x24cb850_0, 1, 1;
L_0x24d0890 .part v0x24cb850_0, 0, 1;
L_0x24d0a40 .part v0x24cb850_0, 2, 1;
L_0x24d0b80 .part v0x24cb850_0, 1, 1;
L_0x24d0d70 .concat8 [ 1 1 1 1], L_0x24d0280, L_0x24d0930, L_0x24d0c20, L_0x24d1160;
L_0x24d0ae0 .part v0x24cb850_0, 3, 1;
L_0x24d1000 .part v0x24cb850_0, 2, 1;
S_0x24cda20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x2492630;
 .timescale -12 -12;
E_0x2474a20 .event anyedge, v0x24ce8b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24ce8b0_0;
    %nor/r;
    %assign/vec4 v0x24ce8b0_0, 0;
    %wait E_0x2474a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24caff0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x24cb850_0, 0;
    %wait E_0x248c600;
    %wait E_0x248bd10;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x24cb850_0, 0;
    %wait E_0x248bd10;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x24cb850_0, 0;
    %wait E_0x248bd10;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x24cb850_0, 0;
    %wait E_0x248bd10;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x24cb850_0, 0;
    %wait E_0x248bd10;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x24cb850_0, 0;
    %wait E_0x248c600;
    %fork TD_tb.stim1.wavedrom_stop, S_0x24cb590;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x24cb850_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x248c600;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x24cb850_0, 0;
    %wait E_0x248bd10;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x24cb850_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2492630;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ce1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ce8b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2492630;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24ce1d0_0;
    %inv;
    %store/vec4 v0x24ce1d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2492630;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24cb790_0, v0x24ceb50_0, v0x24ce270_0, v0x24ce580_0, v0x24ce4b0_0, v0x24ce3f0_0, v0x24ce310_0, v0x24ce720_0, v0x24ce650_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2492630;
T_7 ;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2492630;
T_8 ;
    %wait E_0x248c180;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ce7f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce7f0_0, 4, 32;
    %load/vec4 v0x24ce970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce7f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ce7f0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce7f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24ce580_0;
    %load/vec4 v0x24ce580_0;
    %load/vec4 v0x24ce4b0_0;
    %xor;
    %load/vec4 v0x24ce580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce7f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce7f0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x24ce3f0_0;
    %load/vec4 v0x24ce3f0_0;
    %load/vec4 v0x24ce310_0;
    %xor;
    %load/vec4 v0x24ce3f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce7f0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce7f0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x24ce720_0;
    %load/vec4 v0x24ce720_0;
    %load/vec4 v0x24ce650_0;
    %xor;
    %load/vec4 v0x24ce720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce7f0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x24ce7f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce7f0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/gatesv/iter9/response0/top_module.sv";
