{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701682755391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701682755392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 02:39:15 2023 " "Processing started: Mon Dec  4 02:39:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701682755392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682755392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPU -c MPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPU -c MPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682755392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701682755956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701682755956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mbr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MBR-behavioral " "Found design unit 1: MBR-behavioral" {  } { { "MBR.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MBR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765597 ""} { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MBR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_4-dataflow " "Found design unit 1: OR_4-dataflow" {  } { { "OR_4.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/OR_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765600 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_4 " "Found entity 1: OR_4" {  } { { "OR_4.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/OR_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_3-dataflow " "Found design unit 1: OR_3-dataflow" {  } { { "OR_3.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/OR_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765602 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_3 " "Found entity 1: OR_3" {  } { { "OR_3.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/OR_3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-dataflow " "Found design unit 1: OR_2-dataflow" {  } { { "OR_2.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/OR_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765605 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Found entity 1: OR_2" {  } { { "OR_2.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/OR_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-behavioral " "Found design unit 1: UC-behavioral" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765609 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SP-behavioral " "Found design unit 1: SP-behavioral" {  } { { "SP.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/SP.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765611 ""} { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/SP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765614 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3-behavioral " "Found design unit 1: MUX3-behavioral" {  } { { "MUX3.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MUX3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765617 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MUX3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2-behavioral " "Found design unit 1: MUX2-behavioral" {  } { { "MUX2.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MUX2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765620 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MUX2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX1-behavioral " "Found design unit 1: MUX1-behavioral" {  } { { "MUX1.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MUX1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765623 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Found entity 1: MUX1" {  } { { "MUX1.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MUX1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbraux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mbraux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MBRAUX-behavioral " "Found design unit 1: MBRAUX-behavioral" {  } { { "MBRAUX.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MBRAUX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765626 ""} { "Info" "ISGN_ENTITY_NAME" "1 MBRAUX " "Found entity 1: MBRAUX" {  } { { "MBRAUX.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MBRAUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-behavioral " "Found design unit 1: MAR-behavioral" {  } { { "MAR.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MAR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765629 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MAR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavioral " "Found design unit 1: IR-behavioral" {  } { { "IR.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765632 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR-behavioral " "Found design unit 1: CONTADOR-behavioral" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/CONTADOR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765635 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR " "Found entity 1: CONTADOR" {  } { { "CONTADOR.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/CONTADOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ccr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CCR-behavioral " "Found design unit 1: CCR-behavioral" {  } { { "CCR.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/CCR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765638 ""} { "Info" "ISGN_ENTITY_NAME" "1 CCR " "Found entity 1: CCR" {  } { { "CCR.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/CCR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_tri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_tri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFFER_TRI-behavioral " "Found design unit 1: BUFFER_TRI-behavioral" {  } { { "BUFFER_TRI.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/BUFFER_TRI.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765640 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_TRI " "Found entity 1: BUFFER_TRI" {  } { { "BUFFER_TRI.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/BUFFER_TRI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-behavioral " "Found design unit 1: ACC-behavioral" {  } { { "ACC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/ACC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765643 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "ACC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/ACC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MPU-estructural " "Found design unit 1: MPU-estructural" {  } { { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765647 ""} { "Info" "ISGN_ENTITY_NAME" "1 MPU " "Found entity 1: MPU" {  } { { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765650 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701682765650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MPU " "Elaborating entity \"MPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701682765712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:U0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:U0\"" {  } { { "MPU.vhd" "U0" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:U1 " "Elaborating entity \"ACC\" for hierarchy \"ACC:U1\"" {  } { { "MPU.vhd" "U1" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCR CCR:U2 " "Elaborating entity \"CCR\" for hierarchy \"CCR:U2\"" {  } { { "MPU.vhd" "U2" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBRAUX MBRAUX:U3 " "Elaborating entity \"MBRAUX\" for hierarchy \"MBRAUX:U3\"" {  } { { "MPU.vhd" "U3" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:U4 " "Elaborating entity \"IR\" for hierarchy \"IR:U4\"" {  } { { "MPU.vhd" "U4" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP SP:U5 " "Elaborating entity \"SP\" for hierarchy \"SP:U5\"" {  } { { "MPU.vhd" "U5" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:U6 " "Elaborating entity \"PC\" for hierarchy \"PC:U6\"" {  } { { "MPU.vhd" "U6" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 MUX3:U7 " "Elaborating entity \"MUX3\" for hierarchy \"MUX3:U7\"" {  } { { "MPU.vhd" "U7" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:U8 " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:U8\"" {  } { { "MPU.vhd" "U8" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR MBR:U9 " "Elaborating entity \"MBR\" for hierarchy \"MBR:U9\"" {  } { { "MPU.vhd" "U9" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1 MUX1:U10 " "Elaborating entity \"MUX1\" for hierarchy \"MUX1:U10\"" {  } { { "MPU.vhd" "U10" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_TRI BUFFER_TRI:U11 " "Elaborating entity \"BUFFER_TRI\" for hierarchy \"BUFFER_TRI:U11\"" {  } { { "MPU.vhd" "U11" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:U12 " "Elaborating entity \"MAR\" for hierarchy \"MAR:U12\"" {  } { { "MPU.vhd" "U12" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR CONTADOR:U13 " "Elaborating entity \"CONTADOR\" for hierarchy \"CONTADOR:U13\"" {  } { { "MPU.vhd" "U13" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:U14 " "Elaborating entity \"UC\" for hierarchy \"UC:U14\"" {  } { { "MPU.vhd" "U14" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765754 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X UC.vhd(21) " "VHDL Process Statement warning at UC.vhd(21): inferring latch(es) for signal or variable \"X\", which holds its previous value in one or more paths through the process" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UC_OUT_RW UC.vhd(21) " "VHDL Process Statement warning at UC.vhd(21): inferring latch(es) for signal or variable \"UC_OUT_RW\", which holds its previous value in one or more paths through the process" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UC_OUT_RW UC.vhd(21) " "Inferred latch for \"UC_OUT_RW\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[19\] UC.vhd(21) " "Inferred latch for \"X\[19\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[18\] UC.vhd(21) " "Inferred latch for \"X\[18\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[17\] UC.vhd(21) " "Inferred latch for \"X\[17\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[16\] UC.vhd(21) " "Inferred latch for \"X\[16\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[15\] UC.vhd(21) " "Inferred latch for \"X\[15\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[14\] UC.vhd(21) " "Inferred latch for \"X\[14\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[13\] UC.vhd(21) " "Inferred latch for \"X\[13\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[12\] UC.vhd(21) " "Inferred latch for \"X\[12\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[11\] UC.vhd(21) " "Inferred latch for \"X\[11\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[10\] UC.vhd(21) " "Inferred latch for \"X\[10\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[9\] UC.vhd(21) " "Inferred latch for \"X\[9\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[8\] UC.vhd(21) " "Inferred latch for \"X\[8\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[7\] UC.vhd(21) " "Inferred latch for \"X\[7\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[6\] UC.vhd(21) " "Inferred latch for \"X\[6\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[5\] UC.vhd(21) " "Inferred latch for \"X\[5\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[4\] UC.vhd(21) " "Inferred latch for \"X\[4\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] UC.vhd(21) " "Inferred latch for \"X\[3\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] UC.vhd(21) " "Inferred latch for \"X\[2\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] UC.vhd(21) " "Inferred latch for \"X\[1\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] UC.vhd(21) " "Inferred latch for \"X\[0\]\" at UC.vhd(21)" {  } { { "UC.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/UC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682765758 "|MPU|UC:U14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 OR_2:U15 " "Elaborating entity \"OR_2\" for hierarchy \"OR_2:U15\"" {  } { { "MPU.vhd" "U15" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_3 OR_3:U16 " "Elaborating entity \"OR_3\" for hierarchy \"OR_3:U16\"" {  } { { "MPU.vhd" "U16" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_4 OR_4:U17 " "Elaborating entity \"OR_4\" for hierarchy \"OR_4:U17\"" {  } { { "MPU.vhd" "U17" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682765762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "X_DISP\[18\] VCC " "Pin \"X_DISP\[18\]\" is stuck at VCC" {  } { { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701682767330 "|MPU|X_DISP[18]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701682767330 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701682767418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701682768574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701682768574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "362 " "Implemented 362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701682768644 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701682768644 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701682768644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "312 " "Implemented 312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701682768644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701682768644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701682768671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 02:39:28 2023 " "Processing ended: Mon Dec  4 02:39:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701682768671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701682768671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701682768671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701682768671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701682770150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701682770151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 02:39:29 2023 " "Processing started: Mon Dec  4 02:39:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701682770151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701682770151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MPU -c MPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MPU -c MPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701682770151 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701682770311 ""}
{ "Info" "0" "" "Project  = MPU" {  } {  } 0 0 "Project  = MPU" 0 0 "Fitter" 0 0 1701682770311 ""}
{ "Info" "0" "" "Revision = MPU" {  } {  } 0 0 "Revision = MPU" 0 0 "Fitter" 0 0 1701682770311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701682770414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701682770414 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MPU 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"MPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701682770427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701682770473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701682770474 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701682770685 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701682770694 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701682770905 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701682770905 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701682770909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701682770909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701682770909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701682770909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701682770909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701682770909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701682770909 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701682770909 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701682770909 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701682770910 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701682770910 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701682770910 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1701682770910 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701682770912 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701682771953 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MPU.sdc " "Synopsys Design Constraints File file not found: 'MPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701682771954 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701682771954 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701682771959 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1701682771959 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701682771960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701682772470 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701682772471 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701682772471 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701682772472 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701682772473 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701682772474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701682772474 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701682772474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701682772503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701682772504 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701682772504 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701682772632 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701682772636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701682774116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701682774236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701682774264 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701682777034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701682777035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701682777810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701682779548 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701682779548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701682780096 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701682780096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701682780100 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701682780325 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701682780339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701682780779 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701682780780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701682781465 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701682782350 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 MAX 10 " "11 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATOS\[0\] 3.3-V LVTTL AA2 " "Pin DATOS\[0\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATOS[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATOS\[0\]" } } } } { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701682782830 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATOS\[1\] 3.3-V LVTTL Y3 " "Pin DATOS\[1\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATOS[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATOS\[1\]" } } } } { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701682782830 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATOS\[2\] 3.3-V LVTTL Y4 " "Pin DATOS\[2\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATOS[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATOS\[2\]" } } } } { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701682782830 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATOS\[3\] 3.3-V LVTTL Y5 " "Pin DATOS\[3\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATOS[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATOS\[3\]" } } } } { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701682782830 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATOS\[4\] 3.3-V LVTTL Y6 " "Pin DATOS\[4\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATOS[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATOS\[4\]" } } } } { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701682782830 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATOS\[5\] 3.3-V LVTTL Y7 " "Pin DATOS\[5\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATOS[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATOS\[5\]" } } } } { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701682782830 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATOS\[6\] 3.3-V LVTTL Y8 " "Pin DATOS\[6\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATOS[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATOS\[6\]" } } } } { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701682782830 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATOS\[7\] 3.3-V LVTTL AA10 " "Pin DATOS\[7\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DATOS[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATOS\[7\]" } } } } { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701682782830 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL C10 " "Pin CLK uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701682782830 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NARST 3.3 V Schmitt Trigger B8 " "Pin NARST uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { NARST } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NARST" } } } } { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701682782830 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CE_CONT 3.3-V LVTTL F15 " "Pin CE_CONT uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CE_CONT } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CE_CONT" } } } } { "MPU.vhd" "" { Text "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/MPU.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701682782830 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1701682782830 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1701682782832 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/output_files/MPU.fit.smsg " "Generated suppressed messages file C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/output_files/MPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701682782913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6236 " "Peak virtual memory: 6236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701682783479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 02:39:43 2023 " "Processing ended: Mon Dec  4 02:39:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701682783479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701682783479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701682783479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701682783479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701682784626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701682784627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 02:39:44 2023 " "Processing started: Mon Dec  4 02:39:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701682784627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701682784627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MPU -c MPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MPU -c MPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701682784627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701682785023 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701682786770 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701682786948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701682787959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 02:39:47 2023 " "Processing ended: Mon Dec  4 02:39:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701682787959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701682787959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701682787959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701682787959 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701682788609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701682789373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701682789374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 02:39:48 2023 " "Processing started: Mon Dec  4 02:39:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701682789374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701682789374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MPU -c MPU " "Command: quartus_sta MPU -c MPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701682789374 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701682789538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701682789798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701682789798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701682789843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701682789843 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701682790104 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MPU.sdc " "Synopsys Design Constraints File file not found: 'MPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701682790125 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701682790125 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701682790126 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701682790126 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701682790129 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701682790129 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701682790130 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701682790145 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1701682790151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701682790154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.003 " "Worst-case setup slack is -3.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682790161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682790161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.003             -73.434 CLK  " "   -3.003             -73.434 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682790161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701682790161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682790168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682790168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 CLK  " "    0.378               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682790168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701682790168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701682790177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701682790181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682790192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682790192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.568 CLK  " "   -3.000             -81.568 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682790192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701682790192 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701682790205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701682790234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701682790976 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701682791082 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701682791089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.673 " "Worst-case setup slack is -2.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.673             -63.523 CLK  " "   -2.673             -63.523 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701682791098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLK  " "    0.339               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701682791102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701682791114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701682791118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.568 CLK  " "   -3.000             -81.568 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701682791132 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701682791144 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701682791339 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701682791340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.659 " "Worst-case setup slack is -0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659              -5.649 CLK  " "   -0.659              -5.649 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701682791343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 CLK  " "    0.166               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701682791355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701682791359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701682791369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.366 CLK  " "   -3.000             -71.366 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701682791373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701682791373 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701682792384 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701682792385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701682792477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 02:39:52 2023 " "Processing ended: Mon Dec  4 02:39:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701682792477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701682792477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701682792477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701682792477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701682793597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701682793597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 02:39:53 2023 " "Processing started: Mon Dec  4 02:39:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701682793597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701682793597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MPU -c MPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MPU -c MPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701682793597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701682794220 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MPU.vho C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/simulation/questa/ simulation " "Generated file MPU.vho in folder \"C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/MPU/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701682794329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701682794368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 02:39:54 2023 " "Processing ended: Mon Dec  4 02:39:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701682794368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701682794368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701682794368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701682794368 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus Prime Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701682795091 ""}
