

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Oct 14 02:03:59 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrixmul_prj
* Solution:       solution1_wo_rewind
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 8.742 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12| 0.160 us | 0.160 us |   12|   12|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       10|       10|         3|          1|          1|     9|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      2|        -|        -|    -|
|Expression           |        -|      0|        0|      255|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|       45|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       93|    -|
|Register             |        -|      -|      118|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|      118|      393|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |matrixmul_mux_32_bkb_U1  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|    0|
    |matrixmul_mux_32_bkb_U2  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|    0|
    |matrixmul_mux_32_bkb_U3  |matrixmul_mux_32_bkb  |        0|      0|  0|  15|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  45|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulcud_U4  |matrixmul_mac_mulcud  | i0 + i1 * i2 |
    |matrixmul_mac_muldEe_U5  |matrixmul_mac_muldEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_598_p2                     |     *    |      0|  0|  40|           8|           8|
    |add_ln63_1_fu_194_p2              |     +    |      0|  0|   9|           2|           1|
    |add_ln63_fu_174_p2                |     +    |      0|  0|  12|           4|           1|
    |j_fu_234_p2                       |     +    |      0|  0|   9|           2|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln63_fu_168_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln65_fu_180_p2               |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln70_fu_228_p2               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln75_1_fu_206_p2             |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln75_fu_200_p2               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln77_fu_330_p2               |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |b_copy_0_2_5_fu_417_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_6_fu_424_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_7_fu_432_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_8_fu_439_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_0_2_fu_409_p3              |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_5_fu_380_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_6_fu_387_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_7_fu_395_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_8_fu_402_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_1_2_fu_372_p3              |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_5_fu_343_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_6_fu_350_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_7_fu_358_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_8_fu_365_p3            |  select  |      0|  0|   8|           1|           8|
    |b_copy_2_2_fu_335_p3              |  select  |      0|  0|   8|           1|           8|
    |select_ln63_fu_220_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln75_1_fu_212_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln75_fu_186_p3             |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 255|          54|         151|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_blk_n                  |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |b_blk_n                  |   9|          2|    1|          2|
    |i_0_reg_146              |   9|          2|    2|          4|
    |indvar_flatten_reg_135   |   9|          2|    4|          8|
    |j_0_reg_157              |   9|          2|    2|          4|
    |res_blk_n                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   14|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |a_row_0_fu_68                      |  8|   0|    8|          0|
    |a_row_1_1_fu_72                    |  8|   0|    8|          0|
    |a_row_2_1_fu_76                    |  8|   0|    8|          0|
    |ap_CS_fsm                          |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |  1|   0|    1|          0|
    |b_copy_0_2_1_fu_88                 |  8|   0|    8|          0|
    |b_copy_0_2_2_fu_80                 |  8|   0|    8|          0|
    |b_copy_0_2_3_fu_84                 |  8|   0|    8|          0|
    |b_copy_1_2_1_fu_100                |  8|   0|    8|          0|
    |b_copy_1_2_2_fu_92                 |  8|   0|    8|          0|
    |b_copy_1_2_3_fu_96                 |  8|   0|    8|          0|
    |b_copy_2_2_1_fu_112                |  8|   0|    8|          0|
    |b_copy_2_2_2_fu_104                |  8|   0|    8|          0|
    |b_copy_2_2_3_fu_108                |  8|   0|    8|          0|
    |i_0_reg_146                        |  2|   0|    2|          0|
    |icmp_ln63_reg_688                  |  1|   0|    1|          0|
    |icmp_ln63_reg_688_pp0_iter1_reg    |  1|   0|    1|          0|
    |icmp_ln70_reg_714                  |  1|   0|    1|          0|
    |indvar_flatten_reg_135             |  4|   0|    4|          0|
    |j_0_reg_157                        |  2|   0|    2|          0|
    |select_ln75_1_reg_705              |  1|   0|    1|          0|
    |select_ln75_reg_697                |  2|   0|    2|          0|
    |select_ln75_reg_697_pp0_iter1_reg  |  2|   0|    2|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |118|   0|  118|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_dout      |  in |   24|   ap_fifo  |       a      |    pointer   |
|a_empty_n   |  in |    1|   ap_fifo  |       a      |    pointer   |
|a_read      | out |    1|   ap_fifo  |       a      |    pointer   |
|b_dout      |  in |   24|   ap_fifo  |       b      |    pointer   |
|b_empty_n   |  in |    1|   ap_fifo  |       b      |    pointer   |
|b_read      | out |    1|   ap_fifo  |       b      |    pointer   |
|res_din     | out |   16|   ap_fifo  |      res     |    pointer   |
|res_full_n  |  in |    1|   ap_fifo  |      res     |    pointer   |
|res_write   | out |    1|   ap_fifo  |      res     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_row_0 = alloca i8"   --->   Operation 6 'alloca' 'a_row_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_row_1_1 = alloca i8"   --->   Operation 7 'alloca' 'a_row_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_row_2_1 = alloca i8"   --->   Operation 8 'alloca' 'a_row_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_copy_0_2_2 = alloca i8"   --->   Operation 9 'alloca' 'b_copy_0_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_copy_0_2_3 = alloca i8"   --->   Operation 10 'alloca' 'b_copy_0_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_copy_0_2_1 = alloca i8"   --->   Operation 11 'alloca' 'b_copy_0_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_copy_1_2_2 = alloca i8"   --->   Operation 12 'alloca' 'b_copy_1_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_copy_1_2_3 = alloca i8"   --->   Operation 13 'alloca' 'b_copy_1_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_copy_1_2_1 = alloca i8"   --->   Operation 14 'alloca' 'b_copy_1_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_copy_2_2_2 = alloca i8"   --->   Operation 15 'alloca' 'b_copy_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_copy_2_2_3 = alloca i8"   --->   Operation 16 'alloca' 'b_copy_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_copy_2_2_1 = alloca i8"   --->   Operation 17 'alloca' 'b_copy_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %a), !map !7"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %b), !map !24"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %res), !map !37"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %a, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %b, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [matrixmul.cpp:57]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.73ns)   --->   "br label %1" [matrixmul.cpp:63]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.36>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %add_ln63, %Col_end ]" [matrixmul.cpp:63]   --->   Operation 26 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %select_ln63, %Col_end ]" [matrixmul.cpp:63]   --->   Operation 27 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %j, %Col_end ]"   --->   Operation 28 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.72ns)   --->   "%icmp_ln63 = icmp eq i4 %indvar_flatten, -7" [matrixmul.cpp:63]   --->   Operation 29 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.80ns)   --->   "%add_ln63 = add i4 %indvar_flatten, 1" [matrixmul.cpp:63]   --->   Operation 30 'add' 'add_ln63' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %2, label %Col_begin" [matrixmul.cpp:63]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.39ns)   --->   "%icmp_ln65 = icmp eq i2 %j_0, -1" [matrixmul.cpp:65]   --->   Operation 32 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.34ns)   --->   "%select_ln75 = select i1 %icmp_ln65, i2 0, i2 %j_0" [matrixmul.cpp:75]   --->   Operation 33 'select' 'select_ln75' <Predicate = (!icmp_ln63)> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.62ns)   --->   "%add_ln63_1 = add i2 %i_0, 1" [matrixmul.cpp:63]   --->   Operation 34 'add' 'add_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.39ns)   --->   "%icmp_ln75 = icmp eq i2 %add_ln63_1, 0" [matrixmul.cpp:75]   --->   Operation 35 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln63)> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.39ns)   --->   "%icmp_ln75_1 = icmp eq i2 %i_0, 0" [matrixmul.cpp:75]   --->   Operation 36 'icmp' 'icmp_ln75_1' <Predicate = (!icmp_ln63)> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.34ns)   --->   "%select_ln75_1 = select i1 %icmp_ln65, i1 %icmp_ln75, i1 %icmp_ln75_1" [matrixmul.cpp:75]   --->   Operation 37 'select' 'select_ln75_1' <Predicate = (!icmp_ln63)> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.34ns)   --->   "%select_ln63 = select i1 %icmp_ln65, i2 %add_ln63_1, i2 %i_0" [matrixmul.cpp:63]   --->   Operation 38 'select' 'select_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.39ns)   --->   "%icmp_ln70 = icmp eq i2 %select_ln75, 0" [matrixmul.cpp:70]   --->   Operation 39 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln63)> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %select_ln75_1, label %.preheader.preheader_ifconv, label %Col_end" [matrixmul.cpp:75]   --->   Operation 40 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.62ns)   --->   "%j = add i2 %select_ln75, 1" [matrixmul.cpp:65]   --->   Operation 41 'add' 'j' <Predicate = (!icmp_ln63)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.50>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %.preheader1.0, label %.loopexit2" [matrixmul.cpp:70]   --->   Operation 42 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.10ns)   --->   "%a_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %a)" [matrixmul.cpp:72]   --->   Operation 43 'read' 'a_read' <Predicate = (icmp_ln70)> <Delay = 2.10> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%a_row_0_1 = trunc i24 %a_read to i8" [matrixmul.cpp:72]   --->   Operation 44 'trunc' 'a_row_0_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%a_row_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_read, i32 8, i32 15)" [matrixmul.cpp:72]   --->   Operation 45 'partselect' 'a_row_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%a_row_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_read, i32 16, i32 23)" [matrixmul.cpp:72]   --->   Operation 46 'partselect' 'a_row_2' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "store i8 %a_row_2, i8* %a_row_2_1" [matrixmul.cpp:72]   --->   Operation 47 'store' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "store i8 %a_row_1, i8* %a_row_1_1" [matrixmul.cpp:72]   --->   Operation 48 'store' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "store i8 %a_row_0_1, i8* %a_row_0" [matrixmul.cpp:72]   --->   Operation 49 'store' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.loopexit2"   --->   Operation 50 'br' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%b_copy_0_2_2_load = load i8* %b_copy_0_2_2" [matrixmul.cpp:77]   --->   Operation 51 'load' 'b_copy_0_2_2_load' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%b_copy_0_2_3_load = load i8* %b_copy_0_2_3" [matrixmul.cpp:77]   --->   Operation 52 'load' 'b_copy_0_2_3_load' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%b_copy_0_2_1_load = load i8* %b_copy_0_2_1" [matrixmul.cpp:77]   --->   Operation 53 'load' 'b_copy_0_2_1_load' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%b_copy_1_2_2_load = load i8* %b_copy_1_2_2" [matrixmul.cpp:77]   --->   Operation 54 'load' 'b_copy_1_2_2_load' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%b_copy_1_2_3_load = load i8* %b_copy_1_2_3" [matrixmul.cpp:77]   --->   Operation 55 'load' 'b_copy_1_2_3_load' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%b_copy_1_2_1_load = load i8* %b_copy_1_2_1" [matrixmul.cpp:77]   --->   Operation 56 'load' 'b_copy_1_2_1_load' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%b_copy_2_2_2_load = load i8* %b_copy_2_2_2" [matrixmul.cpp:77]   --->   Operation 57 'load' 'b_copy_2_2_2_load' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%b_copy_2_2_3_load = load i8* %b_copy_2_2_3" [matrixmul.cpp:77]   --->   Operation 58 'load' 'b_copy_2_2_3_load' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%b_copy_2_2_1_load = load i8* %b_copy_2_2_1" [matrixmul.cpp:77]   --->   Operation 59 'load' 'b_copy_2_2_1_load' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.10ns)   --->   "%b_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %b)" [matrixmul.cpp:77]   --->   Operation 60 'read' 'b_read' <Predicate = (select_ln75_1)> <Delay = 2.10> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%b_copy_0_2_9 = trunc i24 %b_read to i8" [matrixmul.cpp:77]   --->   Operation 61 'trunc' 'b_copy_0_2_9' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%b_copy_1_2_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_read, i32 8, i32 15)" [matrixmul.cpp:77]   --->   Operation 62 'partselect' 'b_copy_1_2_9' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%b_copy_2_2_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_read, i32 16, i32 23)" [matrixmul.cpp:77]   --->   Operation 63 'partselect' 'b_copy_2_2_9' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.39ns)   --->   "%icmp_ln77 = icmp eq i2 %select_ln75, 1" [matrixmul.cpp:77]   --->   Operation 64 'icmp' 'icmp_ln77' <Predicate = (select_ln75_1)> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node b_copy_2_2_5)   --->   "%b_copy_2_2 = select i1 %icmp_ln77, i8 %b_copy_2_2_1_load, i8 %b_copy_2_2_9" [matrixmul.cpp:77]   --->   Operation 65 'select' 'b_copy_2_2' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_copy_2_2_5 = select i1 %icmp_ln70, i8 %b_copy_2_2_1_load, i8 %b_copy_2_2" [matrixmul.cpp:77]   --->   Operation 66 'select' 'b_copy_2_2_5' <Predicate = (select_ln75_1)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node b_copy_2_2_7)   --->   "%b_copy_2_2_6 = select i1 %icmp_ln77, i8 %b_copy_2_2_9, i8 %b_copy_2_2_3_load" [matrixmul.cpp:77]   --->   Operation 67 'select' 'b_copy_2_2_6' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_copy_2_2_7 = select i1 %icmp_ln70, i8 %b_copy_2_2_3_load, i8 %b_copy_2_2_6" [matrixmul.cpp:77]   --->   Operation 68 'select' 'b_copy_2_2_7' <Predicate = (select_ln75_1)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.40ns)   --->   "%b_copy_2_2_8 = select i1 %icmp_ln70, i8 %b_copy_2_2_9, i8 %b_copy_2_2_2_load" [matrixmul.cpp:77]   --->   Operation 69 'select' 'b_copy_2_2_8' <Predicate = (select_ln75_1)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node b_copy_1_2_5)   --->   "%b_copy_1_2 = select i1 %icmp_ln77, i8 %b_copy_1_2_1_load, i8 %b_copy_1_2_9" [matrixmul.cpp:77]   --->   Operation 70 'select' 'b_copy_1_2' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_copy_1_2_5 = select i1 %icmp_ln70, i8 %b_copy_1_2_1_load, i8 %b_copy_1_2" [matrixmul.cpp:77]   --->   Operation 71 'select' 'b_copy_1_2_5' <Predicate = (select_ln75_1)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node b_copy_1_2_7)   --->   "%b_copy_1_2_6 = select i1 %icmp_ln77, i8 %b_copy_1_2_9, i8 %b_copy_1_2_3_load" [matrixmul.cpp:77]   --->   Operation 72 'select' 'b_copy_1_2_6' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_copy_1_2_7 = select i1 %icmp_ln70, i8 %b_copy_1_2_3_load, i8 %b_copy_1_2_6" [matrixmul.cpp:77]   --->   Operation 73 'select' 'b_copy_1_2_7' <Predicate = (select_ln75_1)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.40ns)   --->   "%b_copy_1_2_8 = select i1 %icmp_ln70, i8 %b_copy_1_2_9, i8 %b_copy_1_2_2_load" [matrixmul.cpp:77]   --->   Operation 74 'select' 'b_copy_1_2_8' <Predicate = (select_ln75_1)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node b_copy_0_2_5)   --->   "%b_copy_0_2 = select i1 %icmp_ln77, i8 %b_copy_0_2_1_load, i8 %b_copy_0_2_9" [matrixmul.cpp:77]   --->   Operation 75 'select' 'b_copy_0_2' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_copy_0_2_5 = select i1 %icmp_ln70, i8 %b_copy_0_2_1_load, i8 %b_copy_0_2" [matrixmul.cpp:77]   --->   Operation 76 'select' 'b_copy_0_2_5' <Predicate = (select_ln75_1)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node b_copy_0_2_7)   --->   "%b_copy_0_2_6 = select i1 %icmp_ln77, i8 %b_copy_0_2_9, i8 %b_copy_0_2_3_load" [matrixmul.cpp:77]   --->   Operation 77 'select' 'b_copy_0_2_6' <Predicate = (!icmp_ln70 & select_ln75_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.40ns) (out node of the LUT)   --->   "%b_copy_0_2_7 = select i1 %icmp_ln70, i8 %b_copy_0_2_3_load, i8 %b_copy_0_2_6" [matrixmul.cpp:77]   --->   Operation 78 'select' 'b_copy_0_2_7' <Predicate = (select_ln75_1)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.40ns)   --->   "%b_copy_0_2_8 = select i1 %icmp_ln70, i8 %b_copy_0_2_9, i8 %b_copy_0_2_2_load" [matrixmul.cpp:77]   --->   Operation 79 'select' 'b_copy_0_2_8' <Predicate = (select_ln75_1)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "store i8 %b_copy_2_2_5, i8* %b_copy_2_2_1" [matrixmul.cpp:77]   --->   Operation 80 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "store i8 %b_copy_2_2_7, i8* %b_copy_2_2_3" [matrixmul.cpp:77]   --->   Operation 81 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "store i8 %b_copy_2_2_8, i8* %b_copy_2_2_2" [matrixmul.cpp:77]   --->   Operation 82 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "store i8 %b_copy_1_2_5, i8* %b_copy_1_2_1" [matrixmul.cpp:77]   --->   Operation 83 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %b_copy_1_2_7, i8* %b_copy_1_2_3" [matrixmul.cpp:77]   --->   Operation 84 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "store i8 %b_copy_1_2_8, i8* %b_copy_1_2_2" [matrixmul.cpp:77]   --->   Operation 85 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "store i8 %b_copy_0_2_5, i8* %b_copy_0_2_1" [matrixmul.cpp:77]   --->   Operation 86 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "store i8 %b_copy_0_2_7, i8* %b_copy_0_2_3" [matrixmul.cpp:77]   --->   Operation 87 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "store i8 %b_copy_0_2_8, i8* %b_copy_0_2_2" [matrixmul.cpp:77]   --->   Operation 88 'store' <Predicate = (select_ln75_1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br label %Col_end"   --->   Operation 89 'br' <Predicate = (select_ln75_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.74>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 91 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [matrixmul.cpp:65]   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4) nounwind" [matrixmul.cpp:65]   --->   Operation 93 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matrixmul.cpp:66]   --->   Operation 94 'specpipeline' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%a_row_0_load = load i8* %a_row_0" [matrixmul.cpp:82]   --->   Operation 95 'load' 'a_row_0_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%a_row_1_1_load = load i8* %a_row_1_1" [matrixmul.cpp:82]   --->   Operation 96 'load' 'a_row_1_1_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%a_row_2_1_load = load i8* %a_row_2_1" [matrixmul.cpp:82]   --->   Operation 97 'load' 'a_row_2_1_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%b_copy_0_2_2_load_1 = load i8* %b_copy_0_2_2" [matrixmul.cpp:80]   --->   Operation 98 'load' 'b_copy_0_2_2_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%b_copy_0_2_3_load_1 = load i8* %b_copy_0_2_3" [matrixmul.cpp:80]   --->   Operation 99 'load' 'b_copy_0_2_3_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%b_copy_0_2_1_load_1 = load i8* %b_copy_0_2_1" [matrixmul.cpp:80]   --->   Operation 100 'load' 'b_copy_0_2_1_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%b_copy_1_2_2_load_1 = load i8* %b_copy_1_2_2" [matrixmul.cpp:80]   --->   Operation 101 'load' 'b_copy_1_2_2_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%b_copy_1_2_3_load_1 = load i8* %b_copy_1_2_3" [matrixmul.cpp:80]   --->   Operation 102 'load' 'b_copy_1_2_3_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%b_copy_1_2_1_load_1 = load i8* %b_copy_1_2_1" [matrixmul.cpp:80]   --->   Operation 103 'load' 'b_copy_1_2_1_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%b_copy_2_2_2_load_1 = load i8* %b_copy_2_2_2" [matrixmul.cpp:80]   --->   Operation 104 'load' 'b_copy_2_2_2_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%b_copy_2_2_3_load_1 = load i8* %b_copy_2_2_3" [matrixmul.cpp:80]   --->   Operation 105 'load' 'b_copy_2_2_3_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%b_copy_2_2_1_load_1 = load i8* %b_copy_2_2_1" [matrixmul.cpp:80]   --->   Operation 106 'load' 'b_copy_2_2_1_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i8 %a_row_0_load to i16" [matrixmul.cpp:82]   --->   Operation 107 'sext' 'sext_ln82' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.53ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_copy_0_2_2_load_1, i8 %b_copy_0_2_3_load_1, i8 %b_copy_0_2_1_load_1, i2 %select_ln75)" [matrixmul.cpp:80]   --->   Operation 108 'mux' 'tmp_1' <Predicate = (!icmp_ln63)> <Delay = 0.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i8 %tmp_1 to i16" [matrixmul.cpp:82]   --->   Operation 109 'sext' 'sext_ln82_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.63ns) (grouped into DSP with root node add_ln82_1)   --->   "%mul_ln82 = mul i16 %sext_ln82, %sext_ln82_1" [matrixmul.cpp:82]   --->   Operation 110 'mul' 'mul_ln82' <Predicate = (!icmp_ln63)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln82_2 = sext i8 %a_row_1_1_load to i16" [matrixmul.cpp:82]   --->   Operation 111 'sext' 'sext_ln82_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.53ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_copy_1_2_2_load_1, i8 %b_copy_1_2_3_load_1, i8 %b_copy_1_2_1_load_1, i2 %select_ln75)" [matrixmul.cpp:80]   --->   Operation 112 'mux' 'tmp_2' <Predicate = (!icmp_ln63)> <Delay = 0.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln82_3 = sext i8 %tmp_2 to i16" [matrixmul.cpp:82]   --->   Operation 113 'sext' 'sext_ln82_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.69ns)   --->   "%mul_ln82_1 = mul i16 %sext_ln82_2, %sext_ln82_3" [matrixmul.cpp:82]   --->   Operation 114 'mul' 'mul_ln82_1' <Predicate = (!icmp_ln63)> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln82_4 = sext i8 %a_row_2_1_load to i16" [matrixmul.cpp:82]   --->   Operation 115 'sext' 'sext_ln82_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.53ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_copy_2_2_2_load_1, i8 %b_copy_2_2_3_load_1, i8 %b_copy_2_2_1_load_1, i2 %select_ln75)" [matrixmul.cpp:80]   --->   Operation 116 'mux' 'tmp_4' <Predicate = (!icmp_ln63)> <Delay = 0.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln82_5 = sext i8 %tmp_4 to i16" [matrixmul.cpp:82]   --->   Operation 117 'sext' 'sext_ln82_5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.63ns) (grouped into DSP with root node add_ln82)   --->   "%mul_ln82_2 = mul i16 %sext_ln82_4, %sext_ln82_5" [matrixmul.cpp:82]   --->   Operation 118 'mul' 'mul_ln82_2' <Predicate = (!icmp_ln63)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 119 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln82 = add i16 %mul_ln82_1, %mul_ln82_2" [matrixmul.cpp:82]   --->   Operation 119 'add' 'add_ln82' <Predicate = (!icmp_ln63)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln82_1 = add i16 %add_ln82, %mul_ln82" [matrixmul.cpp:82]   --->   Operation 120 'add' 'add_ln82_1' <Predicate = (!icmp_ln63)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (2.10ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res, i16 %add_ln82_1)" [matrixmul.cpp:82]   --->   Operation 121 'write' <Predicate = (!icmp_ln63)> <Delay = 2.10> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_3) nounwind" [matrixmul.cpp:83]   --->   Operation 122 'specregionend' 'empty' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 123 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "ret void" [matrixmul.cpp:85]   --->   Operation 124 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_row_0             (alloca           ) [ 001110]
a_row_1_1           (alloca           ) [ 001110]
a_row_2_1           (alloca           ) [ 001110]
b_copy_0_2_2        (alloca           ) [ 001110]
b_copy_0_2_3        (alloca           ) [ 001110]
b_copy_0_2_1        (alloca           ) [ 001110]
b_copy_1_2_2        (alloca           ) [ 001110]
b_copy_1_2_3        (alloca           ) [ 001110]
b_copy_1_2_1        (alloca           ) [ 001110]
b_copy_2_2_2        (alloca           ) [ 001110]
b_copy_2_2_3        (alloca           ) [ 001110]
b_copy_2_2_1        (alloca           ) [ 001110]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln0   (specinterface    ) [ 000000]
specinterface_ln57  (specinterface    ) [ 000000]
br_ln63             (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
i_0                 (phi              ) [ 001000]
j_0                 (phi              ) [ 001000]
icmp_ln63           (icmp             ) [ 001110]
add_ln63            (add              ) [ 011110]
br_ln63             (br               ) [ 000000]
icmp_ln65           (icmp             ) [ 000000]
select_ln75         (select           ) [ 001110]
add_ln63_1          (add              ) [ 000000]
icmp_ln75           (icmp             ) [ 000000]
icmp_ln75_1         (icmp             ) [ 000000]
select_ln75_1       (select           ) [ 001100]
select_ln63         (select           ) [ 011110]
icmp_ln70           (icmp             ) [ 001100]
br_ln75             (br               ) [ 000000]
j                   (add              ) [ 011110]
br_ln70             (br               ) [ 000000]
a_read              (read             ) [ 000000]
a_row_0_1           (trunc            ) [ 000000]
a_row_1             (partselect       ) [ 000000]
a_row_2             (partselect       ) [ 000000]
store_ln72          (store            ) [ 000000]
store_ln72          (store            ) [ 000000]
store_ln72          (store            ) [ 000000]
br_ln0              (br               ) [ 000000]
b_copy_0_2_2_load   (load             ) [ 000000]
b_copy_0_2_3_load   (load             ) [ 000000]
b_copy_0_2_1_load   (load             ) [ 000000]
b_copy_1_2_2_load   (load             ) [ 000000]
b_copy_1_2_3_load   (load             ) [ 000000]
b_copy_1_2_1_load   (load             ) [ 000000]
b_copy_2_2_2_load   (load             ) [ 000000]
b_copy_2_2_3_load   (load             ) [ 000000]
b_copy_2_2_1_load   (load             ) [ 000000]
b_read              (read             ) [ 000000]
b_copy_0_2_9        (trunc            ) [ 000000]
b_copy_1_2_9        (partselect       ) [ 000000]
b_copy_2_2_9        (partselect       ) [ 000000]
icmp_ln77           (icmp             ) [ 000000]
b_copy_2_2          (select           ) [ 000000]
b_copy_2_2_5        (select           ) [ 000000]
b_copy_2_2_6        (select           ) [ 000000]
b_copy_2_2_7        (select           ) [ 000000]
b_copy_2_2_8        (select           ) [ 000000]
b_copy_1_2          (select           ) [ 000000]
b_copy_1_2_5        (select           ) [ 000000]
b_copy_1_2_6        (select           ) [ 000000]
b_copy_1_2_7        (select           ) [ 000000]
b_copy_1_2_8        (select           ) [ 000000]
b_copy_0_2          (select           ) [ 000000]
b_copy_0_2_5        (select           ) [ 000000]
b_copy_0_2_6        (select           ) [ 000000]
b_copy_0_2_7        (select           ) [ 000000]
b_copy_0_2_8        (select           ) [ 000000]
store_ln77          (store            ) [ 000000]
store_ln77          (store            ) [ 000000]
store_ln77          (store            ) [ 000000]
store_ln77          (store            ) [ 000000]
store_ln77          (store            ) [ 000000]
store_ln77          (store            ) [ 000000]
store_ln77          (store            ) [ 000000]
store_ln77          (store            ) [ 000000]
store_ln77          (store            ) [ 000000]
br_ln0              (br               ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
empty_6             (speclooptripcount) [ 000000]
specloopname_ln65   (specloopname     ) [ 000000]
tmp_3               (specregionbegin  ) [ 000000]
specpipeline_ln66   (specpipeline     ) [ 000000]
a_row_0_load        (load             ) [ 000000]
a_row_1_1_load      (load             ) [ 000000]
a_row_2_1_load      (load             ) [ 000000]
b_copy_0_2_2_load_1 (load             ) [ 000000]
b_copy_0_2_3_load_1 (load             ) [ 000000]
b_copy_0_2_1_load_1 (load             ) [ 000000]
b_copy_1_2_2_load_1 (load             ) [ 000000]
b_copy_1_2_3_load_1 (load             ) [ 000000]
b_copy_1_2_1_load_1 (load             ) [ 000000]
b_copy_2_2_2_load_1 (load             ) [ 000000]
b_copy_2_2_3_load_1 (load             ) [ 000000]
b_copy_2_2_1_load_1 (load             ) [ 000000]
sext_ln82           (sext             ) [ 000000]
tmp_1               (mux              ) [ 000000]
sext_ln82_1         (sext             ) [ 000000]
mul_ln82            (mul              ) [ 000000]
sext_ln82_2         (sext             ) [ 000000]
tmp_2               (mux              ) [ 000000]
sext_ln82_3         (sext             ) [ 000000]
mul_ln82_1          (mul              ) [ 000000]
sext_ln82_4         (sext             ) [ 000000]
tmp_4               (mux              ) [ 000000]
sext_ln82_5         (sext             ) [ 000000]
mul_ln82_2          (mul              ) [ 000000]
add_ln82            (add              ) [ 000000]
add_ln82_1          (add              ) [ 000000]
write_ln82          (write            ) [ 000000]
empty               (specregionend    ) [ 000000]
br_ln0              (br               ) [ 011110]
ret_ln85            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="a_row_0_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="a_row_1_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_1_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="a_row_2_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_2_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="b_copy_0_2_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="b_copy_0_2_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_copy_0_2_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_copy_1_2_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_copy_1_2_3_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_copy_1_2_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="b_copy_2_2_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b_copy_2_2_3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="b_copy_2_2_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="a_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="0"/>
<pin id="119" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="b_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln82_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="indvar_flatten_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvar_flatten_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="1"/>
<pin id="148" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="2" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="j_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln63_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln63_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln65_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln75_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="0" index="2" bw="2" slack="0"/>
<pin id="190" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln63_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln75_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="2" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln75_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln75_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln63_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln70_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="j_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="a_row_0_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a_row_0_1/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="a_row_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="0" index="3" bw="5" slack="0"/>
<pin id="249" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_1/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="a_row_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="24" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_2/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln72_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="2"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln72_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="2"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln72_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="2"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="b_copy_0_2_2_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="2"/>
<pin id="281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_2_load/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="b_copy_0_2_3_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="2"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_3_load/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="b_copy_0_2_1_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="2"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_1_load/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="b_copy_1_2_2_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="2"/>
<pin id="290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_2_load/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="b_copy_1_2_3_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="2"/>
<pin id="293" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_3_load/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="b_copy_1_2_1_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="2"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_1_load/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="b_copy_2_2_2_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="2"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_2_load/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="b_copy_2_2_3_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="2"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_3_load/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="b_copy_2_2_1_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="2"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_1_load/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="b_copy_0_2_9_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="24" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b_copy_0_2_9/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="b_copy_1_2_9_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="24" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="0" index="3" bw="5" slack="0"/>
<pin id="315" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_copy_1_2_9/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="b_copy_2_2_9_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="24" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_copy_2_2_9/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln77_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="1"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="b_copy_2_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="b_copy_2_2_5_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="0" index="2" bw="8" slack="0"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_5/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="b_copy_2_2_6_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_6/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="b_copy_2_2_7_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_7/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="b_copy_2_2_8_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_8/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="b_copy_1_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="0" index="2" bw="8" slack="0"/>
<pin id="376" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="b_copy_1_2_5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="0" index="2" bw="8" slack="0"/>
<pin id="384" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_5/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="b_copy_1_2_6_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="0" index="2" bw="8" slack="0"/>
<pin id="391" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_6/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="b_copy_1_2_7_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_7/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="b_copy_1_2_8_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_8/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="b_copy_0_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="0" index="2" bw="8" slack="0"/>
<pin id="413" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="b_copy_0_2_5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="0" index="2" bw="8" slack="0"/>
<pin id="421" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_5/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="b_copy_0_2_6_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_6/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="b_copy_0_2_7_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="0" index="2" bw="8" slack="0"/>
<pin id="436" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_7/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="b_copy_0_2_8_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="0" index="2" bw="8" slack="0"/>
<pin id="443" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_8/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln77_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="2"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln77_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="2"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln77_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="2"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln77_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="2"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln77_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="2"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln77_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="2"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln77_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="2"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln77_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="2"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln77_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="2"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="a_row_0_load_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="3"/>
<pin id="493" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_0_load/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="a_row_1_1_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="3"/>
<pin id="496" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_1_1_load/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="a_row_2_1_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="3"/>
<pin id="499" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_2_1_load/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="b_copy_0_2_2_load_1_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="3"/>
<pin id="502" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_2_load_1/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="b_copy_0_2_3_load_1_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="3"/>
<pin id="505" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_3_load_1/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="b_copy_0_2_1_load_1_load_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="3"/>
<pin id="508" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="b_copy_1_2_2_load_1_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="3"/>
<pin id="511" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_2_load_1/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="b_copy_1_2_3_load_1_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="3"/>
<pin id="514" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_3_load_1/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="b_copy_1_2_1_load_1_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="3"/>
<pin id="517" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="b_copy_2_2_2_load_1_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="3"/>
<pin id="520" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_2_load_1/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="b_copy_2_2_3_load_1_load_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="3"/>
<pin id="523" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_3_load_1/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="b_copy_2_2_1_load_1_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="3"/>
<pin id="526" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sext_ln82_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="0" index="2" bw="8" slack="0"/>
<pin id="535" dir="0" index="3" bw="8" slack="0"/>
<pin id="536" dir="0" index="4" bw="2" slack="2"/>
<pin id="537" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln82_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_1/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln82_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_2/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="0"/>
<pin id="554" dir="0" index="3" bw="8" slack="0"/>
<pin id="555" dir="0" index="4" bw="2" slack="2"/>
<pin id="556" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln82_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_3/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="mul_ln82_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln82_1/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln82_4_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_4/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="0"/>
<pin id="578" dir="0" index="2" bw="8" slack="0"/>
<pin id="579" dir="0" index="3" bw="8" slack="0"/>
<pin id="580" dir="0" index="4" bw="2" slack="2"/>
<pin id="581" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sext_ln82_5_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_5/4 "/>
</bind>
</comp>

<comp id="590" class="1007" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="594" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82/4 add_ln82_1/4 "/>
</bind>
</comp>

<comp id="598" class="1007" name="grp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="0" index="2" bw="16" slack="0"/>
<pin id="602" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82_2/4 add_ln82/4 "/>
</bind>
</comp>

<comp id="607" class="1005" name="a_row_0_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="2"/>
<pin id="609" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_0 "/>
</bind>
</comp>

<comp id="613" class="1005" name="a_row_1_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="2"/>
<pin id="615" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_1_1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="a_row_2_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="2"/>
<pin id="621" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_2_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="b_copy_0_2_2_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="2"/>
<pin id="627" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_2_2 "/>
</bind>
</comp>

<comp id="632" class="1005" name="b_copy_0_2_3_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="2"/>
<pin id="634" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_2_3 "/>
</bind>
</comp>

<comp id="639" class="1005" name="b_copy_0_2_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="2"/>
<pin id="641" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_2_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="b_copy_1_2_2_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="2"/>
<pin id="648" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_1_2_2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="b_copy_1_2_3_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="2"/>
<pin id="655" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_1_2_3 "/>
</bind>
</comp>

<comp id="660" class="1005" name="b_copy_1_2_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="2"/>
<pin id="662" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_1_2_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="b_copy_2_2_2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="2"/>
<pin id="669" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_2_2 "/>
</bind>
</comp>

<comp id="674" class="1005" name="b_copy_2_2_3_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="2"/>
<pin id="676" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_2_3 "/>
</bind>
</comp>

<comp id="681" class="1005" name="b_copy_2_2_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="2"/>
<pin id="683" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_2_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="icmp_ln63_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="692" class="1005" name="add_ln63_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="0"/>
<pin id="694" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="697" class="1005" name="select_ln75_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="1"/>
<pin id="699" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75 "/>
</bind>
</comp>

<comp id="705" class="1005" name="select_ln75_1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln75_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="select_ln63_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln63 "/>
</bind>
</comp>

<comp id="714" class="1005" name="icmp_ln70_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="727" class="1005" name="j_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="0"/>
<pin id="729" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="139" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="139" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="161" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="161" pin="4"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="150" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="150" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="180" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="200" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="206" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="180" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="194" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="150" pin="4"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="186" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="186" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="116" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="116" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="116" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="268"><net_src comp="254" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="244" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="240" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="309"><net_src comp="122" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="122" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="38" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="122" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="303" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="320" pin="4"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="303" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="335" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="330" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="320" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="300" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="300" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="350" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="320" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="297" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="330" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="294" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="310" pin="4"/><net_sink comp="372" pin=2"/></net>

<net id="385"><net_src comp="294" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="372" pin="3"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="330" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="310" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="291" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="291" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="387" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="310" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="288" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="330" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="285" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="306" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="285" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="409" pin="3"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="330" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="306" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="282" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="282" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="424" pin="3"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="306" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="279" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="343" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="358" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="365" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="380" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="395" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="402" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="417" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="432" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="439" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="530"><net_src comp="491" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="538"><net_src comp="62" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="500" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="503" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="506" pin="1"/><net_sink comp="531" pin=3"/></net>

<net id="545"><net_src comp="531" pin="5"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="494" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="509" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="512" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="560"><net_src comp="515" pin="1"/><net_sink comp="550" pin=3"/></net>

<net id="564"><net_src comp="550" pin="5"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="546" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="497" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="582"><net_src comp="62" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="518" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="521" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="585"><net_src comp="524" pin="1"/><net_sink comp="575" pin=3"/></net>

<net id="589"><net_src comp="575" pin="5"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="527" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="542" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="590" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="603"><net_src comp="571" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="586" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="565" pin="2"/><net_sink comp="598" pin=2"/></net>

<net id="606"><net_src comp="598" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="610"><net_src comp="68" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="616"><net_src comp="72" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="622"><net_src comp="76" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="628"><net_src comp="80" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="635"><net_src comp="84" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="642"><net_src comp="88" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="649"><net_src comp="92" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="656"><net_src comp="96" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="663"><net_src comp="100" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="670"><net_src comp="104" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="677"><net_src comp="108" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="684"><net_src comp="112" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="691"><net_src comp="168" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="174" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="700"><net_src comp="186" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="531" pin=4"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="550" pin=4"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="575" pin=4"/></net>

<net id="708"><net_src comp="212" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="220" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="717"><net_src comp="228" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="721"><net_src comp="714" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="723"><net_src comp="714" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="724"><net_src comp="714" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="725"><net_src comp="714" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="726"><net_src comp="714" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="730"><net_src comp="234" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: matrixmul : a | {3 }
	Port: matrixmul : b | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln63 : 1
		add_ln63 : 1
		br_ln63 : 2
		icmp_ln65 : 1
		select_ln75 : 2
		add_ln63_1 : 1
		icmp_ln75 : 2
		icmp_ln75_1 : 1
		select_ln75_1 : 3
		select_ln63 : 2
		icmp_ln70 : 3
		br_ln75 : 4
		j : 3
	State 3
		store_ln72 : 1
		store_ln72 : 1
		store_ln72 : 1
		b_copy_2_2 : 1
		b_copy_2_2_5 : 2
		b_copy_2_2_6 : 1
		b_copy_2_2_7 : 2
		b_copy_2_2_8 : 1
		b_copy_1_2 : 1
		b_copy_1_2_5 : 2
		b_copy_1_2_6 : 1
		b_copy_1_2_7 : 2
		b_copy_1_2_8 : 1
		b_copy_0_2 : 1
		b_copy_0_2_5 : 2
		b_copy_0_2_6 : 1
		b_copy_0_2_7 : 2
		b_copy_0_2_8 : 1
		store_ln77 : 3
		store_ln77 : 3
		store_ln77 : 2
		store_ln77 : 3
		store_ln77 : 3
		store_ln77 : 2
		store_ln77 : 3
		store_ln77 : 3
		store_ln77 : 2
	State 4
		sext_ln82 : 1
		tmp_1 : 1
		sext_ln82_1 : 2
		mul_ln82 : 3
		sext_ln82_2 : 1
		tmp_2 : 1
		sext_ln82_3 : 2
		mul_ln82_1 : 3
		sext_ln82_4 : 1
		tmp_4 : 1
		sext_ln82_5 : 2
		mul_ln82_2 : 3
		add_ln82 : 4
		add_ln82_1 : 5
		write_ln82 : 6
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln75_fu_186   |    0    |    0    |    2    |
|          |   select_ln75_1_fu_212  |    0    |    0    |    2    |
|          |    select_ln63_fu_220   |    0    |    0    |    2    |
|          |    b_copy_2_2_fu_335    |    0    |    0    |    8    |
|          |   b_copy_2_2_5_fu_343   |    0    |    0    |    8    |
|          |   b_copy_2_2_6_fu_350   |    0    |    0    |    8    |
|          |   b_copy_2_2_7_fu_358   |    0    |    0    |    8    |
|          |   b_copy_2_2_8_fu_365   |    0    |    0    |    8    |
|  select  |    b_copy_1_2_fu_372    |    0    |    0    |    8    |
|          |   b_copy_1_2_5_fu_380   |    0    |    0    |    8    |
|          |   b_copy_1_2_6_fu_387   |    0    |    0    |    8    |
|          |   b_copy_1_2_7_fu_395   |    0    |    0    |    8    |
|          |   b_copy_1_2_8_fu_402   |    0    |    0    |    8    |
|          |    b_copy_0_2_fu_409    |    0    |    0    |    8    |
|          |   b_copy_0_2_5_fu_417   |    0    |    0    |    8    |
|          |   b_copy_0_2_6_fu_424   |    0    |    0    |    8    |
|          |   b_copy_0_2_7_fu_432   |    0    |    0    |    8    |
|          |   b_copy_0_2_8_fu_439   |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln63_fu_168    |    0    |    0    |    9    |
|          |     icmp_ln65_fu_180    |    0    |    0    |    8    |
|   icmp   |     icmp_ln75_fu_200    |    0    |    0    |    8    |
|          |    icmp_ln75_1_fu_206   |    0    |    0    |    8    |
|          |     icmp_ln70_fu_228    |    0    |    0    |    8    |
|          |     icmp_ln77_fu_330    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_531      |    0    |    0    |    15   |
|    mux   |       tmp_2_fu_550      |    0    |    0    |    15   |
|          |       tmp_4_fu_575      |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|    mul   |    mul_ln82_1_fu_565    |    0    |    0    |    40   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln63_fu_174     |    0    |    0    |    12   |
|    add   |    add_ln63_1_fu_194    |    0    |    0    |    9    |
|          |         j_fu_234        |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_590       |    1    |    0    |    0    |
|          |        grp_fu_598       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    a_read_read_fu_116   |    0    |    0    |    0    |
|          |    b_read_read_fu_122   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln82_write_fu_128 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |     a_row_0_1_fu_240    |    0    |    0    |    0    |
|          |   b_copy_0_2_9_fu_306   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      a_row_1_fu_244     |    0    |    0    |    0    |
|partselect|      a_row_2_fu_254     |    0    |    0    |    0    |
|          |   b_copy_1_2_9_fu_310   |    0    |    0    |    0    |
|          |   b_copy_2_2_9_fu_320   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_ln82_fu_527    |    0    |    0    |    0    |
|          |    sext_ln82_1_fu_542   |    0    |    0    |    0    |
|   sext   |    sext_ln82_2_fu_546   |    0    |    0    |    0    |
|          |    sext_ln82_3_fu_561   |    0    |    0    |    0    |
|          |    sext_ln82_4_fu_571   |    0    |    0    |    0    |
|          |    sext_ln82_5_fu_586   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   290   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    a_row_0_reg_607   |    8   |
|   a_row_1_1_reg_613  |    8   |
|   a_row_2_1_reg_619  |    8   |
|   add_ln63_reg_692   |    4   |
| b_copy_0_2_1_reg_639 |    8   |
| b_copy_0_2_2_reg_625 |    8   |
| b_copy_0_2_3_reg_632 |    8   |
| b_copy_1_2_1_reg_660 |    8   |
| b_copy_1_2_2_reg_646 |    8   |
| b_copy_1_2_3_reg_653 |    8   |
| b_copy_2_2_1_reg_681 |    8   |
| b_copy_2_2_2_reg_667 |    8   |
| b_copy_2_2_3_reg_674 |    8   |
|      i_0_reg_146     |    2   |
|   icmp_ln63_reg_688  |    1   |
|   icmp_ln70_reg_714  |    1   |
|indvar_flatten_reg_135|    4   |
|      j_0_reg_157     |    2   |
|       j_reg_727      |    2   |
|  select_ln63_reg_709 |    2   |
| select_ln75_1_reg_705|    1   |
|  select_ln75_reg_697 |    2   |
+----------------------+--------+
|         Total        |   117  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_590 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   16   ||  0.736  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   290  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   117  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   117  |   299  |
+-----------+--------+--------+--------+--------+
