# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment_6.srcs/sources_1/imports/lab4/RAT-Microprocessor/ALU.vhd" \
"../../../../Assignment_6.srcs/sources_1/imports/lab4/RAT-Microprocessor/ControlUnit.vhd" \
"../../../../Assignment_6.srcs/sources_1/new/FlagReg.vhd" \
"../../../../Assignment_6.srcs/sources_1/new/Flags.vhd" \
"../../../../Assignment_6.srcs/sources_1/new/LOCATION.vhd" \
"../../../../Assignment_6.srcs/sources_1/imports/lab4/RAT-Microprocessor/MCU.vhd" \
"../../../../Assignment_6.srcs/sources_1/imports/new/PC.vhd" \
"../../../../Assignment_6.srcs/sources_1/imports/new/PC_Mux.vhd" \
"../../../../Assignment_6.srcs/sources_1/imports/lab4/RAT-Microprocessor/RegisterFile.vhd" \
"../../../../Assignment_6.srcs/sources_1/new/SCR.vhd" \
"../../../../Assignment_6.srcs/sources_1/new/SP.vhd" \
"../../../../Assignment_6.srcs/sources_1/new/VGAdrive.vhd" \
"../../../../Assignment_6.srcs/sources_1/imports/Assignment 1 Support Files/counter8b.vhd" \
"../../../../Assignment_6.srcs/sources_1/imports/new/counter_for_one_shot.vhd" \
"../../../../Assignment_6.srcs/sources_1/imports/new/debounce_one_shot_FSM.vhd" \
"../../../../Assignment_6.srcs/sources_1/imports/lab4/prog_rom.vhd" \
"../../../../Assignment_6.srcs/sources_1/new/ramVGA.vhd" \
"../../../../Assignment_6.srcs/sources_1/new/vgaDriverBuffer.vhd" \
"../../../../Assignment_6.srcs/sources_1/new/vga_clk_div.vhd" \
"../../../../Assignment_6.srcs/sources_1/new/RAT_Wrapper_W17.vhd" \

# Do not sort compile order
nosort
