DDI_BUF_CTL,FUNC_0
DDI_BUF_CTL_ENABLE,VAR_0
DP_TP_CTL,FUNC_1
DP_TP_CTL_ENABLE,VAR_1
DP_TP_CTL_ENHANCED_FRAME_ENABLE,VAR_2
DP_TP_CTL_LINK_TRAIN_MASK,VAR_3
DP_TP_CTL_LINK_TRAIN_PAT1,VAR_4
DP_TP_CTL_MODE_MST,VAR_5
DP_TP_CTL_MODE_SST,VAR_6
DP_TP_CTL_SCRAMBLE_DISABLE,VAR_7
I915_READ,FUNC_2
I915_WRITE,FUNC_3
POSTING_READ,FUNC_4
dp_to_dig_port,FUNC_5
drm_dp_enhanced_frame_cap,FUNC_6
intel_wait_ddi_buf_idle,FUNC_7
to_i915,FUNC_8
udelay,FUNC_9
intel_ddi_prepare_link_retrain,FUNC_10
intel_dp,VAR_8
intel_dig_port,VAR_9
dev_priv,VAR_10
port,VAR_11
val,VAR_12
wait,VAR_13
