<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/targeting/common/xmltohb/ekb_customized_attrs.xml $   -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2017,2024                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>

<!-- =====================================================================
     Contains the definition of temporary FW defaults for FAPI attributes
     (from the EKB repo) needing a default.  Each FAPI attribute should already
     be defined elsewhere in an attribute XML file.
     <attribute>
         <id>...</id>
         <default>...</default>
     </attribute>

     These definitions should be removed and replaced with permanent
     definitions elsewhere prior to shipping code that uses them.

     Examples:
     <attribute>
         <id>ATTR_NEW_FW_ATTR_DEF</id>
         <default>5</default>
     </attribute>

     <attribute>
         <id>ATTR_NEW_FW_ATTR_WO_DEFAULT_DEF</id>
     </attribute>

     <attribute>
         <id>ATTR_NEW_FW_ATTR_ARRAY_DEF</id>
         <default>9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20</default>
     </attribute>
     ================================================================= -->

     <!-- =====================================================================
     Start of customizations
     ================================================================= -->
     <attribute>
          <id>ATTR_PROC_MEMORY_ENCRYPTION_ENABLED</id>
          <!-- Value of "CTR" taken from p10_nest_attributes.xml -->
          <default>2</default>
          <readable/>
          <writeable/>
          <persistency>volatile</persistency>
          <no_export/>
     </attribute>

    <attribute>
        <id>ATTR_SPPE_BOOT_SIDE</id>
        <writeable/>
    </attribute>

     <attribute>
          <id>ATTR_SPI_BUS_DIV_REF</id>
          <!-- Value taken from p10_sbe_attributes.xml -->
          <default>0x41</default>
          <writeable/>
     </attribute>

     <!-- Override this to be writeable and volatile, so that we can
          break the timeout into smaller chunks and do them one at a
          time to avoid memory leaks. -->
     <attribute>
          <id>ATTR_MSS_CHECK_FOR_READY_TIMEOUT</id>
          <writeable/>
          <persistency>volatile</persistency>
     </attribute>

     <!-- Override this to be writeable and volatile, so that we can
          break the timeout into smaller chunks and do them one at a
          time to avoid memory leaks. -->
     <attribute>
          <id>ATTR_MSS_EXP_OMI_SETUP_POLL_COUNT</id>
          <writeable/>
          <persistency>volatile</persistency>
     </attribute>

    <!-- Dynamic Init settings will come from BIOS/ASM or lab override -->
    <attribute>
        <id>ATTR_DYNAMIC_INIT_MODE_VEC</id>
        <no_export/>
        <writeable/>
    </attribute>

    <!-- Value will come from BIOS/ASM -->
    <attribute>
        <id>ATTR_PROC_FAVOR_AGGRESSIVE_PREFETCH</id>
        <no_export/>
        <writeable/>
    </attribute>

     <attribute>
          <id>ATTR_PG_MVPD</id>
          <default>0xFFFFFFFF</default>
          <no_export/>
          <writeable/>
     </attribute>

     <attribute>
          <id>ATTR_DUMMY_SCRATCH_PLAT_INIT_UINT8</id>
          <default>5</default>
     </attribute>

    <attribute>
          <id>ATTR_IS_SIMULATION</id>
          <default>0</default>
          <writeable/>
     </attribute>

    <attribute>
          <id>ATTR_ISTEP_MODE</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_CHIP_UNIT_POS</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FABRIC_GROUP_ID</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FABRIC_CHIP_ID</id>
          <default>0</default>
     </attribute>

    <!-- TODO RTC:244307 Revisit ATTR_FREQ_CORE_FLOOR_MHZ
         when #V data for MVPD available -->
    <attribute>
        <id>ATTR_FREQ_CORE_FLOOR_MHZ</id>
        <default>2200</default>
    </attribute>

    <attribute>
          <id>ATTR_FREQ_A_MHZ</id>
          <default>0x1900</default>
     </attribute>

    <attribute>
          <id>ATTR_FREQ_O_MHZ</id>
          <default>1611,1611,1611,1611</default>
          <writeable/>
    </attribute>

    <attribute>
          <id>ATTR_FREQ_X_MHZ</id>
          <default>2000</default>
          <writeable/>
    </attribute>

    <attribute>
          <id>ATTR_HB_HRMOR_BYTES</id>
          <writeable/>
          <persistency>volatile</persistency>
    </attribute>

    <attribute>
          <id>ATTR_IOHS_CONFIG_MODE</id>
          <global/>
    </attribute>

    <attribute>
          <id>ATTR_OMI_REFCLOCK_SWIZZLE</id>
          <global/>
    </attribute>

    <attribute>
          <id>ATTR_IOHS_FABRIC_LANE_REVERSAL</id>
          <global/>
    </attribute>

    <attribute>
          <id>ATTR_IOHS_DRAWER_INTERCONNECT</id>
          <global/>
    </attribute>

    <attribute><!-- value needs to be chip-specific in MRW -->
          <id>ATTR_IO_IOHS_CHANNEL_LOSS</id>
          <global/>
    </attribute>

    <attribute>
          <id>ATTR_BOOT_FREQ_MHZ</id>
          <default>2400</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_INTERLEAVE_ENABLE</id>
          <default>0xAF</default>
          <writeable/>
     </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_SUPPORTED_FREQ</id>
          <default>1866,2133,2400,2667</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_THERMAL_MEMORY_POWER_LIMIT</id>
          <default>0xffffe000000006a4,0,0,0,0,0,0,0,0,0</default>
     </attribute>

    <attribute>
          <id>ATTR_MEM_MIRROR_PLACEMENT_POLICY</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_DIMM_POWER_CURVE_PERCENT_UPLIFT</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_DIMM_POWER_CURVE_PERCENT_UPLIFT_IDLE</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_MAX_DRAM_DATABUS_UTIL</id>
          <default>0x00002328</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_VDDR_OVERIDE_SPD</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_POWER_CONTROL_REQUESTED</id>
          <default>OFF</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_IDLE_POWER_CONTROL_REQUESTED</id>
          <default>OFF</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_VMEM_REGULATOR_POWER_LIMIT_PER_DIMM_ADJ_ENABLE</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_MAX_NUMBER_DIMMS_POSSIBLE_PER_VMEM_REGULATOR</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_EFF_DIMM_DDR4_RC_1x</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_EFF_DIMM_DDR4_RC_2x</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_EFF_DIMM_DDR4_RC_3x</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_EFF_DIMM_DDR4_RC_4x</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_EFF_DIMM_DDR4_RC_5x</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_EFF_DIMM_DDR4_RC_6x</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_EFF_DIMM_DDR4_RC_7x</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_EFF_DIMM_DDR4_RC_8x</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_EFF_DIMM_DDR4_RC_9x</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_EFF_DIMM_DDR4_RC_Ax</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_EFF_DIMM_DDR4_RC_Bx</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_MAX_ALLOWED_DIMM_FREQ</id>
          <default>2400,2400,2400,2400,2400</default>
     </attribute>

    <attribute>
          <id>ATTR_VCS_I2C_BUSNUM</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_STOP5_DISABLE</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_I2C_BUS_DIV_REF</id>
          <default>0x0003</default>
     </attribute>

    <attribute>
          <id>ATTR_NEST_PLL_BUCKET</id>
          <default>0x05</default>
          <writeable/>
     </attribute>

    <attribute>
          <id>ATTR_BOOT_FREQ_MULT</id>
          <default>150</default>
     </attribute>

    <attribute>
          <id>ATTR_MB_BIT_RATE_DIVISOR_REFCLK</id>
          <default>133</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FABRIC_SYSTEM_ID</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_SYSTEM_IPL_PHASE</id>
          <default>HB_IPL</default>
          <persistency>volatile</persistency>
     </attribute>

    <!-- TODO RTC:244307 Revisit ATTR_SYSTEM_POUNDV_VALIDITY_HALT_DISABLE
         when #V data for MVPD available -->
    <attribute>
        <id>ATTR_SYSTEM_POUNDV_VALIDITY_HALT_DISABLE</id>
        <default>0</default>
    </attribute>

    <attribute>
          <id>ATTR_PROC_FABRIC_A_BUS_WIDTH</id>
          <default>4_BYTE</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FABRIC_X_BUS_WIDTH</id>
          <default>4_BYTE</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FABRIC_CCSM_MODE</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_OPTICS_CONFIG_MODE</id>
          <default>NV</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FABRIC_SMP_OPTICS_MODE</id>
          <default>OPTICS_IS_X_BUS</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FABRIC_CAPI_MODE</id>
          <default>OFF</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_PCIE_PCS_RX_PK_INIT</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_PCIE_PCS_RX_INIT_GAIN</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_PCIE_PCS_RX_SIGDET_LVL</id>
          <default>0x0B</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_PCIE_PCS_RX_ROT_RST_FW</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_IO_XBUS_TX_FFE_PRECURSOR</id>
          <default>6</default>
     </attribute>

    <attribute>
          <id>ATTR_POUNDV_BUCKET_NUM_OVERRIDE</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_POUNDV_BUCKET_NUM</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_DUMP_STOP_INFO_SUPPRESS_ERROR_TRACE</id>
          <default>0</default>
     </attribute>

    <attribute>
          <id>ATTR_DUMP_STOP_INFO_ENABLE_ERRORLOG</id>
          <default>1</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_MEM_M_DRAM_CLOCKS</id>
          <default>0x00000200</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_TEMP_REFRESH_RANGE</id>
          <default>1</default>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FSP_BAR_ENABLE</id>
          <default>0</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_PSI_BRIDGE_BAR_ENABLE</id>
          <default>0</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FSP_BAR_SIZE</id>
          <default>0xFFFFFC00FFFFFFFF</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FSP_BAR_BASE_ADDR_OFFSET</id>
          <default>0x0000030100000000</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_FSP_MMIO_MASK_SIZE</id>
          <default>0x0010000000000000</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_PSI_BRIDGE_BAR_BASE_ADDR_OFFSET</id>
          <default>0x0000030203000000</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_NPU_PHY0_BAR_ENABLE</id>
          <default>0</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_NPU_PHY0_BAR_BASE_ADDR_OFFSET</id>
          <default>0x0000030201200000</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_NPU_PHY1_BAR_ENABLE</id>
          <default>0</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_NPU_PHY1_BAR_BASE_ADDR_OFFSET</id>
          <default>0x0000030201400000</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_NPU_MMIO_BAR_ENABLE</id>
          <default>0</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_NPU_MMIO_BAR_BASE_ADDR_OFFSET</id>
          <default>0x0000030200000000</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_NX_RNG_BAR_ENABLE</id>
          <default>1</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_PROC_NX_RNG_BAR_BASE_ADDR_OFFSET</id>
          <default>0x00000302031D0000</default>
          <no_export/>
     </attribute>

    <attribute>
          <id>ATTR_MRW_VMEM_REGULATOR_MEMORY_POWER_LIMIT_PER_DIMM_DDR4</id>
          <default>0x000006A4</default>
     </attribute>

    <attribute>
          <id>ATTR_SBE_IMAGE_MINIMUM_VALID_ECS</id>
          <default>2</default>
     </attribute>

    <attribute>
          <id>ATTR_SBE_SYS_CONFIG</id>
          <default>0x0</default>
    </attribute>

    <attribute>
          <!-- Control this value completely inside of Hostboot
               to force max performance -->
          <id>ATTR_SBE_SELECT_EX_POLICY</id>
          <default>HB_MAX_FOOTPRINT</default>
          <persistency>volatile</persistency>
          <no_export/>
    </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_PWR_INTERCEPT</id>
          <default>0xffffe00002CC03AE,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0</default>
     </attribute>

    <attribute>
          <id>ATTR_MSS_MRW_PWR_SLOPE</id>
          <default>0xffffe00003FD0546,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,
          0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0</default>
     </attribute>

    <attribute>
          <id>ATTR_MAX_SBE_SEEPROM_SIZE</id>
          <default>0x80000</default>
     </attribute>

    <attribute>
          <id>ATTR_SYSTEM_RESCLK_DISABLE</id>
          <default>0x00</default>
          <writeable/>
    </attribute>

    <attribute>
          <id>ATTR_BACKUP_SEEPROM_SELECT</id>
          <writeable/>
    </attribute>

    <attribute>
          <id>I2C_BUS_DIV_REF</id>
          <default>0x0003</default>
          <writeable/>
    </attribute>

    <attribute>
          <id>ATTR_PROC_XSCOM_BAR_BASE_ADDR_OFFSET</id>
          <default>0x3FC00000000</default>
    </attribute>

    <attribute>
          <id>ATTR_ISDIMM_MBVPD_INDEX</id>
          <no_export/>
    </attribute>

    <attribute>
          <id>ATTR_PROC_EFF_FABRIC_GROUP_ID</id>
          <writeable/>
          <no_export/>
    </attribute>

    <attribute>
          <id>ATTR_PROC_EFF_FABRIC_CHIP_ID</id>
          <writeable/>
          <no_export/>
    </attribute>

    <attribute>
          <id>ATTR_EI_BUS_TX_LANE_INVERT</id>
          <no_export/>
    </attribute>

    <attribute>
          <id>ATTR_MRW_MEM_SENSOR_CACHE_ADDR_MAP</id>
          <no_export/>
    </attribute>

    <attribute>
          <id>ATTR_DEVICE_ID</id>
          <no_export/>
    </attribute>

    <attribute>
          <id>ATTR_PROC_PCIE_IOP_SWAP</id>
          <no_export/>
    </attribute>

    <attribute>
          <id>ATTR_SBE_MEASUREMENT_SEEPROM_VERSION</id>
          <no_export/>
    </attribute>

    <attribute>
          <id>ATTR_SBE_MINIMUM_SECURE_VERSION</id>
          <no_export/>
    </attribute>

    <attribute>
          <!-- Set dynamically inside the SBE -->
          <id>ATTR_SBE_SECURE_BOOT_MODE</id>
          <no_export/>
    </attribute>

    <attribute>
          <!-- This is set dynamically based on the boot processor -->
          <id>ATTR_PROC_SBE_MASTER_CHIP</id>
          <writeable/>
    </attribute>

    <!-- FSP always reads a registry key and set this on each boot,
         HB always reads the data from the scratch reg and sets it -->
    <attribute>
          <id>ATTR_RISK_LEVEL</id>
          <writeable/>
          <persistency>volatile-zeroed</persistency>
    </attribute>

    <attribute>
          <!-- HWSV code sets this based on the system planar -->
          <id>ATTR_SYS_CLK_NE_TERMINATION_SITE</id>
          <writeable/>
    </attribute>

    <attribute>
          <!-- HWSV code sets this based on the system planar -->
          <id>ATTR_SYS_CLK_NE_TERMINATION_STRENGTH</id>
          <writeable/>
    </attribute>

    <attribute>
          <id>ATTR_BOOT_FLAGS</id>
          <writeable/>
    </attribute>

    <attribute>
          <id>ATTR_OCMB_BOOT_FLAGS</id>
          <writeable/>
          <persistency>volatile</persistency>
          <default>0x00000A00</default>
    </attribute>

    <attribute>
          <id>ATTR_EC_GARD</id>
          <writeable/>
    </attribute>

    <attribute>
          <id>ATTR_EQ_GARD</id>
          <writeable/>
    </attribute>

    <attribute>
          <id>ATTR_PM_MALF_ALERT_ENABLE</id>
          <writeable/>
          <no_export/>
    </attribute>

    <attribute>
          <id>ATTR_PM_RESET_FFDC_ENABLE</id>
          <writeable/>
          <no_export/>
    </attribute>

    <attribute><id>ATTR_CEN_MSS_VREF_CAL_CNTL</id><no_export/></attribute>


    <attribute><id>ATTR_CEN_MSS_ALLOW_SINGLE_PORT</id><default>FALSE</default></attribute>
    <attribute><id>ATTR_CEN_VPD_DIMM_RCD_OUTPUT_TIMING</id><default>0x01,0x00,0x01,0x00</default></attribute>

    <attribute><id>ATTR_CEN_MRW_POWER_CONTROL_REQUESTED</id><default>0x00</default></attribute>
    <attribute><id>ATTR_CEN_MRW_MAX_DRAM_DATABUS_UTIL</id><default>0x000015f9</default></attribute>
    <attribute><id>ATTR_CEN_MRW_MEM_THROTTLE_DENOMINATOR</id><default>0x00000200</default></attribute>
    <attribute><id>ATTR_CEN_MRW_DIMM_POWER_CURVE_PERCENT_UPLIFT</id><default>0x00</default></attribute>
    <attribute><id>ATTR_CEN_MRW_DIMM_POWER_CURVE_PERCENT_UPLIFT_IDLE</id><default>0x00</default></attribute>
    <attribute><id>ATTR_CEN_MRW_WR_VREF_CHECK_VREF_STEP_SIZE</id><default>0x08</default></attribute>
    <attribute><id>ATTR_CEN_MRW_THERMAL_MEMORY_POWER_LIMIT</id><default>0x00000d2f</default></attribute>
    <attribute><id>ATTR_CEN_MRW_VMEM_REGULATOR_MEMORY_POWER_LIMIT_PER_DIMM</id><default>0x00000f29</default></attribute>
    <attribute><id>ATTR_CEN_MRW_VMEM_REGULATOR_MEMORY_POWER_LIMIT_PER_DIMM_DDR4</id><default>0x00000d79</default></attribute>
    <attribute><id>ATTR_CEN_MRW_MAX_NUMBER_DIMMS_POSSIBLE_PER_VMEM_REGULATOR</id><default>0x04</default></attribute>
    <attribute><id>ATTR_CEN_MRW_VMEM_REGULATOR_POWER_LIMIT_PER_DIMM_ADJ_ENABLE</id><default>0x00</default></attribute>
    <attribute><id>ATTR_CEN_MRW_STRICT_MBA_PLUG_RULE_CHECKING</id><default>0x00</default></attribute>
    <attribute><id>ATTR_CEN_MRW_MBA_CACHELINE_INTERLEAVE_MODE_CONTROL</id><default>0x02</default></attribute>
    <attribute><id>ATTR_CEN_MRW_CDIMM_MASTER_I2C_TEMP_SENSOR_ENABLE</id><default>0x00</default></attribute>
    <attribute><id>ATTR_CEN_MRW_CDIMM_SPARE_I2C_TEMP_SENSOR_ENABLE</id><default>0x01</default></attribute>
    <attribute><id>ATTR_CEN_MRW_SAFEMODE_MEM_THROTTLE_NUMERATOR_PER_MBA</id><default>0x00000060</default></attribute>
    <attribute><id>ATTR_CEN_MRW_SAFEMODE_MEM_THROTTLE_NUMERATOR_PER_CHIP</id><default>0x00000020</default></attribute>

    <attribute><id>ATTR_CEN_VPD_DRV_IMP_DQ_DQS</id><default>OHM34_FFE0,OHM34_FFE0</default></attribute>
    <attribute><id>ATTR_CEN_VPD_SLEW_RATE_DQ_DQS</id><default>0x03,0x03</default></attribute>
    <attribute><id>ATTR_CEN_EFF_CEN_DRV_IMP_DQ_DQS</id><default>OHM34_FFE0,OHM34_FFE0</default></attribute>
    <attribute><id>ATTR_CEN_VPD_SLEW_RATE_CNTL</id><default>0x03,0x03</default></attribute>
    <attribute><id>ATTR_CEN_VPD_DRV_IMP_CNTL</id><default>0x28,0x28</default></attribute>
    <attribute><id>ATTR_CEN_VPD_SLEW_RATE_ADDR</id><default>0x03,0x03</default></attribute>
    <attribute><id>ATTR_CEN_VPD_DRV_IMP_ADDR</id><default>0x28,0x28</default></attribute>
    <attribute><id>ATTR_CEN_VPD_SLEW_RATE_CLK</id><default>0x03,0x03</default></attribute>
    <attribute><id>ATTR_CEN_VPD_DRV_IMP_CLK</id><default>0x28,0x28</default></attribute>
    <attribute><id>ATTR_CEN_VPD_SLEW_RATE_SPCKE</id><default>0x03,0x03</default></attribute>
    <attribute><id>ATTR_CEN_VPD_DRV_IMP_SPCKE</id><default>0x28,0x28</default></attribute>
    <attribute>
        <id>ATTR_CEN_MCBIST_USER_BANK</id>
        <default>0x2</default>
        <persistency>volatile-zeroed</persistency>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_HOST_TO_DDR_SPEED_RATIO</id>
        <persistency>volatile-zeroed</persistency>
    </attribute>

    <attribute>
        <id>ATTR_MSS_MRW_MEMDIAGS_BCMODE</id>
        <no_export/>
    </attribute>

    <attribute>
        <id>ATTR_DMI_INBAND_BAR_ENABLE</id>
        <default>0x1</default>
        <no_export/>
    </attribute>

    <attribute>
        <id>ATTR_DMI_INBAND_BAR_BASE_ADDR_OFFSET</id>
        <no_export/>
    </attribute>

    <!-- HWSV needs to write this based on system usage in some cases -->
    <attribute>
        <id>ATTR_CLOCK_PLL_MUX</id>
        <writeable/>
    </attribute>

    <!-- Delete the redundant values from SW2 -->
    <attribute><id>MBA_PORT</id><no_export/></attribute>
    <attribute><id>MBA_DIMM</id><no_export/></attribute>

    <attribute>
        <id>ATTR_PBAX_GROUPID</id>
        <global/>
    </attribute>

    <attribute>
        <id>ATTR_PBAX_CHIPID</id>
        <global/>
    </attribute>

    <attribute>
        <id>ATTR_CEN_MSS_CACHE_ENABLE</id>
        <no_export/>
        <default>0x1</default>
    </attribute>
    <attribute>
        <id>ATTR_LINK_TRAIN</id>
        <writeable/>
    </attribute>
    <attribute>
        <id>ATTR_SKIP_WAKEUP</id>
        <persistency>volatile-zeroed</persistency>
    </attribute>

    <!-- The cache injection property is based on the MTM, so
         it needs to be written by the FSP code. -->
    <attribute>
        <id>ATTR_PROC_PCIE_CACHE_INJ_MODE</id>
        <writeable/>
    </attribute>
    <attribute>
        <id>ATTR_PROC_PCIE_CACHE_INJ_THROTTLE</id>
        <writeable/>
    </attribute>

    <attribute>
       <id>ATTR_LPC_CONSOLE_CNFG</id>
       <writeable/>
    </attribute>

    <!-- This is only enabled for Wafer Test -->
    <attribute>
        <id>ATTR_START_CBS_FIFO_RESET_SKIP</id>
        <no_export/>
        <persistency>volatile-zeroed</persistency>
    </attribute>

    <attribute>
        <id>ATTR_EI_BUS_TX_MSBSWAP</id>
        <global/>
    </attribute>
    <attribute>
        <id>ATTR_MRW_HW_MIRRORING_ENABLE</id>
        <no_export/>
        <writeable/>
    </attribute>
    <attribute>
        <id>ATTR_REL_POS</id>
        <no_export/>
    </attribute>
    <attribute>
        <id>ATTR_BUS_POS</id>
        <no_export/>
    </attribute>
    <attribute>
        <id>ATTR_FAPI_POS</id>
        <no_export/>
        <default>0xFFFFFFFF</default>
    </attribute>
    <attribute>
        <id>ATTR_PROC_PCIE_IOP_SWAP</id>
        <writeable/>
    </attribute>
    <attribute>
        <id>ATTR_PROC_LCO_MODE_DISABLE</id>
        <writeable/>
    </attribute>
    <attribute>
        <id>ATTR_UNSECURE_HOMER_ADDRESS</id>
        <writeable/>
        <persistency>volatile-zeroed</persistency>
    </attribute>

    <!-- pSeries always runs in FULL_DIMM mode -->
    <attribute>
        <id>ATTR_MSS_OCMB_HALF_DIMM_MODE</id>
        <no_export/>
        <default>FULL_DIMM</default>
    </attribute>
    <attribute>
        <id>ATTR_PROC_FABRIC_TOPOLOGY_ID</id>
        <global/>
    </attribute>
    <attribute>
        <id>ATTR_PROC_FABRIC_LINK_TOPOLOGY_ID_TABLE</id>
        <persistency>volatile</persistency><!-- needs non-zero default -->
    </attribute>
    <attribute>
        <id>ATTR_FREQ_PB_MHZ_POUNDV_FALLBACK</id>
        <persistency>volatile-zeroed</persistency>
    </attribute>
    <attribute>
        <id>ATTR_RVRM_VID</id>
        <persistency>volatile-zeroed</persistency>
    </attribute>
    <attribute>
        <id>ATTR_BOOT_VOLTAGE_BIAS_0P5PCT</id>
        <persistency>volatile-zeroed</persistency>
    </attribute>
    <attribute>
        <id>ATTR_XGPE_PM_SUSPEND_DISABLE</id>
        <persistency>volatile-zeroed</persistency>
    </attribute>
    <attribute>
        <id>ATTR_PGPE_HCODE_FUNCTION_ENABLE</id>
        <persistency>volatile</persistency>
    </attribute>
    <attribute>
        <id>ATTR_FUSED_CORE_MODE</id>
        <writeable/>
    </attribute>
    <attribute>
        <id>ATTR_SMF_CONFIG</id>
        <writeable/>
    </attribute>
    <!-- OCMB Endianess attributes -->
    <attribute>
        <id>ATTR_MSS_OCMB_EXP_STRUCT_ENDIAN</id>
        <default>0x1</default>
        <no_export/>
    </attribute>
    <attribute>
        <id>ATTR_MSS_OCMB_EXP_STRUCT_MMIO_ENDIAN_CTRL</id>
        <default>0x1</default>
        <no_export/>
    </attribute>
    <attribute>
        <id>ATTR_MSS_OCMB_EXP_STRUCT_MMIO_WORD_SWAP</id>
        <default>NO_SWAP</default>
        <no_export/>
    </attribute>
    <attribute>
        <id>ATTR_MSS_OCMB_EXP_OMI_CFG_ENDIAN_CTRL</id>
        <no_export/>
    </attribute>
    <attribute>
        <id>ATTR_UNSECURE_HOMER_SIZE</id>
        <default>0x1000</default>
    </attribute>

    <attribute>
        <id>ATTR_PROC_PCIE_PHB_ACTIVE</id>
        <writeable/>
    </attribute>
    <attribute>
        <id>ATTR_MSS_MRW_OCMB_RESET_GROUP</id>
        <global/>
    </attribute>
    <attribute>
        <!-- We never want to enable Checkstops for special attentions -->
        <id>ATTR_XSTOP_ON_SPATTN</id>
        <persistency>volatile</persistency>
        <default>DISABLED</default>
        <no_export/>
    </attribute>
    <attribute>
        <id>ATTR_CORE_LPAR_MODE_POLICY</id>
        <no_export/>
    </attribute>
    <attribute>
        <id>ATTR_BACKUP_MEASUREMENT_SEEPROM_SELECT</id>
        <writeable/>
    </attribute>

    <attribute>
        <id>ATTR_HB_FALLBACK_CORES</id>
        <writeable/>
        <no_export/>
        <persistency>volatile-zeroed</persistency>
    </attribute>

    <attribute>
         <!-- Support for HANA CAP -->
         <id>ATTR_FREQ_SYSTEM_CORE_CEILING_MHZ_OVERRIDE</id>
         <writeable/>
    </attribute>

    <attribute>
         <!-- Set by HB during each boot -->
         <id>ATTR_SPPE_I2C_DEV_ADDR</id>
         <writeable/>
         <no_export/>
         <persistency>volatile-zeroed</persistency>
    </attribute>

    <attribute>
         <!-- Set by HB during each boot -->
         <id>ATTR_SPPE_TARGET_STATE</id>
         <writeable/>
         <no_export/>
         <persistency>volatile-zeroed</persistency>
    </attribute>

    <attribute>
         <!-- Set by HB during each boot based on value provided by SPPE -->
         <id>ATTR_SECURITY_LEVEL</id>
         <writeable/>
         <no_export/>
         <persistency>volatile</persistency>
    </attribute>

    <attribute>
        <!-- Lab override only -->
        <id>ATTR_SLOW_MEM_POOL_TEST</id>
        <no_export/>
    </attribute>

    <attribute>
        <!-- Convert to a value HB dynamically controls -->
        <id>ATTR_MEM_THERMAL_INIT_COMPLETE</id>
        <writeable/>
        <no_export/>
        <persistency>volatile</persistency>
    </attribute>

    <!-- =====================================================================
     End of customizations definitions
     ================================================================= -->



</attributes>
