0.6
2019.1
May 24 2019
15:06:07
C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/Ex_2/room/room.sim/sim_1/synth/func/xsim/room_man_test_func_synth.v,1603778989,verilog,,C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/Ex_2/room/room.srcs/sources_1/new/room_man_test.v,,DFF_imp_1EUD4QC;DFF_imp_1KFF5YN;DFF_imp_BPGZSY;DFF_imp_NY6U1L;JK_FF_0_imp_WEXMUM;JK_FF_1_imp_170XEQ8;JK_FF_2_imp_V497TF;JK_FF_3_imp_18D4FL9;counter_4;counter_4_and_0_0;counter_4_and_0_1;counter_4_and_0_2;counter_4_and_0_3;counter_4_and_0_4;counter_4_and_0_5;counter_4_and_0_6;counter_4_and_0_7;counter_4_and_0_8;counter_4_and_1_0;counter_4_and_1_1;counter_4_and_1_2;counter_4_and_2_0;counter_4_and_2_1;counter_4_and_2_2;counter_4_and_4_0;counter_4_not_0_1;counter_4_not_0_2;counter_4_not_0_3;counter_4_not_0_4;counter_4_not_0_5;counter_4_not_1_1;counter_4_not_1_2;counter_4_not_1_3;counter_4_not_1_4;counter_4_or_0_0;counter_4_or_0_1;counter_4_or_0_2;counter_4_or_0_3;counter_4_or_1_0;counter_4_util_vector_logic_0_33;counter_4_util_vector_logic_0_34;counter_4_util_vector_logic_0_35;counter_4_util_vector_logic_0_36;counter_4_util_vector_logic_0_37;counter_4_util_vector_logic_0_38;counter_4_util_vector_logic_0_39;counter_4_util_vector_logic_0_40;counter_4_util_vector_logic_0_41;counter_4_util_vector_logic_0_42;counter_4_util_vector_logic_0_43;counter_4_util_vector_logic_0_44;counter_4_util_vector_logic_0_45;counter_4_util_vector_logic_0_46;counter_4_util_vector_logic_0_47;counter_4_util_vector_logic_0_48;counter_4_util_vector_logic_0_49;counter_4_util_vector_logic_0_50;counter_4_util_vector_logic_0_51;counter_4_util_vector_logic_0_52;counter_4_util_vector_logic_0_53;counter_4_util_vector_logic_0_54;counter_4_util_vector_logic_0_55;counter_4_util_vector_logic_0_56;counter_4_util_vector_logic_0_57;counter_4_util_vector_logic_0_58;counter_4_util_vector_logic_0_59;counter_4_util_vector_logic_0_60;counter_4_util_vector_logic_0_61;counter_4_util_vector_logic_0_62;counter_4_util_vector_logic_0_63;counter_4_util_vector_logic_0_64;counter_4_util_vector_logic_0_65;counter_4_util_vector_logic_0_66;counter_4_util_vector_logic_0_67;counter_4_util_vector_logic_0_68;counter_4_util_vector_logic_0_69;counter_4_util_vector_logic_0_70;counter_4_util_vector_logic_0_71;counter_4_util_vector_logic_0_72;counter_4_util_vector_logic_0_73;counter_4_util_vector_logic_1_0;counter_4_util_vector_logic_2_30;counter_4_util_vector_logic_2_31;counter_4_util_vector_logic_2_32;counter_4_util_vector_logic_2_33;counter_4_util_vector_logic_2_34;counter_4_util_vector_logic_2_35;counter_4_util_vector_logic_2_36;counter_4_util_vector_logic_2_37;counter_4_util_vector_logic_2_38;counter_4_util_vector_logic_2_39;counter_4_util_vector_logic_2_40;counter_4_util_vector_logic_2_41;counter_4_util_vector_logic_2_42;counter_4_util_vector_logic_2_43;counter_4_util_vector_logic_2_44;counter_4_util_vector_logic_2_45;counter_4_util_vector_logic_2_46;counter_4_util_vector_logic_2_47;counter_4_util_vector_logic_2_48;counter_4_util_vector_logic_2_49;counter_4_util_vector_logic_2_50;counter_4_util_vector_logic_2_51;counter_4_util_vector_logic_2_52;counter_4_util_vector_logic_2_53;counter_4_util_vector_logic_2_54;counter_4_util_vector_logic_2_55;counter_4_util_vector_logic_2_56;counter_4_util_vector_logic_2_57;counter_4_util_vector_logic_2_58;counter_4_util_vector_logic_2_59;counter_4_util_vector_logic_2_60;counter_4_util_vector_logic_2_61;glbl;nand_3_0_imp_16VCLVO;nand_3_0_imp_1TLDCL5;nand_3_0_imp_JEVIO;nand_3_0_imp_X1GRAL;nand_3_1_imp_10ETVR;nand_3_1_imp_16EO2DV;nand_3_1_imp_1U3C8J2;nand_3_1_imp_WJ6GHM;nand_3_2_imp_17YVZ09;nand_3_2_imp_1E42ZX;nand_3_2_imp_1SJ3MX0;nand_3_2_imp_W5HWCW;nand_3_3_imp_17BLV72;nand_3_3_imp_1T53DOZ;nand_3_3_imp_212RY2;nand_3_3_imp_VJTKG7;nand_3_4_imp_14WGUYM;nand_3_4_imp_1ROX1FN;nand_3_4_imp_28XI7E;nand_3_4_imp_Z8J4UV;nand_3_5_imp_14ARGX5;nand_3_5_imp_1SBTYZ8;nand_3_5_imp_2UYB3X;nand_3_5_imp_YLASG0;nand_3_6_imp_162DWN7;nand_3_6_imp_1QK6U2M;nand_3_6_imp_3L87RR;nand_3_6_imp_XV1KYY;nand_3_7_imp_15K5CUS;nand_3_7_imp_1R17U5L;nand_3_7_imp_435COW;nand_3_7_imp_XEBZR1;room_man,,,,,,,,
C:/Users/Yasharzb/Documents/GitHub/DSD_Lab_AYA/Ex_2/room/room.srcs/sources_1/new/room_man_test.v,1603778295,verilog,,,,room_man_test,,,,,,,,
