Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f578c7720a5743f7bd0cba03ffe1068a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Lab13_behav xil_defaultlib.TB_Lab13 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.reloj [reloj_default]
Compiling architecture behavioral of entity xil_defaultlib.and_gate [and_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.not_gate [not_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.or_gate [or_gate_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.flipflop [flipflop_default]
Compiling architecture behavioral of entity xil_defaultlib.Module_register [module_register_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_lab13
Built simulation snapshot TB_Lab13_behav
