//
// Book, "RTL Modeling with SystemVerilog for ASIC and FPGA Design"
// by Stuart Sutherland
//
// Simulation command file
//
// Copyright 2017, Stuart Sutherland. All rights reserved.
//
// Version 1.0
//

example_04-06_struct-union_package.sv
example_04-07_struct-union_ports.sv
example_04-07_testbench.sv

