/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1429-672
+ date
Thu Apr 18 20:25:54 UTC 2024
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1713471954
+ CACTUS_STARTTIME=1713471954
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.15.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.15.0
Compile date:      Apr 18 2024 (20:18:37)
Run date:          Apr 18 2024 (20:25:54+0000)
Run host:          fv-az1429-672 (pid=130951)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1429-672
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16364596KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=4ca83c53-6aee-a841-b020-5d710772e47e, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.5.0-1018-azure, OSVersion="#19~22.04.2-Ubuntu SMP Thu Mar 21 16:45:46 UTC 2024", HostName=fv-az1429-672, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16364596KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00135388 sec
      iterations=10000000... time=0.0124747 sec
      iterations=100000000... time=0.123837 sec
      iterations=900000000... time=1.11726 sec
      iterations=900000000... time=0.83661 sec
      result: 6.41359 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0019687 sec
      iterations=10000000... time=0.0197815 sec
      iterations=100000000... time=0.197281 sec
      iterations=600000000... time=1.18419 sec
      result: 16.2136 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186732 sec
      iterations=10000000... time=0.0185807 sec
      iterations=100000000... time=0.185641 sec
      iterations=600000000... time=1.11497 sec
      result: 8.61012 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000123441 sec
      iterations=10000... time=0.00123315 sec
      iterations=100000... time=0.0123623 sec
      iterations=1000000... time=0.123646 sec
      iterations=9000000... time=1.11274 sec
      result: 1.23638 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000530942 sec
      iterations=10000... time=0.00543802 sec
      iterations=100000... time=0.0539511 sec
      iterations=1000000... time=0.538881 sec
      iterations=2000000... time=1.07594 sec
      result: 5.3797 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.41e-07 sec
      iterations=10... time=2.725e-06 sec
      iterations=100... time=2.6038e-05 sec
      iterations=1000... time=0.000258102 sec
      iterations=10000... time=0.00251049 sec
      iterations=100000... time=0.0243155 sec
      iterations=1000000... time=0.243526 sec
      iterations=5000000... time=1.21939 sec
      result: 100.772 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=6.603e-06 sec
      iterations=10... time=5.3409e-05 sec
      iterations=100... time=0.000512868 sec
      iterations=1000... time=0.00512859 sec
      iterations=10000... time=0.0523112 sec
      iterations=100000... time=0.511867 sec
      iterations=200000... time=1.02348 sec
      result: 76.8389 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.565e-06 sec
      iterations=10000... time=2.4797e-05 sec
      iterations=100000... time=0.000246701 sec
      iterations=1000000... time=0.002475 sec
      iterations=10000000... time=0.0247152 sec
      iterations=100000000... time=0.247388 sec
      iterations=400000000... time=0.990348 sec
      iterations=800000000... time=1.98082 sec
      result: 0.309504 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=8.786e-06 sec
      iterations=10000... time=8.8175e-05 sec
      iterations=100000... time=0.00149579 sec
      iterations=1000000... time=0.0152383 sec
      iterations=10000000... time=0.150073 sec
      iterations=70000000... time=1.0539 sec
      result: 1.88197 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.31e-07 sec
      iterations=10... time=2.885e-06 sec
      iterations=100... time=2.7622e-05 sec
      iterations=1000... time=0.000275946 sec
      iterations=10000... time=0.00279018 sec
      iterations=100000... time=0.0277407 sec
      iterations=1000000... time=0.276827 sec
      iterations=4000000... time=1.10904 sec
      result: 88.6386 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=6.282e-06 sec
      iterations=10... time=4.866e-05 sec
      iterations=100... time=0.000488572 sec
      iterations=1000... time=0.00480254 sec
      iterations=10000... time=0.0487524 sec
      iterations=100000... time=0.480362 sec
      iterations=200000... time=0.964238 sec
      iterations=400000... time=1.91541 sec
      result: 82.1164 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.125e-05 sec
      iterations=10... time=0.000311903 sec
      iterations=100... time=0.00315183 sec
      iterations=1000... time=0.032001 sec
      iterations=10000... time=0.309194 sec
      iterations=40000... time=1.2302 sec
      result: 0.0561861 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000157274 sec
      iterations=10... time=0.0016398 sec
      iterations=100... time=0.0163175 sec
      iterations=1000... time=0.165064 sec
      iterations=7000... time=1.15719 sec
      result: 0.147532 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00394759 sec
      iterations=10... time=0.0399404 sec
      iterations=100... time=0.403197 sec
      iterations=300... time=1.18596 sec
      result: 0.394844 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00135362 sec
      iterations=10000000... time=0.0123851 sec
      iterations=100000000... time=0.123802 sec
      iterations=900000000... time=1.11424 sec
      iterations=900000000... time=0.838794 sec
      result: 6.53495 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197849 sec
      iterations=10000000... time=0.0197414 sec
      iterations=100000000... time=0.197354 sec
      iterations=600000000... time=1.18393 sec
      result: 16.2171 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186284 sec
      iterations=10000000... time=0.0186465 sec
      iterations=100000000... time=0.186585 sec
      iterations=600000000... time=1.1149 sec
      result: 8.61063 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124487 sec
      iterations=10000... time=0.00123505 sec
      iterations=100000... time=0.0123857 sec
      iterations=1000000... time=0.123729 sec
      iterations=9000000... time=1.11347 sec
      result: 1.23718 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000468755 sec
      iterations=10000... time=0.00448021 sec
      iterations=100000... time=0.0446982 sec
      iterations=1000000... time=0.448331 sec
      iterations=2000000... time=0.896942 sec
      iterations=4000000... time=1.80063 sec
      result: 4.50159 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.46e-07 sec
      iterations=10... time=3.181e-06 sec
      iterations=100... time=3.4354e-05 sec
      iterations=1000... time=0.000296474 sec
      iterations=10000... time=0.00254464 sec
      iterations=100000... time=0.0243818 sec
      iterations=1000000... time=0.243835 sec
      iterations=5000000... time=1.21941 sec
      result: 100.77 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.10655e-05 sec
      iterations=10... time=6.12395e-05 sec
      iterations=100... time=0.000523659 sec
      iterations=1000... time=0.00524894 sec
      iterations=10000... time=0.0514555 sec
      iterations=100000... time=0.496583 sec
      iterations=200000... time=0.99299 sec
      iterations=400000... time=1.99057 sec
      result: 79.0159 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=2.8755e-06 sec
      iterations=10000... time=2.85335e-05 sec
      iterations=100000... time=0.000249847 sec
      iterations=1000000... time=0.00246966 sec
      iterations=10000000... time=0.0247858 sec
      iterations=100000000... time=0.247588 sec
      iterations=400000000... time=0.99172 sec
      iterations=800000000... time=1.9828 sec
      result: 0.309812 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.58345e-05 sec
      iterations=10000... time=0.000120701 sec
      iterations=100000... time=0.00115836 sec
      iterations=1000000... time=0.0122896 sec
      iterations=10000000... time=0.123481 sec
      iterations=90000000... time=1.132 sec
      result: 1.57222 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.31e-07 sec
      iterations=10... time=3.5165e-06 sec
      iterations=100... time=3.37475e-05 sec
      iterations=1000... time=0.000307319 sec
      iterations=10000... time=0.00271195 sec
      iterations=100000... time=0.0269733 sec
      iterations=1000000... time=0.269876 sec
      iterations=4000000... time=1.08114 sec
      result: 90.9265 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.944e-06 sec
      iterations=10... time=6.8388e-05 sec
      iterations=100... time=0.000614909 sec
      iterations=1000... time=0.00482434 sec
      iterations=10000... time=0.0475685 sec
      iterations=100000... time=0.461744 sec
      iterations=200000... time=0.920508 sec
      iterations=400000... time=1.83973 sec
      result: 85.4941 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.1995e-06 sec
      iterations=10... time=8.31605e-05 sec
      iterations=100... time=0.000847709 sec
      iterations=1000... time=0.00868495 sec
      iterations=10000... time=0.0841086 sec
      iterations=100000... time=0.842096 sec
      iterations=200000... time=1.70926 sec
      result: 0.202193 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.81365e-05 sec
      iterations=10... time=0.000416378 sec
      iterations=100... time=0.00416488 sec
      iterations=1000... time=0.0407632 sec
      iterations=10000... time=0.432896 sec
      iterations=30000... time=1.25619 sec
      result: 0.582453 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000866836 sec
      iterations=10... time=0.0108296 sec
      iterations=100... time=0.107512 sec
      iterations=1000... time=1.06768 sec
      result: 1.46195 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Apr 18 20:26:54 UTC 2024
+ echo Done.
Done.
  Elapsed time: 60.3 s
