Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec  4 15:22:38 2020
| Host         : DESKTOP-3M4I0EQ running 64-bit major release  (build 9200)
| Command      : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
| Design       : au_top_0
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 45
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 45         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) clk_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on a_display[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on a_display[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on a_display[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on a_display[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on a_display[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on a_display[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on a_display[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on b_display[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on b_display[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on b_display[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on b_display[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on b_display[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on b_display[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on b_display[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on c_display[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on c_display[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on c_display[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on c_display[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on c_display[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on c_display[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on c_display[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on d_display[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on d_display[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on d_display[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on d_display[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on d_display[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on d_display[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on d_display[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on p1_display[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on p1_display[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on p1_display[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on p1_display[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on p1_display[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on p1_display[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on p1_display[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on p1_display[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on p2_display[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on p2_display[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on p2_display[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on p2_display[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on p2_display[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on p2_display[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on p2_display[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on p2_display[7] relative to clock(s) clk_0
Related violations: <none>


