Real time: Nov/25/2014 01:39:19

Profiler Stats
--------------
Elapsed_time_in_seconds: 501
Elapsed_time_in_minutes: 8.35
Elapsed_time_in_hours: 0.139167
Elapsed_time_in_days: 0.00579861

Virtual_time_in_seconds: 500.2
Virtual_time_in_minutes: 8.33667
Virtual_time_in_hours:   0.138944
Virtual_time_in_days:    0.138944

Ruby_current_time: 2733882
Ruby_start_time: 1
Ruby_cycles: 2733881

mbytes_resident: 3229.74
mbytes_total: 3282.16
resident_ratio: 0.984028

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 2.73388e+06 [ 2.73388e+06 2.73388e+06 2.73388e+06 2.73388e+06 2.73388e+06 2.73388e+06 2.73388e+06 2.73388e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 93079
  L1D_cache_total_misses: 87208	(93.6925%)
  L1D_cache_total_demand_misses: 87208
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 87208
  L1D_cache_misses_per_instruction: 87208
  L1D_cache_instructions_per_misses: 1.14668e-05

  L1D_cache_request_type_LD:   55317	(59.4302)%
  L1D_cache_request_type_ST:   37762	(40.5698)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 93079 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 93079 ]

  L1D_cache_miss_type_LD:   52766	(60.5059)%
  L1D_cache_miss_type_ST:   34442	(39.4941)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 160465
  L1T_cache_total_misses: 62022	(38.6514%)
  L1T_cache_total_demand_misses: 62022
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 62022
  L1T_cache_misses_per_instruction: 62022
  L1T_cache_instructions_per_misses: 1.61233e-05

  L1T_cache_request_type_LD:   83721	(52.174)%
  L1T_cache_request_type_ST:   76744	(47.826)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 160465 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 160465 ]

  L1T_cache_miss_type_LD:   11983	(19.3206)%
  L1T_cache_miss_type_ST:   50039	(80.6794)%

L2_cache cache stats: 
  L2_cache_total_requests: 89164
  L2_cache_total_misses: 8472	(9.50159%)
  L2_cache_total_demand_misses: 8472
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 8472
  L2_cache_misses_per_instruction: 8472
  L2_cache_instructions_per_misses: 0.000118036

  L2_cache_request_type_LD:   52766	(59.1786)%
  L2_cache_request_type_ST:   36398	(40.8214)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 89164 average:     8 | standard deviation: 0 | 0 0 0 0 89164 ]

  L2_cache_miss_type_LD:   4295	(50.6964)%
  L2_cache_miss_type_ST:   4177	(49.3036)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 88727
  L2T_cache_total_misses: 1956	(2.20451%)
  L2T_cache_total_demand_misses: 1956
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 1956
  L2T_cache_misses_per_instruction: 1956
  L2T_cache_instructions_per_misses: 0.000511247

  L2T_cache_request_type_LD:   11983	(13.5055)%
  L2T_cache_request_type_ST:   76744	(86.4945)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 88727 average: 28.7587 | standard deviation: 8.20281 | 0 0 0 0 11983 0 76744 ]

  L2T_cache_miss_type_LD:   1618	(82.7198)%
  L2T_cache_miss_type_ST:   338	(17.2802)%


TBE Queries: 283858
Busy TBE Counts: 8511
Busy Controller Counts:
L1TCache-0:4  L1TCache-1:5  L1TCache-2:6  L1TCache-3:1  L1TCache-4:1  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:193  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 127 count: 275347 average: 37.5341 | standard deviation: 36.8826 | 82560 22708 9686 6500 7124 4791 4348 5062 4447 4373 6058 4696 7679 5448 16738 10174 8947 4624 7175 5011 6104 8792 6458 5960 1966 1574 4051 4393 1125 1119 3361 2295 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 4 max: 119 count: 253544 average: 15.7957 | standard deviation: 22.3036 | 77716 86663 15651 6466 4871 4788 4870 4731 4536 4355 4243 4021 3954 3820 3732 4856 2722 1837 1719 1546 1378 1018 679 823 1046 532 488 256 162 65 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 973 count: 253544 average: 119.341 | standard deviation: 173.11 | 77606 0 0 71714 12924 893 730 1942 2475 1763 2669 1413 1445 801 1487 1315 1129 1283 1374 1973 1370 1892 1432 1869 1403 1591 1337 1538 1476 1474 1444 1349 1471 1311 1374 1219 1567 1378 1516 1490 1643 1657 1622 1595 1762 1842 1783 1666 1589 1572 1368 1234 988 976 912 944 896 779 649 643 604 510 565 496 525 439 503 484 442 428 419 422 361 435 410 327 337 310 260 248 258 236 228 217 183 142 114 118 120 118 105 127 121 129 114 122 94 68 79 89 78 93 128 154 190 200 165 149 116 76 51 52 38 41 39 26 30 29 11 6 2 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 968 count: 139038 average: 133.771 | standard deviation: 196.318 | 92873 12795 14649 10184 4882 1908 1548 199 0 0 ]
miss_latency_ST: [binsize: 128 max: 973 count: 114506 average: 101.819 | standard deviation: 137.83 | 86304 11139 10247 4541 1468 544 234 29 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 968 count: 52757 average: 330.401 | standard deviation: 188.088 | 0 0 0 0 0 0 0 1073 1611 1354 1464 976 458 327 414 382 382 447 486 745 736 1048 856 933 803 855 814 840 814 881 836 810 789 762 754 720 846 819 889 927 1000 1048 962 923 994 921 1017 930 939 821 715 699 665 683 697 765 721 625 481 481 439 353 394 343 377 301 347 344 321 316 304 308 263 341 299 243 250 233 202 198 193 199 186 171 144 104 85 81 83 88 77 97 103 102 90 93 71 47 61 72 57 80 113 137 176 185 156 137 107 63 46 40 35 39 35 22 27 25 10 4 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 973 count: 200787 average: 63.8848 | standard deviation: 117.327 | 77606 0 0 71714 12924 893 730 869 864 409 1205 437 987 474 1073 933 747 836 888 1228 634 844 576 936 600 736 523 698 662 593 608 539 682 549 620 499 721 559 627 563 643 609 660 672 768 921 766 736 650 751 653 535 323 293 215 179 175 154 168 162 165 157 171 153 148 138 156 140 121 112 115 114 98 94 111 84 87 77 58 50 65 37 42 46 39 38 29 37 37 30 28 30 18 27 24 29 23 21 18 17 21 13 15 17 14 15 9 12 9 13 5 12 3 2 4 4 3 4 1 2 1 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 4 max: 119 count: 253544 average: 15.7957 | standard deviation: 22.3036 | 77716 86663 15651 6466 4871 4788 4870 4731 4536 4355 4243 4021 3954 3820 3732 4856 2722 1837 1719 1546 1378 1018 679 823 1046 532 488 256 162 65 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 4 count: 5919 average: 2.5925 | standard deviation: 0.777992 | 0 645 1553 3290 431 ]
Sequencer_1: [binsize: 4 max: 119 count: 87160 average: 37.6914 | standard deviation: 26.1282 | 5773 7105 4200 4480 4664 4614 4737 4630 4448 4262 4140 3906 3842 3717 3639 4750 2704 1837 1719 1546 1378 1018 679 823 1046 532 488 256 162 65 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 44819 average: 4.80207 | standard deviation: 4.24105 | 8128 7536 13351 10711 2766 1272 455 173 16 31 43 40 26 24 23 11 13 12 11 17 12 14 20 14 9 12 9 10 8 8 11 24 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 11544 average: 4.77893 | standard deviation: 6.27243 | 3980 1684 2674 1201 872 628 223 20 16 17 10 18 19 9 8 8 8 8 8 9 8 9 9 14 9 16 13 13 12 6 4 8 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 42740 average: 4.6222 | standard deviation: 4.20265 | 4864 10953 14117 9720 1938 219 317 293 19 11 11 10 11 10 10 10 10 11 10 10 10 13 10 11 12 18 14 17 13 19 24 19 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 2 max: 63 count: 14543 average: 3.25036 | standard deviation: 4.12504 | 6227 2586 4302 644 240 317 96 10 7 6 7 6 7 4 4 4 4 4 5 4 4 4 7 8 8 4 4 4 5 5 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_4: [binsize: 2 max: 63 count: 14543 average: 3.21797 | standard deviation: 4.09435 | 6236 2689 4279 576 225 334 75 10 6 6 6 6 7 4 4 4 4 4 5 4 4 12 4 4 5 5 5 4 5 4 5 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_5: [binsize: 2 max: 61 count: 32276 average: 4.41071 | standard deviation: 3.37982 | 6332 5240 12561 4991 1850 790 239 75 53 19 10 7 7 5 7 8 4 6 4 6 6 7 7 7 9 5 6 4 4 4 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 548 count: 450141 average: 102.681 | standard deviation: 82.567 | 0 128096 47286 25121 21929 21259 22852 26519 24622 21654 19872 19107 17490 13450 9675 7150 6613 5224 3364 2592 1533 1158 953 911 600 241 206 150 150 127 128 88 17 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 548 count: 183953 average: 117.317 | standard deviation: 89.9511 | 0 37949 17359 12869 11669 10871 10058 9930 9564 8833 8872 8584 7609 6868 5030 3196 2668 2405 2037 1626 1314 1107 925 905 597 239 206 150 149 127 128 88 17 3 1 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 458 count: 266188 average: 92.5657 | standard deviation: 75.4098 | 0 90147 29927 12252 10260 10388 12794 16589 15058 12821 11000 10523 9881 6582 4645 3954 3945 2819 1327 966 219 51 28 6 3 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 21 count: 42 average:    21 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 548 count: 183911 average: 117.339 | standard deviation: 89.9496 | 0 37907 17359 12869 11669 10871 10058 9930 9564 8833 8872 8584 7609 6868 5030 3196 2668 2405 2037 1626 1314 1107 925 905 597 239 206 150 149 127 128 88 17 3 1 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 486
system_time: 13
page_reclaims: 827048
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 1176

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 42360
L2_TO_L2T_MSG = 1824
L2_DATA_GX = 166350
L2T_TO_L1T_DATA = 47932
L1_DATA_GX = 0
L2_TO_L2T_ACK = 1824
L2T_TO_L1T_MSG = 76744
L2_DATA_S = 269690
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 11352
L1_MSG = 0
L2_COHMSG_FWD = 42
L1_DATA_F = 0
L1_DATA_PX = 384505
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 306976
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 87124
L2_ATOMIC = 0
L2_TO_L2T_DATA = 9780
L1_DATA = 0
L1_COHMSG = 179042
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 11983
----------------------
total_flits_messages = 1597528
----------------------

DMA = 263785
DATA_GX_OW = 137768
DATA_PX_C = 307604
DATA_PX_D = 76901
DATA_GX_C = 34442
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:5919 full:0 size:[binsize: 1 max: 4 count: 5919 average: 2.36374 | standard deviation: 0.715067 | 0 734 2392 2699 94 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:87160 full:0 size:[binsize: 2 max: 80 count: 87160 average: 26.3671 | standard deviation: 19.6983 | 5563 6401 4747 4276 3174 3353 3145 2890 2803 2603 2488 2484 2314 2163 2240 2191 2230 2183 2201 2209 2240 2176 1922 1856 2206 2427 2346 2083 1964 1788 1522 1340 608 192 160 128 128 128 128 128 32 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=82082 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=28312 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=76793 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=37768 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=37766 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=56238 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=792 [L2TCache]=0 [L2Cache]=27 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=8408 [L2TCache]=0 [L2Cache]=1766 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=115476 [L2TCache]=0 [L2Cache]=8371 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=63 [L2Cache]=0 [L1Cache]=1728 [Directory]=1 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=2534 [L2Cache]=0 [L1Cache]=94458 [Directory]=4226 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=10621 [L2Cache]=0 [L1Cache]=427031 [Directory]=4245 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=210 [L2Cache]=96 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=564667 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10590 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10595 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10590 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10585 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0305449 flits/cycle
total_flits_on_link = 5511412
-------------
Total VC Load [0] = 527421 flits
Total VC Load [1] = 507814 flits
Total VC Load [2] = 465956 flits
Total VC Load [3] = 419679 flits
Total VC Load [4] = 1944 flits
Total VC Load [5] = 1889 flits
Total VC Load [6] = 1842 flits
Total VC Load [7] = 1789 flits
Total VC Load [8] = 7431 flits
Total VC Load [9] = 7441 flits
Total VC Load [10] = 7421 flits
Total VC Load [11] = 7361 flits
Total VC Load [12] = 627471 flits
Total VC Load [13] = 612113 flits
Total VC Load [14] = 563027 flits
Total VC Load [15] = 506894 flits
Total VC Load [16] = 91083 flits
Total VC Load [17] = 89927 flits
Total VC Load [18] = 88617 flits
Total VC Load [19] = 87022 flits
Total VC Load [20] = 159757 flits
Total VC Load [21] = 159503 flits
Total VC Load [22] = 159234 flits
Total VC Load [23] = 159424 flits
Total VC Load [24] = 62583 flits
Total VC Load [25] = 62142 flits
Total VC Load [26] = 62275 flits
Total VC Load [27] = 62352 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.19292 flits/cycle 
Average VC Load [1] = 0.185748 flits/cycle 
Average VC Load [2] = 0.170438 flits/cycle 
Average VC Load [3] = 0.15351 flits/cycle 
Average VC Load [4] = 0.000711077 flits/cycle 
Average VC Load [5] = 0.000690959 flits/cycle 
Average VC Load [6] = 0.000673767 flits/cycle 
Average VC Load [7] = 0.000654381 flits/cycle 
Average VC Load [8] = 0.00271811 flits/cycle 
Average VC Load [9] = 0.00272177 flits/cycle 
Average VC Load [10] = 0.00271446 flits/cycle 
Average VC Load [11] = 0.00269251 flits/cycle 
Average VC Load [12] = 0.229517 flits/cycle 
Average VC Load [13] = 0.223899 flits/cycle 
Average VC Load [14] = 0.205944 flits/cycle 
Average VC Load [15] = 0.185412 flits/cycle 
Average VC Load [16] = 0.0333164 flits/cycle 
Average VC Load [17] = 0.0328935 flits/cycle 
Average VC Load [18] = 0.0324144 flits/cycle 
Average VC Load [19] = 0.0318309 flits/cycle 
Average VC Load [20] = 0.058436 flits/cycle 
Average VC Load [21] = 0.0583431 flits/cycle 
Average VC Load [22] = 0.0582447 flits/cycle 
Average VC Load [23] = 0.0583142 flits/cycle 
Average VC Load [24] = 0.0228916 flits/cycle 
Average VC Load [25] = 0.0227303 flits/cycle 
Average VC Load [26] = 0.022779 flits/cycle 
Average VC Load [27] = 0.0228071 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 23.6128
-------------
Dynamic_Link_Power = 0.223386
Static_Link_Power = 0.733365
Total_Link_Power = 0.956752
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.0132463, Crossbar: 0.0136503, VC allocator: 0.00142975, SW allocator: 0.00598168, Clock: 0.153216, Total: 0.187524
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.72643
Dynamic_Router_Power = 0.187524
Static_Router_Power = 1.53891
Total_Router_Power = 1.72643
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.410911
Total_Static_Power = 2.27227
Total_Power = 2.68318
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  83721
L1_WThru  76744
L1_Atomic  0
L1_Replacement  762
Data  0
Data_Done  11983
Ack  0
Ack_Done  76744
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  11983
I  L1_WThru  50039
I  L1_Atomic  0 <-- 
I  L1_Replacement  731

S  Load  71738
S  L1_WThru  26705
S  L1_Atomic  0 <-- 
S  L1_Replacement  31

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  11983

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  51982
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  24762

 --- L2TCache ---
 - Event Counts -
L1_GETS  11983
L1_Write  50039
L1_Upgrade_T  25615
L1_Upgrade_NT  1090
L2_Atomic  0
L2_Expire  15
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  1956
Ack  0
Ack_all  0
WB_Ack  1824
Fwd_GETX  1172
Fwd_GETS  652
Inv  0

 - Transitions -
NP  L1_GETS  1618
NP  L1_Write  338
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  10361
E  L1_Write  49701
E  L1_Upgrade_NT  1090
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  1164
E  Fwd_GETS  645
E  Inv  0 <-- 

S  L1_GETS  4
S  L1_Upgrade_T  25615
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  8
S  Fwd_GETS  7
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  1618
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  338
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  15
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  1824
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  52766
L1_GETX  36398
L1_UPGRADE  0
L1_PUTX  88009
L1_PUTX_old  1594
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  8472
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  89161
PUTX_ACC  717
DATA_ACC  1107

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  4295
NP  L1_GETX  4177
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  47819
M  L1_GETX  31007
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  652
MT  L1_GETX  1214
MT  L1_PUTX  87146
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  4295

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4177

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  863
MT_MB  L1_PUTX_old  1594
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  89161
MT_MB  PUTX_ACC  65
MT_MB  DATA_ACC  1107

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  652
MT_IIB  DATA_ACC  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  147676
Ifetch  0
Store  37762
Inv  0
L1_Replacement  0
Force_L1_Replacement  174320
Fwd_GETX  42
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  53938
DataS_fromL1  0
Data_all_Acks  33270
Ack  0
Ack_all  0
WB_Ack  87124

 - Transitions -
NP  Load  52759
NP  Ifetch  0 <-- 
NP  Store  34408
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 
NP  Force_L1_Replacement  0 <-- 

I  Load  7
I  Ifetch  0 <-- 
I  Store  34
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 
I  Force_L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 
S  Force_L1_Replacement  0 <-- 

E  Load  162
E  Ifetch  0 <-- 
E  Store  5
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Force_L1_Replacement  52757
E  Fwd_GETX  2
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2389
M  Ifetch  0 <-- 
M  Store  3315
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Force_L1_Replacement  34403
M  Fwd_GETX  40
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Force_L1_Replacement  0 <-- 
IS  Data_Exclusive  52766
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Force_L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  1172
IM  Data_all_Acks  33270
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Force_L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Force_L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  92359
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Force_L1_Replacement  87160
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  87124

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 
E_I  Force_L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  Force_L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  8472
Data  0

 - Transitions -
I  Fetch  8472
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:22880 full:0 size:[binsize: 1 max: 44 count: 22880 average: 1.50983 | standard deviation: 2.49137 | 0 17689 4217 396 162 103 30 13 12 12 14 11 10 10 10 10 11 10 10 13 8 8 8 7 7 7 6 8 7 8 9 6 6 6 6 5 4 3 3 3 2 3 3 2 2 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:7870 full:0 size:[binsize: 2 max: 64 count: 7870 average: 2.27497 | standard deviation: 5.95434 | 6643 555 172 208 73 10 10 10 10 10 11 10 9 8 8 8 8 8 8 8 8 8 12 12 8 6 6 5 4 4 5 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:22577 full:0 size:[binsize: 2 max: 64 count: 22577 average: 1.64278 | standard deviation: 3.4589 | 17550 4233 209 204 140 19 15 12 12 12 12 14 14 11 13 14 9 7 6 6 6 6 6 6 6 6 6 5 4 4 5 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:10048 full:0 size:[binsize: 2 max: 57 count: 10048 average: 1.49104 | standard deviation: 3.47489 | 9117 618 93 82 25 9 6 6 6 7 6 5 4 4 4 4 4 5 4 4 4 4 6 6 4 4 3 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:10046 full:0 size:[binsize: 2 max: 57 count: 10046 average: 1.48198 | standard deviation: 3.402 | 9124 610 92 83 24 9 6 6 6 7 6 5 4 4 7 6 4 4 4 4 4 4 4 4 4 4 3 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:15306 full:0 size:[binsize: 2 max: 57 count: 15306 average: 1.38782 | standard deviation: 2.81044 | 13093 2007 66 18 9 9 9 6 4 4 4 4 4 4 8 8 4 4 4 4 4 4 4 4 4 4 4 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:22880 full:0 size:[binsize: 1 max: 2 count: 22880 average: 1.02255 | standard deviation: 0.148569 | 0 22364 516 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:7870 full:0 size:[binsize: 1 max: 2 count: 7870 average: 1.02465 | standard deviation: 0.155388 | 0 7676 194 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:22577 full:0 size:[binsize: 1 max: 2 count: 22577 average: 1.02348 | standard deviation: 0.151475 | 0 22047 530 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:10048 full:0 size:[binsize: 1 max: 2 count: 10048 average: 1.01224 | standard deviation: 0.110195 | 0 9925 123 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:10046 full:0 size:[binsize: 1 max: 2 count: 10046 average: 1.01125 | standard deviation: 0.105593 | 0 9933 113 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:15306 full:0 size:[binsize: 1 max: 2 count: 15306 average: 1.00993 | standard deviation: 0.099328 | 0 15154 152 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:198 full:0 size:[binsize: 1 max: 1 count: 198 average:     1 | standard deviation: 0 | 0 198 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:2870 full:0 size:[binsize: 1 max: 9 count: 2870 average: 1.5676 | standard deviation: 1.00868 | 0 1930 560 154 157 63 1 3 1 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:85659 full:0 size:[binsize: 1 max: 9 count: 85659 average: 1.24209 | standard deviation: 0.556745 | 0 68244 15548 897 622 223 118 3 3 1 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:198 full:0 size:[binsize: 1 max: 1 count: 198 average:     1 | standard deviation: 0 | 0 198 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:2870 full:0 size:[binsize: 1 max: 2 count: 2870 average: 1.1338 | standard deviation: 0.340688 | 0 2486 384 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:85659 full:0 size:[binsize: 1 max: 7 count: 85659 average: 1.03143 | standard deviation: 0.177541 | 0 82989 2661 3 2 2 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:18 full:0 size:[binsize: 1 max: 1 count: 18 average:     1 | standard deviation: 0 | 0 18 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:554 full:0 size:[binsize: 1 max: 31 count: 554 average: 5.83394 | standard deviation: 7.03119 | 0 197 108 39 18 14 14 15 19 8 12 8 7 8 8 11 6 4 4 6 10 7 5 5 5 4 4 2 3 1 1 1 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:2101 full:0 size:[binsize: 1 max: 37 count: 2101 average: 7.88577 | standard deviation: 9.04441 | 0 665 329 160 79 53 37 51 72 27 26 24 20 35 32 43 22 22 23 24 62 50 36 22 23 19 23 21 23 15 15 14 12 8 7 4 2 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:170 full:0 size:[binsize: 1 max: 31 count: 170 average: 14.4824 | standard deviation: 8.9796 | 0 6 7 10 9 5 4 5 6 7 6 5 9 7 5 6 7 4 4 4 5 3 7 2 4 4 7 4 4 6 4 4 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:937 full:0 size:[binsize: 1 max: 39 count: 937 average: 13.2412 | standard deviation: 9.52089 | 0 76 47 56 54 31 28 34 34 30 33 36 39 36 30 23 30 24 22 24 15 22 26 25 18 18 15 17 17 15 15 13 8 3 4 7 6 2 3 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:362 full:0 size:[binsize: 1 max: 2 count: 362 average: 1.03315 | standard deviation: 0.182321 | 0 350 12 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:1585 full:0 size:[binsize: 1 max: 3 count: 1585 average: 1.05994 | standard deviation: 0.243605 | 0 1492 91 2 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:362 full:0 size:[binsize: 1 max: 2 count: 362 average: 1.3011 | standard deviation: 0.46184 | 0 253 109 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:1453 full:0 size:[binsize: 1 max: 2 count: 1453 average: 1.27392 | standard deviation: 0.446134 | 0 1055 398 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:18 full:0 size:[binsize: 1 max: 1 count: 18 average:     1 | standard deviation: 0 | 0 18 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:724 full:0 size:[binsize: 1 max: 2 count: 724 average: 1.03039 | standard deviation: 0.174438 | 0 702 22 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:3038 full:0 size:[binsize: 1 max: 2 count: 3038 average: 1.03588 | standard deviation: 0.186823 | 0 2929 109 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:4226 full:0 size:[binsize: 1 max: 6 count: 4226 average: 1.51254 | standard deviation: 0.691795 | 0 2463 1432 266 59 5 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:4245 full:0 size:[binsize: 1 max: 4 count: 4245 average: 1.8424 | standard deviation: 0.724878 | 0 1447 2075 668 55 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:362 full:0 size:[binsize: 1 max: 24 count: 362 average: 5.90884 | standard deviation: 6.39685 | 0 105 84 28 8 10 15 6 7 7 9 10 12 3 8 6 5 7 5 4 4 8 4 5 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:1495 full:0 size:[binsize: 1 max: 28 count: 1495 average: 8.03746 | standard deviation: 6.80292 | 0 314 200 98 34 51 69 36 29 71 87 64 44 52 47 53 29 34 29 32 29 33 23 14 10 6 4 2 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:594 full:0 size:[binsize: 1 max: 2 count: 594 average: 1.01515 | standard deviation: 0.123195 | 0 585 9 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:32205 full:0 size:[binsize: 2 max: 66 count: 32205 average: 15.5383 | standard deviation: 12.4105 | 3391 3871 2693 1686 1687 1600 1488 1279 1179 1423 1497 1783 1023 1091 1137 1056 1066 834 834 590 246 157 178 154 127 57 27 12 8 9 7 10 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:145293 full:0 size:[binsize: 2 max: 87 count: 145293 average: 20.4573 | standard deviation: 17.1297 | 17111 18300 8217 4670 5354 5099 4875 4619 4339 4590 3914 4166 3993 3980 4595 6066 7065 5354 3819 2975 2957 2754 2313 2062 2311 2164 1374 1144 1117 1141 1108 798 567 213 33 15 12 18 36 21 19 7 4 4 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:297 full:0 size:[binsize: 1 max: 1 count: 297 average:     1 | standard deviation: 0 | 0 297 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:16106 full:0 size:[binsize: 1 max: 2 count: 16106 average: 1.15168 | standard deviation: 0.358773 | 0 13663 2443 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:72758 full:0 size:[binsize: 1 max: 2 count: 72758 average: 1.21783 | standard deviation: 0.412782 | 0 56909 15849 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:594 full:0 size:[binsize: 1 max: 1 count: 594 average:     1 | standard deviation: 0 | 0 594 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:32035 full:0 size:[binsize: 1 max: 8 count: 32035 average: 1.28285 | standard deviation: 0.487305 | 0 23409 8281 274 58 10 1 1 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:144398 full:0 size:[binsize: 1 max: 4 count: 144398 average: 1.23265 | standard deviation: 0.427237 | 0 111076 33067 238 17 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:4396 full:0 size:[binsize: 1 max: 2 count: 4396 average: 1.07279 | standard deviation: 0.259955 | 0 4076 320 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:5182 full:0 size:[binsize: 1 max: 2 count: 5182 average: 1.08645 | standard deviation: 0.28131 | 0 4734 448 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 2 count: 48 average: 1.04167 | standard deviation: 0.206284 | 0 46 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:174320 full:0 size:[binsize: 4 max: 110 count: 174320 average: 28.1844 | standard deviation: 20.9796 | 23297 9071 8360 13797 13892 12663 13001 13463 11318 10906 8616 6611 5383 5039 4052 2741 2012 1968 2140 1925 1339 839 571 418 384 352 128 34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 1 count: 42 average:     1 | standard deviation: 0 | 0 42 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 1 count: 48 average:     1 | standard deviation: 0 | 0 48 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:87160 full:0 size:[binsize: 1 max: 14 count: 87160 average: 1.4144 | standard deviation: 0.951502 | 0 61538 21281 2587 440 294 234 238 195 146 102 58 31 10 6 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 1 count: 42 average:     1 | standard deviation: 0 | 0 42 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 1 count: 48 average:     1 | standard deviation: 0 | 0 48 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:174285 full:0 size:[binsize: 1 max: 2 count: 174285 average: 1.1747 | standard deviation: 0.379716 | 0 143837 30448 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 2 count: 2118 average: 1.01228 | standard deviation: 0.110822 | 0 2092 26 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:2119 full:0 size:[binsize: 1 max: 2 count: 2119 average: 1.00425 | standard deviation: 0.0651866 | 0 2110 9 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 2 count: 2118 average: 1.00331 | standard deviation: 0.0575027 | 0 2111 7 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:2117 full:0 size:[binsize: 1 max: 2 count: 2117 average: 1.00283 | standard deviation: 0.0532498 | 0 2111 6 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 18 count: 2118 average: 6.32861 | standard deviation: 4.09096 | 0 250 215 196 194 191 190 128 126 95 98 94 93 112 126 7 1 1 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:2119 full:0 size:[binsize: 1 max: 16 count: 2119 average: 5.70599 | standard deviation: 4.02882 | 0 300 246 226 224 190 191 189 105 68 66 67 32 33 88 92 2 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 16 count: 2118 average: 5.40699 | standard deviation: 3.70461 | 0 303 277 224 223 192 159 158 184 107 96 35 35 32 31 31 31 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:2117 full:0 size:[binsize: 1 max: 17 count: 2117 average: 5.4341 | standard deviation: 3.78429 | 0 302 241 224 222 222 222 193 159 74 34 35 36 31 33 32 42 15 ]
