# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc /root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/Alu.v --assert -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --trace -O1 --top-module Alu +define+TOP_TYPE=VAlu +define+PRINTF_COND=!Alu.reset +define+STOP_COND=!Alu.reset -CFLAGS -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VAlu -DVL_USER_FINISH -include VAlu.h -Mdir /root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596 --exe /root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/Alu-harness.cpp"
S      5126   560388  1529838641 "/root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/Alu.v"
T      5335   560403  1529838642 "/root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/VAlu.cpp"
T      3553   560402  1529838642 "/root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/VAlu.h"
T      2180   560405  1529838642 "/root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/VAlu.mk"
T       564   560399  1529838642 "/root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/VAlu__Syms.cpp"
T       942   560398  1529838642 "/root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/VAlu__Syms.h"
T      1415   560401  1529838642 "/root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/VAlu__Trace.cpp"
T      9621   560400  1529838642 "/root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/VAlu__Trace__Slow.cpp"
T       856   560406  1529838642 "/root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/VAlu__ver.d"
T         0        0  1529838642 "/root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/VAlu__verFiles.dat"
T      1134   560404  1529838642 "/root/ChiselProject/DSPProject/test_run_dir/riscv.AluTest1136937596/VAlu_classes.mk"
S   3870008   292400  1433741523 "/usr/bin/verilator_bin"
