Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/myCodes/RP_MAIN/lvds_deserializer_vivado/src/top.v" Line 2. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/myCodes/RP_MAIN/lvds_deserializer_vivado/src/deserializer_12bit.v" Line 2. Module deserializer_12bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/myCodes/RP_MAIN/lvds_deserializer_vivado/src/top.v" Line 2. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/myCodes/RP_MAIN/lvds_deserializer_vivado/src/deserializer_12bit.v" Line 2. Module deserializer_12bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS(DIFF_TERM="TRUE",IBUF_LOW...
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=8,INTERFACE...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="NETWOR...
Compiling module xil_defaultlib.deserializer_12bit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
