|pipelined_computer
clock => clock~0.IN8
btn => resetn.IN8
sw[0] => in_port0[0].IN1
sw[1] => in_port0[1].IN1
sw[2] => in_port0[2].IN1
sw[3] => in_port0[3].IN1
sw[4] => in_port0[4].IN1
sw[5] => in_port0[5].IN1
sw[6] => in_port0[6].IN1
sw[7] => in_port0[7].IN1
sw[8] => in_port1[0].IN1
sw[9] => in_port1[1].IN1
sw[10] => in_port1[2].IN1
sw[11] => in_port1[3].IN1
sw[12] => in_port1[4].IN1
sw[13] => in_port1[5].IN1
sw[14] => in_port1[6].IN1
sw[15] => in_port1[7].IN1
sw[16] => in_port2[0].IN2
sw[17] => in_port2[1].IN2
seven[0] <= digit:seven_dig.port3
seven[1] <= digit:seven_dig.port3
seven[2] <= digit:seven_dig.port3
seven[3] <= digit:seven_dig.port3
seven[4] <= digit:seven_dig.port3
seven[5] <= digit:seven_dig.port3
seven[6] <= digit:seven_dig.port3
seven[7] <= digit:seven_dig.port3
seven[8] <= digit:seven_dig.port3
seven[9] <= digit:seven_dig.port3
seven[10] <= digit:seven_dig.port3
seven[11] <= digit:seven_dig.port3
seven[12] <= digit:seven_dig.port3
seven[13] <= digit:seven_dig.port3
seven[14] <= digit:seven_dig.port3
seven[15] <= digit:seven_dig.port3
seven[16] <= digit:seven_dig.port3
seven[17] <= digit:seven_dig.port3
seven[18] <= digit:seven_dig.port3
seven[19] <= digit:seven_dig.port3
seven[20] <= digit:seven_dig.port3
seven[21] <= digit:seven_dig.port3
seven[22] <= digit:seven_dig.port3
seven[23] <= digit:seven_dig.port3
seven[24] <= digit:seven_dig.port3
seven[25] <= digit:seven_dig.port3
seven[26] <= digit:seven_dig.port3
seven[27] <= digit:seven_dig.port3
seven[28] <= digit:seven_dig.port3
seven[29] <= digit:seven_dig.port3
seven[30] <= digit:seven_dig.port3
seven[31] <= digit:seven_dig.port3
seven[32] <= digit:seven_dig.port3
seven[33] <= digit:seven_dig.port3
seven[34] <= digit:seven_dig.port3
seven[35] <= digit:seven_dig.port3
seven[36] <= digit:seven_dig.port3
seven[37] <= digit:seven_dig.port3
seven[38] <= digit:seven_dig.port3
seven[39] <= digit:seven_dig.port3
seven[40] <= digit:seven_dig.port3
seven[41] <= digit:seven_dig.port3
seven[42] <= digit:seven_dig.port3
seven[43] <= digit:seven_dig.port3
seven[44] <= digit:seven_dig.port3
seven[45] <= digit:seven_dig.port3
seven[46] <= digit:seven_dig.port3
seven[47] <= digit:seven_dig.port3
seven[48] <= digit:seven_dig.port3
seven[49] <= digit:seven_dig.port3
seven[50] <= digit:seven_dig.port3
seven[51] <= digit:seven_dig.port3
seven[52] <= digit:seven_dig.port3
seven[53] <= digit:seven_dig.port3
seven[54] <= digit:seven_dig.port3
seven[55] <= digit:seven_dig.port3
vga_r[0] <= vga_display:vga_d.port6
vga_r[1] <= vga_display:vga_d.port6
vga_r[2] <= vga_display:vga_d.port6
vga_r[3] <= vga_display:vga_d.port6
vga_r[4] <= vga_display:vga_d.port6
vga_r[5] <= vga_display:vga_d.port6
vga_r[6] <= vga_display:vga_d.port6
vga_r[7] <= vga_display:vga_d.port6
vga_r[8] <= vga_display:vga_d.port6
vga_r[9] <= vga_display:vga_d.port6
vga_g[0] <= vga_display:vga_d.port7
vga_g[1] <= vga_display:vga_d.port7
vga_g[2] <= vga_display:vga_d.port7
vga_g[3] <= vga_display:vga_d.port7
vga_g[4] <= vga_display:vga_d.port7
vga_g[5] <= vga_display:vga_d.port7
vga_g[6] <= vga_display:vga_d.port7
vga_g[7] <= vga_display:vga_d.port7
vga_g[8] <= vga_display:vga_d.port7
vga_g[9] <= vga_display:vga_d.port7
vga_b[0] <= vga_display:vga_d.port8
vga_b[1] <= vga_display:vga_d.port8
vga_b[2] <= vga_display:vga_d.port8
vga_b[3] <= vga_display:vga_d.port8
vga_b[4] <= vga_display:vga_d.port8
vga_b[5] <= vga_display:vga_d.port8
vga_b[6] <= vga_display:vga_d.port8
vga_b[7] <= vga_display:vga_d.port8
vga_b[8] <= vga_display:vga_d.port8
vga_b[9] <= vga_display:vga_d.port8
clk_vga <= vga_display:vga_d.port9
hsync <= vga_display:vga_d.port10
vsync <= vga_display:vga_d.port11
VGA_BLANK_N <= vga_display:vga_d.port12
VGA_SYNC_N <= vga_display:vga_d.port13


|pipelined_computer|digit:seven_dig
data0[0] => data0[0]~7.IN1
data0[1] => data0[1]~6.IN1
data0[2] => data0[2]~5.IN1
data0[3] => data0[3]~4.IN1
data0[4] => data0[4]~3.IN1
data0[5] => data0[5]~2.IN1
data0[6] => data0[6]~1.IN1
data0[7] => data0[7]~0.IN1
data1[0] => data1[0]~7.IN1
data1[1] => data1[1]~6.IN1
data1[2] => data1[2]~5.IN1
data1[3] => data1[3]~4.IN1
data1[4] => data1[4]~3.IN1
data1[5] => data1[5]~2.IN1
data1[6] => data1[6]~1.IN1
data1[7] => data1[7]~0.IN1
data2[0] => data2[0]~7.IN1
data2[1] => data2[1]~6.IN1
data2[2] => data2[2]~5.IN1
data2[3] => data2[3]~4.IN1
data2[4] => data2[4]~3.IN1
data2[5] => data2[5]~2.IN1
data2[6] => data2[6]~1.IN1
data2[7] => data2[7]~0.IN1
seven[0] <= seven_segments:seven20.port1
seven[1] <= seven_segments:seven20.port1
seven[2] <= seven_segments:seven20.port1
seven[3] <= seven_segments:seven20.port1
seven[4] <= seven_segments:seven20.port1
seven[5] <= seven_segments:seven20.port1
seven[6] <= seven_segments:seven20.port1
seven[7] <= seven_segments:seven21.port1
seven[8] <= seven_segments:seven21.port1
seven[9] <= seven_segments:seven21.port1
seven[10] <= seven_segments:seven21.port1
seven[11] <= seven_segments:seven21.port1
seven[12] <= seven_segments:seven21.port1
seven[13] <= seven_segments:seven21.port1
seven[14] <= seven_segments:seven22.port1
seven[15] <= seven_segments:seven22.port1
seven[16] <= seven_segments:seven22.port1
seven[17] <= seven_segments:seven22.port1
seven[18] <= seven_segments:seven22.port1
seven[19] <= seven_segments:seven22.port1
seven[20] <= seven_segments:seven22.port1
seven[21] <= <VCC>
seven[22] <= <VCC>
seven[23] <= <VCC>
seven[24] <= <VCC>
seven[25] <= <VCC>
seven[26] <= <VCC>
seven[27] <= <VCC>
seven[28] <= seven_segments:seven11.port1
seven[29] <= seven_segments:seven11.port1
seven[30] <= seven_segments:seven11.port1
seven[31] <= seven_segments:seven11.port1
seven[32] <= seven_segments:seven11.port1
seven[33] <= seven_segments:seven11.port1
seven[34] <= seven_segments:seven11.port1
seven[35] <= seven_segments:seven10.port1
seven[36] <= seven_segments:seven10.port1
seven[37] <= seven_segments:seven10.port1
seven[38] <= seven_segments:seven10.port1
seven[39] <= seven_segments:seven10.port1
seven[40] <= seven_segments:seven10.port1
seven[41] <= seven_segments:seven10.port1
seven[42] <= seven_segments:seven01.port1
seven[43] <= seven_segments:seven01.port1
seven[44] <= seven_segments:seven01.port1
seven[45] <= seven_segments:seven01.port1
seven[46] <= seven_segments:seven01.port1
seven[47] <= seven_segments:seven01.port1
seven[48] <= seven_segments:seven01.port1
seven[49] <= seven_segments:seven00.port1
seven[50] <= seven_segments:seven00.port1
seven[51] <= seven_segments:seven00.port1
seven[52] <= seven_segments:seven00.port1
seven[53] <= seven_segments:seven00.port1
seven[54] <= seven_segments:seven00.port1
seven[55] <= seven_segments:seven00.port1


|pipelined_computer|digit:seven_dig|BCD:bcd0
binary[0] => Ones[0].DATAIN
binary[1] => Ones~19.DATAA
binary[1] => Add6.IN8
binary[1] => LessThan6.IN8
binary[2] => Ones~15.DATAA
binary[2] => Add4.IN8
binary[2] => LessThan4.IN8
binary[3] => Ones~11.DATAA
binary[3] => Add2.IN8
binary[3] => LessThan2.IN8
binary[4] => Ones~7.DATAA
binary[4] => Add1.IN8
binary[4] => LessThan1.IN8
binary[5] => Ones~3.DATAA
binary[5] => Add0.IN6
binary[5] => LessThan0.IN6
binary[6] => Ones~2.DATAA
binary[6] => Add0.IN5
binary[6] => LessThan0.IN5
binary[7] => Ones~1.DATAA
binary[7] => Add0.IN4
binary[7] => LessThan0.IN4
Hundreds[0] <= Tens~4.DB_MAX_OUTPUT_PORT_TYPE
Hundreds[1] <= Tens~0.DB_MAX_OUTPUT_PORT_TYPE
Hundreds[2] <= <GND>
Hundreds[3] <= <GND>
Tens[0] <= Ones~16.DB_MAX_OUTPUT_PORT_TYPE
Tens[1] <= Tens~7.DB_MAX_OUTPUT_PORT_TYPE
Tens[2] <= Tens~6.DB_MAX_OUTPUT_PORT_TYPE
Tens[3] <= Tens~5.DB_MAX_OUTPUT_PORT_TYPE
Ones[0] <= binary[0].DB_MAX_OUTPUT_PORT_TYPE
Ones[1] <= Ones~19.DB_MAX_OUTPUT_PORT_TYPE
Ones[2] <= Ones~18.DB_MAX_OUTPUT_PORT_TYPE
Ones[3] <= Ones~17.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|digit:seven_dig|BCD:bcd1
binary[0] => Ones[0].DATAIN
binary[1] => Ones~19.DATAA
binary[1] => Add6.IN8
binary[1] => LessThan6.IN8
binary[2] => Ones~15.DATAA
binary[2] => Add4.IN8
binary[2] => LessThan4.IN8
binary[3] => Ones~11.DATAA
binary[3] => Add2.IN8
binary[3] => LessThan2.IN8
binary[4] => Ones~7.DATAA
binary[4] => Add1.IN8
binary[4] => LessThan1.IN8
binary[5] => Ones~3.DATAA
binary[5] => Add0.IN6
binary[5] => LessThan0.IN6
binary[6] => Ones~2.DATAA
binary[6] => Add0.IN5
binary[6] => LessThan0.IN5
binary[7] => Ones~1.DATAA
binary[7] => Add0.IN4
binary[7] => LessThan0.IN4
Hundreds[0] <= Tens~4.DB_MAX_OUTPUT_PORT_TYPE
Hundreds[1] <= Tens~0.DB_MAX_OUTPUT_PORT_TYPE
Hundreds[2] <= <GND>
Hundreds[3] <= <GND>
Tens[0] <= Ones~16.DB_MAX_OUTPUT_PORT_TYPE
Tens[1] <= Tens~7.DB_MAX_OUTPUT_PORT_TYPE
Tens[2] <= Tens~6.DB_MAX_OUTPUT_PORT_TYPE
Tens[3] <= Tens~5.DB_MAX_OUTPUT_PORT_TYPE
Ones[0] <= binary[0].DB_MAX_OUTPUT_PORT_TYPE
Ones[1] <= Ones~19.DB_MAX_OUTPUT_PORT_TYPE
Ones[2] <= Ones~18.DB_MAX_OUTPUT_PORT_TYPE
Ones[3] <= Ones~17.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|digit:seven_dig|BCD:bcd2
binary[0] => Ones[0].DATAIN
binary[1] => Ones~19.DATAA
binary[1] => Add6.IN8
binary[1] => LessThan6.IN8
binary[2] => Ones~15.DATAA
binary[2] => Add4.IN8
binary[2] => LessThan4.IN8
binary[3] => Ones~11.DATAA
binary[3] => Add2.IN8
binary[3] => LessThan2.IN8
binary[4] => Ones~7.DATAA
binary[4] => Add1.IN8
binary[4] => LessThan1.IN8
binary[5] => Ones~3.DATAA
binary[5] => Add0.IN6
binary[5] => LessThan0.IN6
binary[6] => Ones~2.DATAA
binary[6] => Add0.IN5
binary[6] => LessThan0.IN5
binary[7] => Ones~1.DATAA
binary[7] => Add0.IN4
binary[7] => LessThan0.IN4
Hundreds[0] <= Tens~4.DB_MAX_OUTPUT_PORT_TYPE
Hundreds[1] <= Tens~0.DB_MAX_OUTPUT_PORT_TYPE
Hundreds[2] <= <GND>
Hundreds[3] <= <GND>
Tens[0] <= Ones~16.DB_MAX_OUTPUT_PORT_TYPE
Tens[1] <= Tens~7.DB_MAX_OUTPUT_PORT_TYPE
Tens[2] <= Tens~6.DB_MAX_OUTPUT_PORT_TYPE
Tens[3] <= Tens~5.DB_MAX_OUTPUT_PORT_TYPE
Ones[0] <= binary[0].DB_MAX_OUTPUT_PORT_TYPE
Ones[1] <= Ones~19.DB_MAX_OUTPUT_PORT_TYPE
Ones[2] <= Ones~18.DB_MAX_OUTPUT_PORT_TYPE
Ones[3] <= Ones~17.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|digit:seven_dig|seven_segments:seven00
data_in[0] => Decoder0.IN3
data_in[1] => Decoder0.IN2
data_in[2] => Decoder0.IN1
data_in[3] => Decoder0.IN0
data_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|digit:seven_dig|seven_segments:seven01
data_in[0] => Decoder0.IN3
data_in[1] => Decoder0.IN2
data_in[2] => Decoder0.IN1
data_in[3] => Decoder0.IN0
data_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|digit:seven_dig|seven_segments:seven10
data_in[0] => Decoder0.IN3
data_in[1] => Decoder0.IN2
data_in[2] => Decoder0.IN1
data_in[3] => Decoder0.IN0
data_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|digit:seven_dig|seven_segments:seven11
data_in[0] => Decoder0.IN3
data_in[1] => Decoder0.IN2
data_in[2] => Decoder0.IN1
data_in[3] => Decoder0.IN0
data_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|digit:seven_dig|seven_segments:seven20
data_in[0] => Decoder0.IN3
data_in[1] => Decoder0.IN2
data_in[2] => Decoder0.IN1
data_in[3] => Decoder0.IN0
data_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|digit:seven_dig|seven_segments:seven21
data_in[0] => Decoder0.IN3
data_in[1] => Decoder0.IN2
data_in[2] => Decoder0.IN1
data_in[3] => Decoder0.IN0
data_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|digit:seven_dig|seven_segments:seven22
data_in[0] => Decoder0.IN3
data_in[1] => Decoder0.IN2
data_in[2] => Decoder0.IN1
data_in[3] => Decoder0.IN0
data_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|vga_display:vga_d
clk => clk~0.IN1
rst_n => rst_n~0.IN1
op[0] => op[0]~1.IN1
op[1] => op[1]~0.IN1
port0[0] => port0[0]~7.IN1
port0[1] => port0[1]~6.IN1
port0[2] => port0[2]~5.IN1
port0[3] => port0[3]~4.IN1
port0[4] => port0[4]~3.IN1
port0[5] => port0[5]~2.IN1
port0[6] => port0[6]~1.IN1
port0[7] => port0[7]~0.IN1
port1[0] => port1[0]~7.IN1
port1[1] => port1[1]~6.IN1
port1[2] => port1[2]~5.IN1
port1[3] => port1[3]~4.IN1
port1[4] => port1[4]~3.IN1
port1[5] => port1[5]~2.IN1
port1[6] => port1[6]~1.IN1
port1[7] => port1[7]~0.IN1
port2[0] => port2[0]~7.IN1
port2[1] => port2[1]~6.IN1
port2[2] => port2[2]~5.IN1
port2[3] => port2[3]~4.IN1
port2[4] => port2[4]~3.IN1
port2[5] => port2[5]~2.IN1
port2[6] => port2[6]~1.IN1
port2[7] => port2[7]~0.IN1
vga_r[0] <= vga:screen.port10
vga_r[1] <= vga:screen.port10
vga_r[2] <= vga:screen.port10
vga_r[3] <= vga:screen.port10
vga_r[4] <= vga:screen.port10
vga_r[5] <= vga:screen.port10
vga_r[6] <= vga:screen.port10
vga_r[7] <= vga:screen.port10
vga_r[8] <= vga:screen.port10
vga_r[9] <= vga:screen.port10
vga_g[0] <= vga:screen.port11
vga_g[1] <= vga:screen.port11
vga_g[2] <= vga:screen.port11
vga_g[3] <= vga:screen.port11
vga_g[4] <= vga:screen.port11
vga_g[5] <= vga:screen.port11
vga_g[6] <= vga:screen.port11
vga_g[7] <= vga:screen.port11
vga_g[8] <= vga:screen.port11
vga_g[9] <= vga:screen.port11
vga_b[0] <= vga:screen.port12
vga_b[1] <= vga:screen.port12
vga_b[2] <= vga:screen.port12
vga_b[3] <= vga:screen.port12
vga_b[4] <= vga:screen.port12
vga_b[5] <= vga:screen.port12
vga_b[6] <= vga:screen.port12
vga_b[7] <= vga:screen.port12
vga_b[8] <= vga:screen.port12
vga_b[9] <= vga:screen.port12
clk_vga <= vga:screen.port13
hsync <= vga:screen.port14
vsync <= vga:screen.port15
VGA_BLANK_N <= vga:screen.port16
VGA_SYNC_N <= vga:screen.port17


|pipelined_computer|vga_display:vga_d|BCD:bcd1
binary[0] => Ones[0].DATAIN
binary[1] => Ones~19.DATAA
binary[1] => Add6.IN8
binary[1] => LessThan6.IN8
binary[2] => Ones~15.DATAA
binary[2] => Add4.IN8
binary[2] => LessThan4.IN8
binary[3] => Ones~11.DATAA
binary[3] => Add2.IN8
binary[3] => LessThan2.IN8
binary[4] => Ones~7.DATAA
binary[4] => Add1.IN8
binary[4] => LessThan1.IN8
binary[5] => Ones~3.DATAA
binary[5] => Add0.IN6
binary[5] => LessThan0.IN6
binary[6] => Ones~2.DATAA
binary[6] => Add0.IN5
binary[6] => LessThan0.IN5
binary[7] => Ones~1.DATAA
binary[7] => Add0.IN4
binary[7] => LessThan0.IN4
Hundreds[0] <= Tens~4.DB_MAX_OUTPUT_PORT_TYPE
Hundreds[1] <= Tens~0.DB_MAX_OUTPUT_PORT_TYPE
Hundreds[2] <= <GND>
Hundreds[3] <= <GND>
Tens[0] <= Ones~16.DB_MAX_OUTPUT_PORT_TYPE
Tens[1] <= Tens~7.DB_MAX_OUTPUT_PORT_TYPE
Tens[2] <= Tens~6.DB_MAX_OUTPUT_PORT_TYPE
Tens[3] <= Tens~5.DB_MAX_OUTPUT_PORT_TYPE
Ones[0] <= binary[0].DB_MAX_OUTPUT_PORT_TYPE
Ones[1] <= Ones~19.DB_MAX_OUTPUT_PORT_TYPE
Ones[2] <= Ones~18.DB_MAX_OUTPUT_PORT_TYPE
Ones[3] <= Ones~17.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|vga_display:vga_d|BCD:bcd2
binary[0] => Ones[0].DATAIN
binary[1] => Ones~19.DATAA
binary[1] => Add6.IN8
binary[1] => LessThan6.IN8
binary[2] => Ones~15.DATAA
binary[2] => Add4.IN8
binary[2] => LessThan4.IN8
binary[3] => Ones~11.DATAA
binary[3] => Add2.IN8
binary[3] => LessThan2.IN8
binary[4] => Ones~7.DATAA
binary[4] => Add1.IN8
binary[4] => LessThan1.IN8
binary[5] => Ones~3.DATAA
binary[5] => Add0.IN6
binary[5] => LessThan0.IN6
binary[6] => Ones~2.DATAA
binary[6] => Add0.IN5
binary[6] => LessThan0.IN5
binary[7] => Ones~1.DATAA
binary[7] => Add0.IN4
binary[7] => LessThan0.IN4
Hundreds[0] <= Tens~4.DB_MAX_OUTPUT_PORT_TYPE
Hundreds[1] <= Tens~0.DB_MAX_OUTPUT_PORT_TYPE
Hundreds[2] <= <GND>
Hundreds[3] <= <GND>
Tens[0] <= Ones~16.DB_MAX_OUTPUT_PORT_TYPE
Tens[1] <= Tens~7.DB_MAX_OUTPUT_PORT_TYPE
Tens[2] <= Tens~6.DB_MAX_OUTPUT_PORT_TYPE
Tens[3] <= Tens~5.DB_MAX_OUTPUT_PORT_TYPE
Ones[0] <= binary[0].DB_MAX_OUTPUT_PORT_TYPE
Ones[1] <= Ones~19.DB_MAX_OUTPUT_PORT_TYPE
Ones[2] <= Ones~18.DB_MAX_OUTPUT_PORT_TYPE
Ones[3] <= Ones~17.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|vga_display:vga_d|BCD:bcd3
binary[0] => Ones[0].DATAIN
binary[1] => Ones~19.DATAA
binary[1] => Add6.IN8
binary[1] => LessThan6.IN8
binary[2] => Ones~15.DATAA
binary[2] => Add4.IN8
binary[2] => LessThan4.IN8
binary[3] => Ones~11.DATAA
binary[3] => Add2.IN8
binary[3] => LessThan2.IN8
binary[4] => Ones~7.DATAA
binary[4] => Add1.IN8
binary[4] => LessThan1.IN8
binary[5] => Ones~3.DATAA
binary[5] => Add0.IN6
binary[5] => LessThan0.IN6
binary[6] => Ones~2.DATAA
binary[6] => Add0.IN5
binary[6] => LessThan0.IN5
binary[7] => Ones~1.DATAA
binary[7] => Add0.IN4
binary[7] => LessThan0.IN4
Hundreds[0] <= Tens~4.DB_MAX_OUTPUT_PORT_TYPE
Hundreds[1] <= Tens~0.DB_MAX_OUTPUT_PORT_TYPE
Hundreds[2] <= <GND>
Hundreds[3] <= <GND>
Tens[0] <= Ones~16.DB_MAX_OUTPUT_PORT_TYPE
Tens[1] <= Tens~7.DB_MAX_OUTPUT_PORT_TYPE
Tens[2] <= Tens~6.DB_MAX_OUTPUT_PORT_TYPE
Tens[3] <= Tens~5.DB_MAX_OUTPUT_PORT_TYPE
Ones[0] <= binary[0].DB_MAX_OUTPUT_PORT_TYPE
Ones[1] <= Ones~19.DB_MAX_OUTPUT_PORT_TYPE
Ones[2] <= Ones~18.DB_MAX_OUTPUT_PORT_TYPE
Ones[3] <= Ones~17.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|vga_display:vga_d|vga:screen
clk => clk~0.IN10
rst_n => rst_n~0.IN9
op[0] => Equal0.IN1
op[0] => Equal1.IN0
op[0] => Equal2.IN1
op[1] => Equal0.IN0
op[1] => Equal1.IN1
op[1] => Equal2.IN0
data0[0] => data0[0]~5.IN1
data0[1] => data0[1]~4.IN1
data0[2] => data0[2]~3.IN1
data0[3] => data0[3]~2.IN1
data0[4] => data0[4]~1.IN1
data0[5] => data0[5]~0.IN1
data1[0] => data1[0]~5.IN1
data1[1] => data1[1]~4.IN1
data1[2] => data1[2]~3.IN1
data1[3] => data1[3]~2.IN1
data1[4] => data1[4]~1.IN1
data1[5] => data1[5]~0.IN1
data2[0] => data2[0]~5.IN1
data2[1] => data2[1]~4.IN1
data2[2] => data2[2]~3.IN1
data2[3] => data2[3]~2.IN1
data2[4] => data2[4]~1.IN1
data2[5] => data2[5]~0.IN1
data3[0] => data3[0]~5.IN1
data3[1] => data3[1]~4.IN1
data3[2] => data3[2]~3.IN1
data3[3] => data3[3]~2.IN1
data3[4] => data3[4]~1.IN1
data3[5] => data3[5]~0.IN1
data4[0] => data4[0]~5.IN1
data4[1] => data4[1]~4.IN1
data4[2] => data4[2]~3.IN1
data4[3] => data4[3]~2.IN1
data4[4] => data4[4]~1.IN1
data4[5] => data4[5]~0.IN1
data5[0] => data5[0]~5.IN1
data5[1] => data5[1]~4.IN1
data5[2] => data5[2]~3.IN1
data5[3] => data5[3]~2.IN1
data5[4] => data5[4]~1.IN1
data5[5] => data5[5]~0.IN1
data6[0] => data6[0]~5.IN1
data6[1] => data6[1]~4.IN1
data6[2] => data6[2]~3.IN1
data6[3] => data6[3]~2.IN1
data6[4] => data6[4]~1.IN1
data6[5] => data6[5]~0.IN1
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[8] <= vga_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[9] <= vga_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[8] <= vga_g[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[9] <= vga_g[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[8] <= vga_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[9] <= vga_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_vga <= pll_105:pll_clk.port1
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= VGA_BLANK_N~2.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>


|pipelined_computer|vga_display:vga_d|vga:screen|pll_105:pll_clk
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|pipelined_computer|vga_display:vga_d|vga:screen|pll_105:pll_clk|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|pipelined_computer|vga_display:vga_d|vga:screen|RAM_set:ram0
clk => col0[7]~reg0.CLK
clk => col0[6]~reg0.CLK
clk => col0[5]~reg0.CLK
clk => col0[4]~reg0.CLK
clk => col0[3]~reg0.CLK
clk => col0[2]~reg0.CLK
clk => col0[1]~reg0.CLK
clk => col0[0]~reg0.CLK
clk => col1[7]~reg0.CLK
clk => col1[6]~reg0.CLK
clk => col1[5]~reg0.CLK
clk => col1[4]~reg0.CLK
clk => col1[3]~reg0.CLK
clk => col1[2]~reg0.CLK
clk => col1[1]~reg0.CLK
clk => col1[0]~reg0.CLK
clk => col2[7]~reg0.CLK
clk => col2[6]~reg0.CLK
clk => col2[5]~reg0.CLK
clk => col2[4]~reg0.CLK
clk => col2[3]~reg0.CLK
clk => col2[2]~reg0.CLK
clk => col2[1]~reg0.CLK
clk => col2[0]~reg0.CLK
clk => col3[7]~reg0.CLK
clk => col3[6]~reg0.CLK
clk => col3[5]~reg0.CLK
clk => col3[4]~reg0.CLK
clk => col3[3]~reg0.CLK
clk => col3[2]~reg0.CLK
clk => col3[1]~reg0.CLK
clk => col3[0]~reg0.CLK
clk => col4[7]~reg0.CLK
clk => col4[6]~reg0.CLK
clk => col4[5]~reg0.CLK
clk => col4[4]~reg0.CLK
clk => col4[3]~reg0.CLK
clk => col4[2]~reg0.CLK
clk => col4[1]~reg0.CLK
clk => col4[0]~reg0.CLK
clk => col5[7]~reg0.CLK
clk => col5[6]~reg0.CLK
clk => col5[5]~reg0.CLK
clk => col5[4]~reg0.CLK
clk => col5[3]~reg0.CLK
clk => col5[2]~reg0.CLK
clk => col5[1]~reg0.CLK
clk => col5[0]~reg0.CLK
clk => col6[7]~reg0.CLK
clk => col6[6]~reg0.CLK
clk => col6[5]~reg0.CLK
clk => col6[4]~reg0.CLK
clk => col6[3]~reg0.CLK
clk => col6[2]~reg0.CLK
clk => col6[1]~reg0.CLK
clk => col6[0]~reg0.CLK
rst => col0[7]~reg0.ACLR
rst => col0[6]~reg0.ACLR
rst => col0[5]~reg0.ACLR
rst => col0[4]~reg0.ACLR
rst => col0[3]~reg0.ACLR
rst => col0[2]~reg0.ACLR
rst => col0[1]~reg0.ACLR
rst => col0[0]~reg0.ACLR
rst => col1[7]~reg0.ACLR
rst => col1[6]~reg0.ACLR
rst => col1[5]~reg0.ACLR
rst => col1[4]~reg0.ACLR
rst => col1[3]~reg0.ACLR
rst => col1[2]~reg0.ACLR
rst => col1[1]~reg0.ACLR
rst => col1[0]~reg0.ACLR
rst => col2[7]~reg0.ACLR
rst => col2[6]~reg0.ACLR
rst => col2[5]~reg0.ACLR
rst => col2[4]~reg0.ACLR
rst => col2[3]~reg0.ACLR
rst => col2[2]~reg0.ACLR
rst => col2[1]~reg0.ACLR
rst => col2[0]~reg0.ACLR
rst => col3[7]~reg0.ACLR
rst => col3[6]~reg0.ACLR
rst => col3[5]~reg0.ACLR
rst => col3[4]~reg0.ACLR
rst => col3[3]~reg0.ACLR
rst => col3[2]~reg0.ACLR
rst => col3[1]~reg0.ACLR
rst => col3[0]~reg0.ACLR
rst => col4[7]~reg0.ACLR
rst => col4[6]~reg0.ACLR
rst => col4[5]~reg0.ACLR
rst => col4[4]~reg0.ACLR
rst => col4[3]~reg0.ACLR
rst => col4[2]~reg0.ACLR
rst => col4[1]~reg0.ACLR
rst => col4[0]~reg0.ACLR
rst => col5[7]~reg0.ACLR
rst => col5[6]~reg0.ACLR
rst => col5[5]~reg0.ACLR
rst => col5[4]~reg0.ACLR
rst => col5[3]~reg0.ACLR
rst => col5[2]~reg0.ACLR
rst => col5[1]~reg0.ACLR
rst => col5[0]~reg0.ACLR
rst => col6[7]~reg0.ACLR
rst => col6[6]~reg0.ACLR
rst => col6[5]~reg0.ACLR
rst => col6[4]~reg0.ACLR
rst => col6[3]~reg0.ACLR
rst => col6[2]~reg0.ACLR
rst => col6[1]~reg0.ACLR
rst => col6[0]~reg0.ACLR
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
col0[0] <= col0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[1] <= col0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[2] <= col0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[3] <= col0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[4] <= col0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[5] <= col0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[6] <= col0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[7] <= col0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[0] <= col1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[1] <= col1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[2] <= col1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[3] <= col1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[4] <= col1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[5] <= col1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[6] <= col1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[7] <= col1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[0] <= col2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[1] <= col2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[2] <= col2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[3] <= col2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[4] <= col2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[5] <= col2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[6] <= col2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[7] <= col2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[0] <= col3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[1] <= col3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[2] <= col3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[3] <= col3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[4] <= col3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[5] <= col3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[6] <= col3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[7] <= col3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[0] <= col4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[1] <= col4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[2] <= col4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[3] <= col4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[4] <= col4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[5] <= col4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[6] <= col4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[7] <= col4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[0] <= col5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[1] <= col5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[2] <= col5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[3] <= col5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[4] <= col5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[5] <= col5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[6] <= col5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[7] <= col5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[0] <= col6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[1] <= col6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[2] <= col6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[3] <= col6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[4] <= col6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[5] <= col6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[6] <= col6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[7] <= col6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|vga_display:vga_d|vga:screen|RAM_set:ram1
clk => col0[7]~reg0.CLK
clk => col0[6]~reg0.CLK
clk => col0[5]~reg0.CLK
clk => col0[4]~reg0.CLK
clk => col0[3]~reg0.CLK
clk => col0[2]~reg0.CLK
clk => col0[1]~reg0.CLK
clk => col0[0]~reg0.CLK
clk => col1[7]~reg0.CLK
clk => col1[6]~reg0.CLK
clk => col1[5]~reg0.CLK
clk => col1[4]~reg0.CLK
clk => col1[3]~reg0.CLK
clk => col1[2]~reg0.CLK
clk => col1[1]~reg0.CLK
clk => col1[0]~reg0.CLK
clk => col2[7]~reg0.CLK
clk => col2[6]~reg0.CLK
clk => col2[5]~reg0.CLK
clk => col2[4]~reg0.CLK
clk => col2[3]~reg0.CLK
clk => col2[2]~reg0.CLK
clk => col2[1]~reg0.CLK
clk => col2[0]~reg0.CLK
clk => col3[7]~reg0.CLK
clk => col3[6]~reg0.CLK
clk => col3[5]~reg0.CLK
clk => col3[4]~reg0.CLK
clk => col3[3]~reg0.CLK
clk => col3[2]~reg0.CLK
clk => col3[1]~reg0.CLK
clk => col3[0]~reg0.CLK
clk => col4[7]~reg0.CLK
clk => col4[6]~reg0.CLK
clk => col4[5]~reg0.CLK
clk => col4[4]~reg0.CLK
clk => col4[3]~reg0.CLK
clk => col4[2]~reg0.CLK
clk => col4[1]~reg0.CLK
clk => col4[0]~reg0.CLK
clk => col5[7]~reg0.CLK
clk => col5[6]~reg0.CLK
clk => col5[5]~reg0.CLK
clk => col5[4]~reg0.CLK
clk => col5[3]~reg0.CLK
clk => col5[2]~reg0.CLK
clk => col5[1]~reg0.CLK
clk => col5[0]~reg0.CLK
clk => col6[7]~reg0.CLK
clk => col6[6]~reg0.CLK
clk => col6[5]~reg0.CLK
clk => col6[4]~reg0.CLK
clk => col6[3]~reg0.CLK
clk => col6[2]~reg0.CLK
clk => col6[1]~reg0.CLK
clk => col6[0]~reg0.CLK
rst => col0[7]~reg0.ACLR
rst => col0[6]~reg0.ACLR
rst => col0[5]~reg0.ACLR
rst => col0[4]~reg0.ACLR
rst => col0[3]~reg0.ACLR
rst => col0[2]~reg0.ACLR
rst => col0[1]~reg0.ACLR
rst => col0[0]~reg0.ACLR
rst => col1[7]~reg0.ACLR
rst => col1[6]~reg0.ACLR
rst => col1[5]~reg0.ACLR
rst => col1[4]~reg0.ACLR
rst => col1[3]~reg0.ACLR
rst => col1[2]~reg0.ACLR
rst => col1[1]~reg0.ACLR
rst => col1[0]~reg0.ACLR
rst => col2[7]~reg0.ACLR
rst => col2[6]~reg0.ACLR
rst => col2[5]~reg0.ACLR
rst => col2[4]~reg0.ACLR
rst => col2[3]~reg0.ACLR
rst => col2[2]~reg0.ACLR
rst => col2[1]~reg0.ACLR
rst => col2[0]~reg0.ACLR
rst => col3[7]~reg0.ACLR
rst => col3[6]~reg0.ACLR
rst => col3[5]~reg0.ACLR
rst => col3[4]~reg0.ACLR
rst => col3[3]~reg0.ACLR
rst => col3[2]~reg0.ACLR
rst => col3[1]~reg0.ACLR
rst => col3[0]~reg0.ACLR
rst => col4[7]~reg0.ACLR
rst => col4[6]~reg0.ACLR
rst => col4[5]~reg0.ACLR
rst => col4[4]~reg0.ACLR
rst => col4[3]~reg0.ACLR
rst => col4[2]~reg0.ACLR
rst => col4[1]~reg0.ACLR
rst => col4[0]~reg0.ACLR
rst => col5[7]~reg0.ACLR
rst => col5[6]~reg0.ACLR
rst => col5[5]~reg0.ACLR
rst => col5[4]~reg0.ACLR
rst => col5[3]~reg0.ACLR
rst => col5[2]~reg0.ACLR
rst => col5[1]~reg0.ACLR
rst => col5[0]~reg0.ACLR
rst => col6[7]~reg0.ACLR
rst => col6[6]~reg0.ACLR
rst => col6[5]~reg0.ACLR
rst => col6[4]~reg0.ACLR
rst => col6[3]~reg0.ACLR
rst => col6[2]~reg0.ACLR
rst => col6[1]~reg0.ACLR
rst => col6[0]~reg0.ACLR
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
col0[0] <= col0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[1] <= col0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[2] <= col0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[3] <= col0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[4] <= col0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[5] <= col0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[6] <= col0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[7] <= col0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[0] <= col1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[1] <= col1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[2] <= col1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[3] <= col1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[4] <= col1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[5] <= col1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[6] <= col1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[7] <= col1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[0] <= col2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[1] <= col2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[2] <= col2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[3] <= col2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[4] <= col2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[5] <= col2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[6] <= col2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[7] <= col2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[0] <= col3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[1] <= col3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[2] <= col3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[3] <= col3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[4] <= col3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[5] <= col3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[6] <= col3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[7] <= col3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[0] <= col4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[1] <= col4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[2] <= col4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[3] <= col4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[4] <= col4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[5] <= col4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[6] <= col4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[7] <= col4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[0] <= col5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[1] <= col5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[2] <= col5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[3] <= col5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[4] <= col5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[5] <= col5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[6] <= col5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[7] <= col5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[0] <= col6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[1] <= col6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[2] <= col6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[3] <= col6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[4] <= col6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[5] <= col6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[6] <= col6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[7] <= col6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|vga_display:vga_d|vga:screen|RAM_set:ram2
clk => col0[7]~reg0.CLK
clk => col0[6]~reg0.CLK
clk => col0[5]~reg0.CLK
clk => col0[4]~reg0.CLK
clk => col0[3]~reg0.CLK
clk => col0[2]~reg0.CLK
clk => col0[1]~reg0.CLK
clk => col0[0]~reg0.CLK
clk => col1[7]~reg0.CLK
clk => col1[6]~reg0.CLK
clk => col1[5]~reg0.CLK
clk => col1[4]~reg0.CLK
clk => col1[3]~reg0.CLK
clk => col1[2]~reg0.CLK
clk => col1[1]~reg0.CLK
clk => col1[0]~reg0.CLK
clk => col2[7]~reg0.CLK
clk => col2[6]~reg0.CLK
clk => col2[5]~reg0.CLK
clk => col2[4]~reg0.CLK
clk => col2[3]~reg0.CLK
clk => col2[2]~reg0.CLK
clk => col2[1]~reg0.CLK
clk => col2[0]~reg0.CLK
clk => col3[7]~reg0.CLK
clk => col3[6]~reg0.CLK
clk => col3[5]~reg0.CLK
clk => col3[4]~reg0.CLK
clk => col3[3]~reg0.CLK
clk => col3[2]~reg0.CLK
clk => col3[1]~reg0.CLK
clk => col3[0]~reg0.CLK
clk => col4[7]~reg0.CLK
clk => col4[6]~reg0.CLK
clk => col4[5]~reg0.CLK
clk => col4[4]~reg0.CLK
clk => col4[3]~reg0.CLK
clk => col4[2]~reg0.CLK
clk => col4[1]~reg0.CLK
clk => col4[0]~reg0.CLK
clk => col5[7]~reg0.CLK
clk => col5[6]~reg0.CLK
clk => col5[5]~reg0.CLK
clk => col5[4]~reg0.CLK
clk => col5[3]~reg0.CLK
clk => col5[2]~reg0.CLK
clk => col5[1]~reg0.CLK
clk => col5[0]~reg0.CLK
clk => col6[7]~reg0.CLK
clk => col6[6]~reg0.CLK
clk => col6[5]~reg0.CLK
clk => col6[4]~reg0.CLK
clk => col6[3]~reg0.CLK
clk => col6[2]~reg0.CLK
clk => col6[1]~reg0.CLK
clk => col6[0]~reg0.CLK
rst => col0[7]~reg0.ACLR
rst => col0[6]~reg0.ACLR
rst => col0[5]~reg0.ACLR
rst => col0[4]~reg0.ACLR
rst => col0[3]~reg0.ACLR
rst => col0[2]~reg0.ACLR
rst => col0[1]~reg0.ACLR
rst => col0[0]~reg0.ACLR
rst => col1[7]~reg0.ACLR
rst => col1[6]~reg0.ACLR
rst => col1[5]~reg0.ACLR
rst => col1[4]~reg0.ACLR
rst => col1[3]~reg0.ACLR
rst => col1[2]~reg0.ACLR
rst => col1[1]~reg0.ACLR
rst => col1[0]~reg0.ACLR
rst => col2[7]~reg0.ACLR
rst => col2[6]~reg0.ACLR
rst => col2[5]~reg0.ACLR
rst => col2[4]~reg0.ACLR
rst => col2[3]~reg0.ACLR
rst => col2[2]~reg0.ACLR
rst => col2[1]~reg0.ACLR
rst => col2[0]~reg0.ACLR
rst => col3[7]~reg0.ACLR
rst => col3[6]~reg0.ACLR
rst => col3[5]~reg0.ACLR
rst => col3[4]~reg0.ACLR
rst => col3[3]~reg0.ACLR
rst => col3[2]~reg0.ACLR
rst => col3[1]~reg0.ACLR
rst => col3[0]~reg0.ACLR
rst => col4[7]~reg0.ACLR
rst => col4[6]~reg0.ACLR
rst => col4[5]~reg0.ACLR
rst => col4[4]~reg0.ACLR
rst => col4[3]~reg0.ACLR
rst => col4[2]~reg0.ACLR
rst => col4[1]~reg0.ACLR
rst => col4[0]~reg0.ACLR
rst => col5[7]~reg0.ACLR
rst => col5[6]~reg0.ACLR
rst => col5[5]~reg0.ACLR
rst => col5[4]~reg0.ACLR
rst => col5[3]~reg0.ACLR
rst => col5[2]~reg0.ACLR
rst => col5[1]~reg0.ACLR
rst => col5[0]~reg0.ACLR
rst => col6[7]~reg0.ACLR
rst => col6[6]~reg0.ACLR
rst => col6[5]~reg0.ACLR
rst => col6[4]~reg0.ACLR
rst => col6[3]~reg0.ACLR
rst => col6[2]~reg0.ACLR
rst => col6[1]~reg0.ACLR
rst => col6[0]~reg0.ACLR
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
col0[0] <= col0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[1] <= col0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[2] <= col0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[3] <= col0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[4] <= col0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[5] <= col0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[6] <= col0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[7] <= col0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[0] <= col1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[1] <= col1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[2] <= col1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[3] <= col1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[4] <= col1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[5] <= col1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[6] <= col1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[7] <= col1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[0] <= col2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[1] <= col2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[2] <= col2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[3] <= col2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[4] <= col2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[5] <= col2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[6] <= col2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[7] <= col2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[0] <= col3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[1] <= col3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[2] <= col3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[3] <= col3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[4] <= col3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[5] <= col3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[6] <= col3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[7] <= col3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[0] <= col4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[1] <= col4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[2] <= col4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[3] <= col4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[4] <= col4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[5] <= col4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[6] <= col4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[7] <= col4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[0] <= col5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[1] <= col5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[2] <= col5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[3] <= col5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[4] <= col5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[5] <= col5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[6] <= col5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[7] <= col5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[0] <= col6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[1] <= col6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[2] <= col6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[3] <= col6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[4] <= col6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[5] <= col6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[6] <= col6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[7] <= col6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|vga_display:vga_d|vga:screen|RAM_set:ram3
clk => col0[7]~reg0.CLK
clk => col0[6]~reg0.CLK
clk => col0[5]~reg0.CLK
clk => col0[4]~reg0.CLK
clk => col0[3]~reg0.CLK
clk => col0[2]~reg0.CLK
clk => col0[1]~reg0.CLK
clk => col0[0]~reg0.CLK
clk => col1[7]~reg0.CLK
clk => col1[6]~reg0.CLK
clk => col1[5]~reg0.CLK
clk => col1[4]~reg0.CLK
clk => col1[3]~reg0.CLK
clk => col1[2]~reg0.CLK
clk => col1[1]~reg0.CLK
clk => col1[0]~reg0.CLK
clk => col2[7]~reg0.CLK
clk => col2[6]~reg0.CLK
clk => col2[5]~reg0.CLK
clk => col2[4]~reg0.CLK
clk => col2[3]~reg0.CLK
clk => col2[2]~reg0.CLK
clk => col2[1]~reg0.CLK
clk => col2[0]~reg0.CLK
clk => col3[7]~reg0.CLK
clk => col3[6]~reg0.CLK
clk => col3[5]~reg0.CLK
clk => col3[4]~reg0.CLK
clk => col3[3]~reg0.CLK
clk => col3[2]~reg0.CLK
clk => col3[1]~reg0.CLK
clk => col3[0]~reg0.CLK
clk => col4[7]~reg0.CLK
clk => col4[6]~reg0.CLK
clk => col4[5]~reg0.CLK
clk => col4[4]~reg0.CLK
clk => col4[3]~reg0.CLK
clk => col4[2]~reg0.CLK
clk => col4[1]~reg0.CLK
clk => col4[0]~reg0.CLK
clk => col5[7]~reg0.CLK
clk => col5[6]~reg0.CLK
clk => col5[5]~reg0.CLK
clk => col5[4]~reg0.CLK
clk => col5[3]~reg0.CLK
clk => col5[2]~reg0.CLK
clk => col5[1]~reg0.CLK
clk => col5[0]~reg0.CLK
clk => col6[7]~reg0.CLK
clk => col6[6]~reg0.CLK
clk => col6[5]~reg0.CLK
clk => col6[4]~reg0.CLK
clk => col6[3]~reg0.CLK
clk => col6[2]~reg0.CLK
clk => col6[1]~reg0.CLK
clk => col6[0]~reg0.CLK
rst => col0[7]~reg0.ACLR
rst => col0[6]~reg0.ACLR
rst => col0[5]~reg0.ACLR
rst => col0[4]~reg0.ACLR
rst => col0[3]~reg0.ACLR
rst => col0[2]~reg0.ACLR
rst => col0[1]~reg0.ACLR
rst => col0[0]~reg0.ACLR
rst => col1[7]~reg0.ACLR
rst => col1[6]~reg0.ACLR
rst => col1[5]~reg0.ACLR
rst => col1[4]~reg0.ACLR
rst => col1[3]~reg0.ACLR
rst => col1[2]~reg0.ACLR
rst => col1[1]~reg0.ACLR
rst => col1[0]~reg0.ACLR
rst => col2[7]~reg0.ACLR
rst => col2[6]~reg0.ACLR
rst => col2[5]~reg0.ACLR
rst => col2[4]~reg0.ACLR
rst => col2[3]~reg0.ACLR
rst => col2[2]~reg0.ACLR
rst => col2[1]~reg0.ACLR
rst => col2[0]~reg0.ACLR
rst => col3[7]~reg0.ACLR
rst => col3[6]~reg0.ACLR
rst => col3[5]~reg0.ACLR
rst => col3[4]~reg0.ACLR
rst => col3[3]~reg0.ACLR
rst => col3[2]~reg0.ACLR
rst => col3[1]~reg0.ACLR
rst => col3[0]~reg0.ACLR
rst => col4[7]~reg0.ACLR
rst => col4[6]~reg0.ACLR
rst => col4[5]~reg0.ACLR
rst => col4[4]~reg0.ACLR
rst => col4[3]~reg0.ACLR
rst => col4[2]~reg0.ACLR
rst => col4[1]~reg0.ACLR
rst => col4[0]~reg0.ACLR
rst => col5[7]~reg0.ACLR
rst => col5[6]~reg0.ACLR
rst => col5[5]~reg0.ACLR
rst => col5[4]~reg0.ACLR
rst => col5[3]~reg0.ACLR
rst => col5[2]~reg0.ACLR
rst => col5[1]~reg0.ACLR
rst => col5[0]~reg0.ACLR
rst => col6[7]~reg0.ACLR
rst => col6[6]~reg0.ACLR
rst => col6[5]~reg0.ACLR
rst => col6[4]~reg0.ACLR
rst => col6[3]~reg0.ACLR
rst => col6[2]~reg0.ACLR
rst => col6[1]~reg0.ACLR
rst => col6[0]~reg0.ACLR
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
col0[0] <= col0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[1] <= col0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[2] <= col0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[3] <= col0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[4] <= col0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[5] <= col0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[6] <= col0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[7] <= col0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[0] <= col1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[1] <= col1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[2] <= col1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[3] <= col1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[4] <= col1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[5] <= col1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[6] <= col1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[7] <= col1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[0] <= col2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[1] <= col2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[2] <= col2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[3] <= col2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[4] <= col2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[5] <= col2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[6] <= col2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[7] <= col2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[0] <= col3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[1] <= col3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[2] <= col3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[3] <= col3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[4] <= col3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[5] <= col3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[6] <= col3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[7] <= col3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[0] <= col4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[1] <= col4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[2] <= col4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[3] <= col4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[4] <= col4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[5] <= col4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[6] <= col4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[7] <= col4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[0] <= col5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[1] <= col5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[2] <= col5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[3] <= col5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[4] <= col5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[5] <= col5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[6] <= col5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[7] <= col5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[0] <= col6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[1] <= col6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[2] <= col6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[3] <= col6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[4] <= col6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[5] <= col6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[6] <= col6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[7] <= col6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|vga_display:vga_d|vga:screen|RAM_set:ram4
clk => col0[7]~reg0.CLK
clk => col0[6]~reg0.CLK
clk => col0[5]~reg0.CLK
clk => col0[4]~reg0.CLK
clk => col0[3]~reg0.CLK
clk => col0[2]~reg0.CLK
clk => col0[1]~reg0.CLK
clk => col0[0]~reg0.CLK
clk => col1[7]~reg0.CLK
clk => col1[6]~reg0.CLK
clk => col1[5]~reg0.CLK
clk => col1[4]~reg0.CLK
clk => col1[3]~reg0.CLK
clk => col1[2]~reg0.CLK
clk => col1[1]~reg0.CLK
clk => col1[0]~reg0.CLK
clk => col2[7]~reg0.CLK
clk => col2[6]~reg0.CLK
clk => col2[5]~reg0.CLK
clk => col2[4]~reg0.CLK
clk => col2[3]~reg0.CLK
clk => col2[2]~reg0.CLK
clk => col2[1]~reg0.CLK
clk => col2[0]~reg0.CLK
clk => col3[7]~reg0.CLK
clk => col3[6]~reg0.CLK
clk => col3[5]~reg0.CLK
clk => col3[4]~reg0.CLK
clk => col3[3]~reg0.CLK
clk => col3[2]~reg0.CLK
clk => col3[1]~reg0.CLK
clk => col3[0]~reg0.CLK
clk => col4[7]~reg0.CLK
clk => col4[6]~reg0.CLK
clk => col4[5]~reg0.CLK
clk => col4[4]~reg0.CLK
clk => col4[3]~reg0.CLK
clk => col4[2]~reg0.CLK
clk => col4[1]~reg0.CLK
clk => col4[0]~reg0.CLK
clk => col5[7]~reg0.CLK
clk => col5[6]~reg0.CLK
clk => col5[5]~reg0.CLK
clk => col5[4]~reg0.CLK
clk => col5[3]~reg0.CLK
clk => col5[2]~reg0.CLK
clk => col5[1]~reg0.CLK
clk => col5[0]~reg0.CLK
clk => col6[7]~reg0.CLK
clk => col6[6]~reg0.CLK
clk => col6[5]~reg0.CLK
clk => col6[4]~reg0.CLK
clk => col6[3]~reg0.CLK
clk => col6[2]~reg0.CLK
clk => col6[1]~reg0.CLK
clk => col6[0]~reg0.CLK
rst => col0[7]~reg0.ACLR
rst => col0[6]~reg0.ACLR
rst => col0[5]~reg0.ACLR
rst => col0[4]~reg0.ACLR
rst => col0[3]~reg0.ACLR
rst => col0[2]~reg0.ACLR
rst => col0[1]~reg0.ACLR
rst => col0[0]~reg0.ACLR
rst => col1[7]~reg0.ACLR
rst => col1[6]~reg0.ACLR
rst => col1[5]~reg0.ACLR
rst => col1[4]~reg0.ACLR
rst => col1[3]~reg0.ACLR
rst => col1[2]~reg0.ACLR
rst => col1[1]~reg0.ACLR
rst => col1[0]~reg0.ACLR
rst => col2[7]~reg0.ACLR
rst => col2[6]~reg0.ACLR
rst => col2[5]~reg0.ACLR
rst => col2[4]~reg0.ACLR
rst => col2[3]~reg0.ACLR
rst => col2[2]~reg0.ACLR
rst => col2[1]~reg0.ACLR
rst => col2[0]~reg0.ACLR
rst => col3[7]~reg0.ACLR
rst => col3[6]~reg0.ACLR
rst => col3[5]~reg0.ACLR
rst => col3[4]~reg0.ACLR
rst => col3[3]~reg0.ACLR
rst => col3[2]~reg0.ACLR
rst => col3[1]~reg0.ACLR
rst => col3[0]~reg0.ACLR
rst => col4[7]~reg0.ACLR
rst => col4[6]~reg0.ACLR
rst => col4[5]~reg0.ACLR
rst => col4[4]~reg0.ACLR
rst => col4[3]~reg0.ACLR
rst => col4[2]~reg0.ACLR
rst => col4[1]~reg0.ACLR
rst => col4[0]~reg0.ACLR
rst => col5[7]~reg0.ACLR
rst => col5[6]~reg0.ACLR
rst => col5[5]~reg0.ACLR
rst => col5[4]~reg0.ACLR
rst => col5[3]~reg0.ACLR
rst => col5[2]~reg0.ACLR
rst => col5[1]~reg0.ACLR
rst => col5[0]~reg0.ACLR
rst => col6[7]~reg0.ACLR
rst => col6[6]~reg0.ACLR
rst => col6[5]~reg0.ACLR
rst => col6[4]~reg0.ACLR
rst => col6[3]~reg0.ACLR
rst => col6[2]~reg0.ACLR
rst => col6[1]~reg0.ACLR
rst => col6[0]~reg0.ACLR
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
col0[0] <= col0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[1] <= col0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[2] <= col0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[3] <= col0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[4] <= col0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[5] <= col0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[6] <= col0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[7] <= col0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[0] <= col1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[1] <= col1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[2] <= col1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[3] <= col1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[4] <= col1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[5] <= col1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[6] <= col1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[7] <= col1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[0] <= col2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[1] <= col2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[2] <= col2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[3] <= col2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[4] <= col2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[5] <= col2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[6] <= col2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[7] <= col2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[0] <= col3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[1] <= col3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[2] <= col3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[3] <= col3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[4] <= col3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[5] <= col3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[6] <= col3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[7] <= col3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[0] <= col4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[1] <= col4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[2] <= col4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[3] <= col4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[4] <= col4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[5] <= col4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[6] <= col4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[7] <= col4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[0] <= col5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[1] <= col5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[2] <= col5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[3] <= col5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[4] <= col5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[5] <= col5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[6] <= col5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[7] <= col5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[0] <= col6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[1] <= col6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[2] <= col6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[3] <= col6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[4] <= col6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[5] <= col6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[6] <= col6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[7] <= col6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|vga_display:vga_d|vga:screen|RAM_set:ram5
clk => col0[7]~reg0.CLK
clk => col0[6]~reg0.CLK
clk => col0[5]~reg0.CLK
clk => col0[4]~reg0.CLK
clk => col0[3]~reg0.CLK
clk => col0[2]~reg0.CLK
clk => col0[1]~reg0.CLK
clk => col0[0]~reg0.CLK
clk => col1[7]~reg0.CLK
clk => col1[6]~reg0.CLK
clk => col1[5]~reg0.CLK
clk => col1[4]~reg0.CLK
clk => col1[3]~reg0.CLK
clk => col1[2]~reg0.CLK
clk => col1[1]~reg0.CLK
clk => col1[0]~reg0.CLK
clk => col2[7]~reg0.CLK
clk => col2[6]~reg0.CLK
clk => col2[5]~reg0.CLK
clk => col2[4]~reg0.CLK
clk => col2[3]~reg0.CLK
clk => col2[2]~reg0.CLK
clk => col2[1]~reg0.CLK
clk => col2[0]~reg0.CLK
clk => col3[7]~reg0.CLK
clk => col3[6]~reg0.CLK
clk => col3[5]~reg0.CLK
clk => col3[4]~reg0.CLK
clk => col3[3]~reg0.CLK
clk => col3[2]~reg0.CLK
clk => col3[1]~reg0.CLK
clk => col3[0]~reg0.CLK
clk => col4[7]~reg0.CLK
clk => col4[6]~reg0.CLK
clk => col4[5]~reg0.CLK
clk => col4[4]~reg0.CLK
clk => col4[3]~reg0.CLK
clk => col4[2]~reg0.CLK
clk => col4[1]~reg0.CLK
clk => col4[0]~reg0.CLK
clk => col5[7]~reg0.CLK
clk => col5[6]~reg0.CLK
clk => col5[5]~reg0.CLK
clk => col5[4]~reg0.CLK
clk => col5[3]~reg0.CLK
clk => col5[2]~reg0.CLK
clk => col5[1]~reg0.CLK
clk => col5[0]~reg0.CLK
clk => col6[7]~reg0.CLK
clk => col6[6]~reg0.CLK
clk => col6[5]~reg0.CLK
clk => col6[4]~reg0.CLK
clk => col6[3]~reg0.CLK
clk => col6[2]~reg0.CLK
clk => col6[1]~reg0.CLK
clk => col6[0]~reg0.CLK
rst => col0[7]~reg0.ACLR
rst => col0[6]~reg0.ACLR
rst => col0[5]~reg0.ACLR
rst => col0[4]~reg0.ACLR
rst => col0[3]~reg0.ACLR
rst => col0[2]~reg0.ACLR
rst => col0[1]~reg0.ACLR
rst => col0[0]~reg0.ACLR
rst => col1[7]~reg0.ACLR
rst => col1[6]~reg0.ACLR
rst => col1[5]~reg0.ACLR
rst => col1[4]~reg0.ACLR
rst => col1[3]~reg0.ACLR
rst => col1[2]~reg0.ACLR
rst => col1[1]~reg0.ACLR
rst => col1[0]~reg0.ACLR
rst => col2[7]~reg0.ACLR
rst => col2[6]~reg0.ACLR
rst => col2[5]~reg0.ACLR
rst => col2[4]~reg0.ACLR
rst => col2[3]~reg0.ACLR
rst => col2[2]~reg0.ACLR
rst => col2[1]~reg0.ACLR
rst => col2[0]~reg0.ACLR
rst => col3[7]~reg0.ACLR
rst => col3[6]~reg0.ACLR
rst => col3[5]~reg0.ACLR
rst => col3[4]~reg0.ACLR
rst => col3[3]~reg0.ACLR
rst => col3[2]~reg0.ACLR
rst => col3[1]~reg0.ACLR
rst => col3[0]~reg0.ACLR
rst => col4[7]~reg0.ACLR
rst => col4[6]~reg0.ACLR
rst => col4[5]~reg0.ACLR
rst => col4[4]~reg0.ACLR
rst => col4[3]~reg0.ACLR
rst => col4[2]~reg0.ACLR
rst => col4[1]~reg0.ACLR
rst => col4[0]~reg0.ACLR
rst => col5[7]~reg0.ACLR
rst => col5[6]~reg0.ACLR
rst => col5[5]~reg0.ACLR
rst => col5[4]~reg0.ACLR
rst => col5[3]~reg0.ACLR
rst => col5[2]~reg0.ACLR
rst => col5[1]~reg0.ACLR
rst => col5[0]~reg0.ACLR
rst => col6[7]~reg0.ACLR
rst => col6[6]~reg0.ACLR
rst => col6[5]~reg0.ACLR
rst => col6[4]~reg0.ACLR
rst => col6[3]~reg0.ACLR
rst => col6[2]~reg0.ACLR
rst => col6[1]~reg0.ACLR
rst => col6[0]~reg0.ACLR
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
col0[0] <= col0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[1] <= col0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[2] <= col0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[3] <= col0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[4] <= col0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[5] <= col0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[6] <= col0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[7] <= col0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[0] <= col1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[1] <= col1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[2] <= col1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[3] <= col1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[4] <= col1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[5] <= col1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[6] <= col1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[7] <= col1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[0] <= col2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[1] <= col2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[2] <= col2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[3] <= col2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[4] <= col2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[5] <= col2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[6] <= col2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[7] <= col2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[0] <= col3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[1] <= col3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[2] <= col3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[3] <= col3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[4] <= col3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[5] <= col3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[6] <= col3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[7] <= col3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[0] <= col4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[1] <= col4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[2] <= col4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[3] <= col4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[4] <= col4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[5] <= col4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[6] <= col4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[7] <= col4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[0] <= col5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[1] <= col5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[2] <= col5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[3] <= col5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[4] <= col5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[5] <= col5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[6] <= col5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[7] <= col5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[0] <= col6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[1] <= col6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[2] <= col6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[3] <= col6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[4] <= col6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[5] <= col6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[6] <= col6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[7] <= col6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|vga_display:vga_d|vga:screen|RAM_set:ram6
clk => col0[7]~reg0.CLK
clk => col0[6]~reg0.CLK
clk => col0[5]~reg0.CLK
clk => col0[4]~reg0.CLK
clk => col0[3]~reg0.CLK
clk => col0[2]~reg0.CLK
clk => col0[1]~reg0.CLK
clk => col0[0]~reg0.CLK
clk => col1[7]~reg0.CLK
clk => col1[6]~reg0.CLK
clk => col1[5]~reg0.CLK
clk => col1[4]~reg0.CLK
clk => col1[3]~reg0.CLK
clk => col1[2]~reg0.CLK
clk => col1[1]~reg0.CLK
clk => col1[0]~reg0.CLK
clk => col2[7]~reg0.CLK
clk => col2[6]~reg0.CLK
clk => col2[5]~reg0.CLK
clk => col2[4]~reg0.CLK
clk => col2[3]~reg0.CLK
clk => col2[2]~reg0.CLK
clk => col2[1]~reg0.CLK
clk => col2[0]~reg0.CLK
clk => col3[7]~reg0.CLK
clk => col3[6]~reg0.CLK
clk => col3[5]~reg0.CLK
clk => col3[4]~reg0.CLK
clk => col3[3]~reg0.CLK
clk => col3[2]~reg0.CLK
clk => col3[1]~reg0.CLK
clk => col3[0]~reg0.CLK
clk => col4[7]~reg0.CLK
clk => col4[6]~reg0.CLK
clk => col4[5]~reg0.CLK
clk => col4[4]~reg0.CLK
clk => col4[3]~reg0.CLK
clk => col4[2]~reg0.CLK
clk => col4[1]~reg0.CLK
clk => col4[0]~reg0.CLK
clk => col5[7]~reg0.CLK
clk => col5[6]~reg0.CLK
clk => col5[5]~reg0.CLK
clk => col5[4]~reg0.CLK
clk => col5[3]~reg0.CLK
clk => col5[2]~reg0.CLK
clk => col5[1]~reg0.CLK
clk => col5[0]~reg0.CLK
clk => col6[7]~reg0.CLK
clk => col6[6]~reg0.CLK
clk => col6[5]~reg0.CLK
clk => col6[4]~reg0.CLK
clk => col6[3]~reg0.CLK
clk => col6[2]~reg0.CLK
clk => col6[1]~reg0.CLK
clk => col6[0]~reg0.CLK
rst => col0[7]~reg0.ACLR
rst => col0[6]~reg0.ACLR
rst => col0[5]~reg0.ACLR
rst => col0[4]~reg0.ACLR
rst => col0[3]~reg0.ACLR
rst => col0[2]~reg0.ACLR
rst => col0[1]~reg0.ACLR
rst => col0[0]~reg0.ACLR
rst => col1[7]~reg0.ACLR
rst => col1[6]~reg0.ACLR
rst => col1[5]~reg0.ACLR
rst => col1[4]~reg0.ACLR
rst => col1[3]~reg0.ACLR
rst => col1[2]~reg0.ACLR
rst => col1[1]~reg0.ACLR
rst => col1[0]~reg0.ACLR
rst => col2[7]~reg0.ACLR
rst => col2[6]~reg0.ACLR
rst => col2[5]~reg0.ACLR
rst => col2[4]~reg0.ACLR
rst => col2[3]~reg0.ACLR
rst => col2[2]~reg0.ACLR
rst => col2[1]~reg0.ACLR
rst => col2[0]~reg0.ACLR
rst => col3[7]~reg0.ACLR
rst => col3[6]~reg0.ACLR
rst => col3[5]~reg0.ACLR
rst => col3[4]~reg0.ACLR
rst => col3[3]~reg0.ACLR
rst => col3[2]~reg0.ACLR
rst => col3[1]~reg0.ACLR
rst => col3[0]~reg0.ACLR
rst => col4[7]~reg0.ACLR
rst => col4[6]~reg0.ACLR
rst => col4[5]~reg0.ACLR
rst => col4[4]~reg0.ACLR
rst => col4[3]~reg0.ACLR
rst => col4[2]~reg0.ACLR
rst => col4[1]~reg0.ACLR
rst => col4[0]~reg0.ACLR
rst => col5[7]~reg0.ACLR
rst => col5[6]~reg0.ACLR
rst => col5[5]~reg0.ACLR
rst => col5[4]~reg0.ACLR
rst => col5[3]~reg0.ACLR
rst => col5[2]~reg0.ACLR
rst => col5[1]~reg0.ACLR
rst => col5[0]~reg0.ACLR
rst => col6[7]~reg0.ACLR
rst => col6[6]~reg0.ACLR
rst => col6[5]~reg0.ACLR
rst => col6[4]~reg0.ACLR
rst => col6[3]~reg0.ACLR
rst => col6[2]~reg0.ACLR
rst => col6[1]~reg0.ACLR
rst => col6[0]~reg0.ACLR
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
col0[0] <= col0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[1] <= col0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[2] <= col0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[3] <= col0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[4] <= col0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[5] <= col0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[6] <= col0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[7] <= col0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[0] <= col1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[1] <= col1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[2] <= col1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[3] <= col1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[4] <= col1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[5] <= col1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[6] <= col1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[7] <= col1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[0] <= col2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[1] <= col2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[2] <= col2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[3] <= col2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[4] <= col2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[5] <= col2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[6] <= col2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[7] <= col2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[0] <= col3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[1] <= col3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[2] <= col3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[3] <= col3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[4] <= col3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[5] <= col3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[6] <= col3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[7] <= col3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[0] <= col4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[1] <= col4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[2] <= col4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[3] <= col4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[4] <= col4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[5] <= col4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[6] <= col4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[7] <= col4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[0] <= col5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[1] <= col5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[2] <= col5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[3] <= col5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[4] <= col5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[5] <= col5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[6] <= col5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[7] <= col5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[0] <= col6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[1] <= col6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[2] <= col6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[3] <= col6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[4] <= col6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[5] <= col6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[6] <= col6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[7] <= col6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|vga_display:vga_d|vga:screen|RAM_set:ram7
clk => col0[7]~reg0.CLK
clk => col0[6]~reg0.CLK
clk => col0[5]~reg0.CLK
clk => col0[4]~reg0.CLK
clk => col0[3]~reg0.CLK
clk => col0[2]~reg0.CLK
clk => col0[1]~reg0.CLK
clk => col0[0]~reg0.CLK
clk => col1[7]~reg0.CLK
clk => col1[6]~reg0.CLK
clk => col1[5]~reg0.CLK
clk => col1[4]~reg0.CLK
clk => col1[3]~reg0.CLK
clk => col1[2]~reg0.CLK
clk => col1[1]~reg0.CLK
clk => col1[0]~reg0.CLK
clk => col2[7]~reg0.CLK
clk => col2[6]~reg0.CLK
clk => col2[5]~reg0.CLK
clk => col2[4]~reg0.CLK
clk => col2[3]~reg0.CLK
clk => col2[2]~reg0.CLK
clk => col2[1]~reg0.CLK
clk => col2[0]~reg0.CLK
clk => col3[7]~reg0.CLK
clk => col3[6]~reg0.CLK
clk => col3[5]~reg0.CLK
clk => col3[4]~reg0.CLK
clk => col3[3]~reg0.CLK
clk => col3[2]~reg0.CLK
clk => col3[1]~reg0.CLK
clk => col3[0]~reg0.CLK
clk => col4[7]~reg0.CLK
clk => col4[6]~reg0.CLK
clk => col4[5]~reg0.CLK
clk => col4[4]~reg0.CLK
clk => col4[3]~reg0.CLK
clk => col4[2]~reg0.CLK
clk => col4[1]~reg0.CLK
clk => col4[0]~reg0.CLK
clk => col5[7]~reg0.CLK
clk => col5[6]~reg0.CLK
clk => col5[5]~reg0.CLK
clk => col5[4]~reg0.CLK
clk => col5[3]~reg0.CLK
clk => col5[2]~reg0.CLK
clk => col5[1]~reg0.CLK
clk => col5[0]~reg0.CLK
clk => col6[7]~reg0.CLK
clk => col6[6]~reg0.CLK
clk => col6[5]~reg0.CLK
clk => col6[4]~reg0.CLK
clk => col6[3]~reg0.CLK
clk => col6[2]~reg0.CLK
clk => col6[1]~reg0.CLK
clk => col6[0]~reg0.CLK
rst => col0[7]~reg0.ACLR
rst => col0[6]~reg0.ACLR
rst => col0[5]~reg0.ACLR
rst => col0[4]~reg0.ACLR
rst => col0[3]~reg0.ACLR
rst => col0[2]~reg0.ACLR
rst => col0[1]~reg0.ACLR
rst => col0[0]~reg0.ACLR
rst => col1[7]~reg0.ACLR
rst => col1[6]~reg0.ACLR
rst => col1[5]~reg0.ACLR
rst => col1[4]~reg0.ACLR
rst => col1[3]~reg0.ACLR
rst => col1[2]~reg0.ACLR
rst => col1[1]~reg0.ACLR
rst => col1[0]~reg0.ACLR
rst => col2[7]~reg0.ACLR
rst => col2[6]~reg0.ACLR
rst => col2[5]~reg0.ACLR
rst => col2[4]~reg0.ACLR
rst => col2[3]~reg0.ACLR
rst => col2[2]~reg0.ACLR
rst => col2[1]~reg0.ACLR
rst => col2[0]~reg0.ACLR
rst => col3[7]~reg0.ACLR
rst => col3[6]~reg0.ACLR
rst => col3[5]~reg0.ACLR
rst => col3[4]~reg0.ACLR
rst => col3[3]~reg0.ACLR
rst => col3[2]~reg0.ACLR
rst => col3[1]~reg0.ACLR
rst => col3[0]~reg0.ACLR
rst => col4[7]~reg0.ACLR
rst => col4[6]~reg0.ACLR
rst => col4[5]~reg0.ACLR
rst => col4[4]~reg0.ACLR
rst => col4[3]~reg0.ACLR
rst => col4[2]~reg0.ACLR
rst => col4[1]~reg0.ACLR
rst => col4[0]~reg0.ACLR
rst => col5[7]~reg0.ACLR
rst => col5[6]~reg0.ACLR
rst => col5[5]~reg0.ACLR
rst => col5[4]~reg0.ACLR
rst => col5[3]~reg0.ACLR
rst => col5[2]~reg0.ACLR
rst => col5[1]~reg0.ACLR
rst => col5[0]~reg0.ACLR
rst => col6[7]~reg0.ACLR
rst => col6[6]~reg0.ACLR
rst => col6[5]~reg0.ACLR
rst => col6[4]~reg0.ACLR
rst => col6[3]~reg0.ACLR
rst => col6[2]~reg0.ACLR
rst => col6[1]~reg0.ACLR
rst => col6[0]~reg0.ACLR
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
col0[0] <= col0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[1] <= col0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[2] <= col0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[3] <= col0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[4] <= col0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[5] <= col0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[6] <= col0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[7] <= col0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[0] <= col1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[1] <= col1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[2] <= col1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[3] <= col1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[4] <= col1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[5] <= col1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[6] <= col1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[7] <= col1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[0] <= col2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[1] <= col2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[2] <= col2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[3] <= col2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[4] <= col2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[5] <= col2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[6] <= col2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[7] <= col2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[0] <= col3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[1] <= col3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[2] <= col3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[3] <= col3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[4] <= col3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[5] <= col3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[6] <= col3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[7] <= col3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[0] <= col4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[1] <= col4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[2] <= col4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[3] <= col4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[4] <= col4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[5] <= col4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[6] <= col4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[7] <= col4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[0] <= col5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[1] <= col5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[2] <= col5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[3] <= col5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[4] <= col5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[5] <= col5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[6] <= col5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[7] <= col5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[0] <= col6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[1] <= col6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[2] <= col6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[3] <= col6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[4] <= col6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[5] <= col6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[6] <= col6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[7] <= col6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|vga_display:vga_d|vga:screen|RAM_set:ram8
clk => col0[7]~reg0.CLK
clk => col0[6]~reg0.CLK
clk => col0[5]~reg0.CLK
clk => col0[4]~reg0.CLK
clk => col0[3]~reg0.CLK
clk => col0[2]~reg0.CLK
clk => col0[1]~reg0.CLK
clk => col0[0]~reg0.CLK
clk => col1[7]~reg0.CLK
clk => col1[6]~reg0.CLK
clk => col1[5]~reg0.CLK
clk => col1[4]~reg0.CLK
clk => col1[3]~reg0.CLK
clk => col1[2]~reg0.CLK
clk => col1[1]~reg0.CLK
clk => col1[0]~reg0.CLK
clk => col2[7]~reg0.CLK
clk => col2[6]~reg0.CLK
clk => col2[5]~reg0.CLK
clk => col2[4]~reg0.CLK
clk => col2[3]~reg0.CLK
clk => col2[2]~reg0.CLK
clk => col2[1]~reg0.CLK
clk => col2[0]~reg0.CLK
clk => col3[7]~reg0.CLK
clk => col3[6]~reg0.CLK
clk => col3[5]~reg0.CLK
clk => col3[4]~reg0.CLK
clk => col3[3]~reg0.CLK
clk => col3[2]~reg0.CLK
clk => col3[1]~reg0.CLK
clk => col3[0]~reg0.CLK
clk => col4[7]~reg0.CLK
clk => col4[6]~reg0.CLK
clk => col4[5]~reg0.CLK
clk => col4[4]~reg0.CLK
clk => col4[3]~reg0.CLK
clk => col4[2]~reg0.CLK
clk => col4[1]~reg0.CLK
clk => col4[0]~reg0.CLK
clk => col5[7]~reg0.CLK
clk => col5[6]~reg0.CLK
clk => col5[5]~reg0.CLK
clk => col5[4]~reg0.CLK
clk => col5[3]~reg0.CLK
clk => col5[2]~reg0.CLK
clk => col5[1]~reg0.CLK
clk => col5[0]~reg0.CLK
clk => col6[7]~reg0.CLK
clk => col6[6]~reg0.CLK
clk => col6[5]~reg0.CLK
clk => col6[4]~reg0.CLK
clk => col6[3]~reg0.CLK
clk => col6[2]~reg0.CLK
clk => col6[1]~reg0.CLK
clk => col6[0]~reg0.CLK
rst => col0[7]~reg0.ACLR
rst => col0[6]~reg0.ACLR
rst => col0[5]~reg0.ACLR
rst => col0[4]~reg0.ACLR
rst => col0[3]~reg0.ACLR
rst => col0[2]~reg0.ACLR
rst => col0[1]~reg0.ACLR
rst => col0[0]~reg0.ACLR
rst => col1[7]~reg0.ACLR
rst => col1[6]~reg0.ACLR
rst => col1[5]~reg0.ACLR
rst => col1[4]~reg0.ACLR
rst => col1[3]~reg0.ACLR
rst => col1[2]~reg0.ACLR
rst => col1[1]~reg0.ACLR
rst => col1[0]~reg0.ACLR
rst => col2[7]~reg0.ACLR
rst => col2[6]~reg0.ACLR
rst => col2[5]~reg0.ACLR
rst => col2[4]~reg0.ACLR
rst => col2[3]~reg0.ACLR
rst => col2[2]~reg0.ACLR
rst => col2[1]~reg0.ACLR
rst => col2[0]~reg0.ACLR
rst => col3[7]~reg0.ACLR
rst => col3[6]~reg0.ACLR
rst => col3[5]~reg0.ACLR
rst => col3[4]~reg0.ACLR
rst => col3[3]~reg0.ACLR
rst => col3[2]~reg0.ACLR
rst => col3[1]~reg0.ACLR
rst => col3[0]~reg0.ACLR
rst => col4[7]~reg0.ACLR
rst => col4[6]~reg0.ACLR
rst => col4[5]~reg0.ACLR
rst => col4[4]~reg0.ACLR
rst => col4[3]~reg0.ACLR
rst => col4[2]~reg0.ACLR
rst => col4[1]~reg0.ACLR
rst => col4[0]~reg0.ACLR
rst => col5[7]~reg0.ACLR
rst => col5[6]~reg0.ACLR
rst => col5[5]~reg0.ACLR
rst => col5[4]~reg0.ACLR
rst => col5[3]~reg0.ACLR
rst => col5[2]~reg0.ACLR
rst => col5[1]~reg0.ACLR
rst => col5[0]~reg0.ACLR
rst => col6[7]~reg0.ACLR
rst => col6[6]~reg0.ACLR
rst => col6[5]~reg0.ACLR
rst => col6[4]~reg0.ACLR
rst => col6[3]~reg0.ACLR
rst => col6[2]~reg0.ACLR
rst => col6[1]~reg0.ACLR
rst => col6[0]~reg0.ACLR
data[0] => Decoder0.IN5
data[1] => Decoder0.IN4
data[2] => Decoder0.IN3
data[3] => Decoder0.IN2
data[4] => Decoder0.IN1
data[5] => Decoder0.IN0
col0[0] <= col0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[1] <= col0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[2] <= col0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[3] <= col0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[4] <= col0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[5] <= col0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[6] <= col0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col0[7] <= col0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[0] <= col1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[1] <= col1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[2] <= col1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[3] <= col1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[4] <= col1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[5] <= col1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[6] <= col1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col1[7] <= col1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[0] <= col2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[1] <= col2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[2] <= col2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[3] <= col2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[4] <= col2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[5] <= col2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[6] <= col2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col2[7] <= col2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[0] <= col3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[1] <= col3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[2] <= col3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[3] <= col3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[4] <= col3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[5] <= col3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[6] <= col3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col3[7] <= col3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[0] <= col4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[1] <= col4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[2] <= col4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[3] <= col4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[4] <= col4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[5] <= col4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[6] <= col4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col4[7] <= col4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[0] <= col5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[1] <= col5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[2] <= col5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[3] <= col5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[4] <= col5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[5] <= col5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[6] <= col5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col5[7] <= col5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[0] <= col6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[1] <= col6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[2] <= col6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[3] <= col6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[4] <= col6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[5] <= col6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[6] <= col6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col6[7] <= col6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipepc:prog_cnt
npc[0] => npc[0]~31.IN1
npc[1] => npc[1]~30.IN1
npc[2] => npc[2]~29.IN1
npc[3] => npc[3]~28.IN1
npc[4] => npc[4]~27.IN1
npc[5] => npc[5]~26.IN1
npc[6] => npc[6]~25.IN1
npc[7] => npc[7]~24.IN1
npc[8] => npc[8]~23.IN1
npc[9] => npc[9]~22.IN1
npc[10] => npc[10]~21.IN1
npc[11] => npc[11]~20.IN1
npc[12] => npc[12]~19.IN1
npc[13] => npc[13]~18.IN1
npc[14] => npc[14]~17.IN1
npc[15] => npc[15]~16.IN1
npc[16] => npc[16]~15.IN1
npc[17] => npc[17]~14.IN1
npc[18] => npc[18]~13.IN1
npc[19] => npc[19]~12.IN1
npc[20] => npc[20]~11.IN1
npc[21] => npc[21]~10.IN1
npc[22] => npc[22]~9.IN1
npc[23] => npc[23]~8.IN1
npc[24] => npc[24]~7.IN1
npc[25] => npc[25]~6.IN1
npc[26] => npc[26]~5.IN1
npc[27] => npc[27]~4.IN1
npc[28] => npc[28]~3.IN1
npc[29] => npc[29]~2.IN1
npc[30] => npc[30]~1.IN1
npc[31] => npc[31]~0.IN1
wpc => wpc~0.IN1
clk => clk~0.IN1
clrn => clrn~0.IN1
pc[0] <= dffe32:program_counter.port4
pc[1] <= dffe32:program_counter.port4
pc[2] <= dffe32:program_counter.port4
pc[3] <= dffe32:program_counter.port4
pc[4] <= dffe32:program_counter.port4
pc[5] <= dffe32:program_counter.port4
pc[6] <= dffe32:program_counter.port4
pc[7] <= dffe32:program_counter.port4
pc[8] <= dffe32:program_counter.port4
pc[9] <= dffe32:program_counter.port4
pc[10] <= dffe32:program_counter.port4
pc[11] <= dffe32:program_counter.port4
pc[12] <= dffe32:program_counter.port4
pc[13] <= dffe32:program_counter.port4
pc[14] <= dffe32:program_counter.port4
pc[15] <= dffe32:program_counter.port4
pc[16] <= dffe32:program_counter.port4
pc[17] <= dffe32:program_counter.port4
pc[18] <= dffe32:program_counter.port4
pc[19] <= dffe32:program_counter.port4
pc[20] <= dffe32:program_counter.port4
pc[21] <= dffe32:program_counter.port4
pc[22] <= dffe32:program_counter.port4
pc[23] <= dffe32:program_counter.port4
pc[24] <= dffe32:program_counter.port4
pc[25] <= dffe32:program_counter.port4
pc[26] <= dffe32:program_counter.port4
pc[27] <= dffe32:program_counter.port4
pc[28] <= dffe32:program_counter.port4
pc[29] <= dffe32:program_counter.port4
pc[30] <= dffe32:program_counter.port4
pc[31] <= dffe32:program_counter.port4


|pipelined_computer|pipepc:prog_cnt|dffe32:program_counter
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[31]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clrn => q[31]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[0]~reg0.ACLR
e => q[0]~reg0.ENA
e => q[31]~reg0.ENA
e => q[30]~reg0.ENA
e => q[29]~reg0.ENA
e => q[28]~reg0.ENA
e => q[27]~reg0.ENA
e => q[26]~reg0.ENA
e => q[25]~reg0.ENA
e => q[24]~reg0.ENA
e => q[23]~reg0.ENA
e => q[22]~reg0.ENA
e => q[21]~reg0.ENA
e => q[20]~reg0.ENA
e => q[19]~reg0.ENA
e => q[18]~reg0.ENA
e => q[17]~reg0.ENA
e => q[16]~reg0.ENA
e => q[15]~reg0.ENA
e => q[14]~reg0.ENA
e => q[13]~reg0.ENA
e => q[12]~reg0.ENA
e => q[11]~reg0.ENA
e => q[10]~reg0.ENA
e => q[9]~reg0.ENA
e => q[8]~reg0.ENA
e => q[7]~reg0.ENA
e => q[6]~reg0.ENA
e => q[5]~reg0.ENA
e => q[4]~reg0.ENA
e => q[3]~reg0.ENA
e => q[2]~reg0.ENA
e => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeif:if_stage
pcsource[0] => pcsource[0]~1.IN1
pcsource[1] => pcsource[1]~0.IN1
pc[0] => pc[0]~31.IN2
pc[1] => pc[1]~30.IN2
pc[2] => pc[2]~29.IN2
pc[3] => pc[3]~28.IN2
pc[4] => pc[4]~27.IN2
pc[5] => pc[5]~26.IN2
pc[6] => pc[6]~25.IN2
pc[7] => pc[7]~24.IN2
pc[8] => pc[8]~23.IN2
pc[9] => pc[9]~22.IN2
pc[10] => pc[10]~21.IN2
pc[11] => pc[11]~20.IN2
pc[12] => pc[12]~19.IN2
pc[13] => pc[13]~18.IN2
pc[14] => pc[14]~17.IN2
pc[15] => pc[15]~16.IN2
pc[16] => pc[16]~15.IN2
pc[17] => pc[17]~14.IN2
pc[18] => pc[18]~13.IN2
pc[19] => pc[19]~12.IN2
pc[20] => pc[20]~11.IN2
pc[21] => pc[21]~10.IN2
pc[22] => pc[22]~9.IN2
pc[23] => pc[23]~8.IN2
pc[24] => pc[24]~7.IN2
pc[25] => pc[25]~6.IN2
pc[26] => pc[26]~5.IN2
pc[27] => pc[27]~4.IN2
pc[28] => pc[28]~3.IN2
pc[29] => pc[29]~2.IN2
pc[30] => pc[30]~1.IN2
pc[31] => pc[31]~0.IN2
bpc[0] => bpc[0]~31.IN1
bpc[1] => bpc[1]~30.IN1
bpc[2] => bpc[2]~29.IN1
bpc[3] => bpc[3]~28.IN1
bpc[4] => bpc[4]~27.IN1
bpc[5] => bpc[5]~26.IN1
bpc[6] => bpc[6]~25.IN1
bpc[7] => bpc[7]~24.IN1
bpc[8] => bpc[8]~23.IN1
bpc[9] => bpc[9]~22.IN1
bpc[10] => bpc[10]~21.IN1
bpc[11] => bpc[11]~20.IN1
bpc[12] => bpc[12]~19.IN1
bpc[13] => bpc[13]~18.IN1
bpc[14] => bpc[14]~17.IN1
bpc[15] => bpc[15]~16.IN1
bpc[16] => bpc[16]~15.IN1
bpc[17] => bpc[17]~14.IN1
bpc[18] => bpc[18]~13.IN1
bpc[19] => bpc[19]~12.IN1
bpc[20] => bpc[20]~11.IN1
bpc[21] => bpc[21]~10.IN1
bpc[22] => bpc[22]~9.IN1
bpc[23] => bpc[23]~8.IN1
bpc[24] => bpc[24]~7.IN1
bpc[25] => bpc[25]~6.IN1
bpc[26] => bpc[26]~5.IN1
bpc[27] => bpc[27]~4.IN1
bpc[28] => bpc[28]~3.IN1
bpc[29] => bpc[29]~2.IN1
bpc[30] => bpc[30]~1.IN1
bpc[31] => bpc[31]~0.IN1
rpc[0] => rpc[0]~31.IN1
rpc[1] => rpc[1]~30.IN1
rpc[2] => rpc[2]~29.IN1
rpc[3] => rpc[3]~28.IN1
rpc[4] => rpc[4]~27.IN1
rpc[5] => rpc[5]~26.IN1
rpc[6] => rpc[6]~25.IN1
rpc[7] => rpc[7]~24.IN1
rpc[8] => rpc[8]~23.IN1
rpc[9] => rpc[9]~22.IN1
rpc[10] => rpc[10]~21.IN1
rpc[11] => rpc[11]~20.IN1
rpc[12] => rpc[12]~19.IN1
rpc[13] => rpc[13]~18.IN1
rpc[14] => rpc[14]~17.IN1
rpc[15] => rpc[15]~16.IN1
rpc[16] => rpc[16]~15.IN1
rpc[17] => rpc[17]~14.IN1
rpc[18] => rpc[18]~13.IN1
rpc[19] => rpc[19]~12.IN1
rpc[20] => rpc[20]~11.IN1
rpc[21] => rpc[21]~10.IN1
rpc[22] => rpc[22]~9.IN1
rpc[23] => rpc[23]~8.IN1
rpc[24] => rpc[24]~7.IN1
rpc[25] => rpc[25]~6.IN1
rpc[26] => rpc[26]~5.IN1
rpc[27] => rpc[27]~4.IN1
rpc[28] => rpc[28]~3.IN1
rpc[29] => rpc[29]~2.IN1
rpc[30] => rpc[30]~1.IN1
rpc[31] => rpc[31]~0.IN1
jpc[0] => jpc[0]~31.IN1
jpc[1] => jpc[1]~30.IN1
jpc[2] => jpc[2]~29.IN1
jpc[3] => jpc[3]~28.IN1
jpc[4] => jpc[4]~27.IN1
jpc[5] => jpc[5]~26.IN1
jpc[6] => jpc[6]~25.IN1
jpc[7] => jpc[7]~24.IN1
jpc[8] => jpc[8]~23.IN1
jpc[9] => jpc[9]~22.IN1
jpc[10] => jpc[10]~21.IN1
jpc[11] => jpc[11]~20.IN1
jpc[12] => jpc[12]~19.IN1
jpc[13] => jpc[13]~18.IN1
jpc[14] => jpc[14]~17.IN1
jpc[15] => jpc[15]~16.IN1
jpc[16] => jpc[16]~15.IN1
jpc[17] => jpc[17]~14.IN1
jpc[18] => jpc[18]~13.IN1
jpc[19] => jpc[19]~12.IN1
jpc[20] => jpc[20]~11.IN1
jpc[21] => jpc[21]~10.IN1
jpc[22] => jpc[22]~9.IN1
jpc[23] => jpc[23]~8.IN1
jpc[24] => jpc[24]~7.IN1
jpc[25] => jpc[25]~6.IN1
jpc[26] => jpc[26]~5.IN1
jpc[27] => jpc[27]~4.IN1
jpc[28] => jpc[28]~3.IN1
jpc[29] => jpc[29]~2.IN1
jpc[30] => jpc[30]~1.IN1
jpc[31] => jpc[31]~0.IN1
npc[0] <= mux4x32:next_pc.port5
npc[1] <= mux4x32:next_pc.port5
npc[2] <= mux4x32:next_pc.port5
npc[3] <= mux4x32:next_pc.port5
npc[4] <= mux4x32:next_pc.port5
npc[5] <= mux4x32:next_pc.port5
npc[6] <= mux4x32:next_pc.port5
npc[7] <= mux4x32:next_pc.port5
npc[8] <= mux4x32:next_pc.port5
npc[9] <= mux4x32:next_pc.port5
npc[10] <= mux4x32:next_pc.port5
npc[11] <= mux4x32:next_pc.port5
npc[12] <= mux4x32:next_pc.port5
npc[13] <= mux4x32:next_pc.port5
npc[14] <= mux4x32:next_pc.port5
npc[15] <= mux4x32:next_pc.port5
npc[16] <= mux4x32:next_pc.port5
npc[17] <= mux4x32:next_pc.port5
npc[18] <= mux4x32:next_pc.port5
npc[19] <= mux4x32:next_pc.port5
npc[20] <= mux4x32:next_pc.port5
npc[21] <= mux4x32:next_pc.port5
npc[22] <= mux4x32:next_pc.port5
npc[23] <= mux4x32:next_pc.port5
npc[24] <= mux4x32:next_pc.port5
npc[25] <= mux4x32:next_pc.port5
npc[26] <= mux4x32:next_pc.port5
npc[27] <= mux4x32:next_pc.port5
npc[28] <= mux4x32:next_pc.port5
npc[29] <= mux4x32:next_pc.port5
npc[30] <= mux4x32:next_pc.port5
npc[31] <= mux4x32:next_pc.port5
pc4[0] <= pc4[0]~31.DB_MAX_OUTPUT_PORT_TYPE
pc4[1] <= pc4[1]~30.DB_MAX_OUTPUT_PORT_TYPE
pc4[2] <= pc4[2]~29.DB_MAX_OUTPUT_PORT_TYPE
pc4[3] <= pc4[3]~28.DB_MAX_OUTPUT_PORT_TYPE
pc4[4] <= pc4[4]~27.DB_MAX_OUTPUT_PORT_TYPE
pc4[5] <= pc4[5]~26.DB_MAX_OUTPUT_PORT_TYPE
pc4[6] <= pc4[6]~25.DB_MAX_OUTPUT_PORT_TYPE
pc4[7] <= pc4[7]~24.DB_MAX_OUTPUT_PORT_TYPE
pc4[8] <= pc4[8]~23.DB_MAX_OUTPUT_PORT_TYPE
pc4[9] <= pc4[9]~22.DB_MAX_OUTPUT_PORT_TYPE
pc4[10] <= pc4[10]~21.DB_MAX_OUTPUT_PORT_TYPE
pc4[11] <= pc4[11]~20.DB_MAX_OUTPUT_PORT_TYPE
pc4[12] <= pc4[12]~19.DB_MAX_OUTPUT_PORT_TYPE
pc4[13] <= pc4[13]~18.DB_MAX_OUTPUT_PORT_TYPE
pc4[14] <= pc4[14]~17.DB_MAX_OUTPUT_PORT_TYPE
pc4[15] <= pc4[15]~16.DB_MAX_OUTPUT_PORT_TYPE
pc4[16] <= pc4[16]~15.DB_MAX_OUTPUT_PORT_TYPE
pc4[17] <= pc4[17]~14.DB_MAX_OUTPUT_PORT_TYPE
pc4[18] <= pc4[18]~13.DB_MAX_OUTPUT_PORT_TYPE
pc4[19] <= pc4[19]~12.DB_MAX_OUTPUT_PORT_TYPE
pc4[20] <= pc4[20]~11.DB_MAX_OUTPUT_PORT_TYPE
pc4[21] <= pc4[21]~10.DB_MAX_OUTPUT_PORT_TYPE
pc4[22] <= pc4[22]~9.DB_MAX_OUTPUT_PORT_TYPE
pc4[23] <= pc4[23]~8.DB_MAX_OUTPUT_PORT_TYPE
pc4[24] <= pc4[24]~7.DB_MAX_OUTPUT_PORT_TYPE
pc4[25] <= pc4[25]~6.DB_MAX_OUTPUT_PORT_TYPE
pc4[26] <= pc4[26]~5.DB_MAX_OUTPUT_PORT_TYPE
pc4[27] <= pc4[27]~4.DB_MAX_OUTPUT_PORT_TYPE
pc4[28] <= pc4[28]~3.DB_MAX_OUTPUT_PORT_TYPE
pc4[29] <= pc4[29]~2.DB_MAX_OUTPUT_PORT_TYPE
pc4[30] <= pc4[30]~1.DB_MAX_OUTPUT_PORT_TYPE
pc4[31] <= pc4[31]~0.DB_MAX_OUTPUT_PORT_TYPE
ins[0] <= pipeimem:inst_imem.port1
ins[1] <= pipeimem:inst_imem.port1
ins[2] <= pipeimem:inst_imem.port1
ins[3] <= pipeimem:inst_imem.port1
ins[4] <= pipeimem:inst_imem.port1
ins[5] <= pipeimem:inst_imem.port1
ins[6] <= pipeimem:inst_imem.port1
ins[7] <= pipeimem:inst_imem.port1
ins[8] <= pipeimem:inst_imem.port1
ins[9] <= pipeimem:inst_imem.port1
ins[10] <= pipeimem:inst_imem.port1
ins[11] <= pipeimem:inst_imem.port1
ins[12] <= pipeimem:inst_imem.port1
ins[13] <= pipeimem:inst_imem.port1
ins[14] <= pipeimem:inst_imem.port1
ins[15] <= pipeimem:inst_imem.port1
ins[16] <= pipeimem:inst_imem.port1
ins[17] <= pipeimem:inst_imem.port1
ins[18] <= pipeimem:inst_imem.port1
ins[19] <= pipeimem:inst_imem.port1
ins[20] <= pipeimem:inst_imem.port1
ins[21] <= pipeimem:inst_imem.port1
ins[22] <= pipeimem:inst_imem.port1
ins[23] <= pipeimem:inst_imem.port1
ins[24] <= pipeimem:inst_imem.port1
ins[25] <= pipeimem:inst_imem.port1
ins[26] <= pipeimem:inst_imem.port1
ins[27] <= pipeimem:inst_imem.port1
ins[28] <= pipeimem:inst_imem.port1
ins[29] <= pipeimem:inst_imem.port1
ins[30] <= pipeimem:inst_imem.port1
ins[31] <= pipeimem:inst_imem.port1
rom_clk => rom_clk~0.IN1


|pipelined_computer|pipeif:if_stage|mux4x32:next_pc
a0[0] => Mux31.IN0
a0[1] => Mux30.IN0
a0[2] => Mux29.IN0
a0[3] => Mux28.IN0
a0[4] => Mux27.IN0
a0[5] => Mux26.IN0
a0[6] => Mux25.IN0
a0[7] => Mux24.IN0
a0[8] => Mux23.IN0
a0[9] => Mux22.IN0
a0[10] => Mux21.IN0
a0[11] => Mux20.IN0
a0[12] => Mux19.IN0
a0[13] => Mux18.IN0
a0[14] => Mux17.IN0
a0[15] => Mux16.IN0
a0[16] => Mux15.IN0
a0[17] => Mux14.IN0
a0[18] => Mux13.IN0
a0[19] => Mux12.IN0
a0[20] => Mux11.IN0
a0[21] => Mux10.IN0
a0[22] => Mux9.IN0
a0[23] => Mux8.IN0
a0[24] => Mux7.IN0
a0[25] => Mux6.IN0
a0[26] => Mux5.IN0
a0[27] => Mux4.IN0
a0[28] => Mux3.IN0
a0[29] => Mux2.IN0
a0[30] => Mux1.IN0
a0[31] => Mux0.IN0
a1[0] => Mux31.IN1
a1[1] => Mux30.IN1
a1[2] => Mux29.IN1
a1[3] => Mux28.IN1
a1[4] => Mux27.IN1
a1[5] => Mux26.IN1
a1[6] => Mux25.IN1
a1[7] => Mux24.IN1
a1[8] => Mux23.IN1
a1[9] => Mux22.IN1
a1[10] => Mux21.IN1
a1[11] => Mux20.IN1
a1[12] => Mux19.IN1
a1[13] => Mux18.IN1
a1[14] => Mux17.IN1
a1[15] => Mux16.IN1
a1[16] => Mux15.IN1
a1[17] => Mux14.IN1
a1[18] => Mux13.IN1
a1[19] => Mux12.IN1
a1[20] => Mux11.IN1
a1[21] => Mux10.IN1
a1[22] => Mux9.IN1
a1[23] => Mux8.IN1
a1[24] => Mux7.IN1
a1[25] => Mux6.IN1
a1[26] => Mux5.IN1
a1[27] => Mux4.IN1
a1[28] => Mux3.IN1
a1[29] => Mux2.IN1
a1[30] => Mux1.IN1
a1[31] => Mux0.IN1
a2[0] => Mux31.IN2
a2[1] => Mux30.IN2
a2[2] => Mux29.IN2
a2[3] => Mux28.IN2
a2[4] => Mux27.IN2
a2[5] => Mux26.IN2
a2[6] => Mux25.IN2
a2[7] => Mux24.IN2
a2[8] => Mux23.IN2
a2[9] => Mux22.IN2
a2[10] => Mux21.IN2
a2[11] => Mux20.IN2
a2[12] => Mux19.IN2
a2[13] => Mux18.IN2
a2[14] => Mux17.IN2
a2[15] => Mux16.IN2
a2[16] => Mux15.IN2
a2[17] => Mux14.IN2
a2[18] => Mux13.IN2
a2[19] => Mux12.IN2
a2[20] => Mux11.IN2
a2[21] => Mux10.IN2
a2[22] => Mux9.IN2
a2[23] => Mux8.IN2
a2[24] => Mux7.IN2
a2[25] => Mux6.IN2
a2[26] => Mux5.IN2
a2[27] => Mux4.IN2
a2[28] => Mux3.IN2
a2[29] => Mux2.IN2
a2[30] => Mux1.IN2
a2[31] => Mux0.IN2
a3[0] => Mux31.IN3
a3[1] => Mux30.IN3
a3[2] => Mux29.IN3
a3[3] => Mux28.IN3
a3[4] => Mux27.IN3
a3[5] => Mux26.IN3
a3[6] => Mux25.IN3
a3[7] => Mux24.IN3
a3[8] => Mux23.IN3
a3[9] => Mux22.IN3
a3[10] => Mux21.IN3
a3[11] => Mux20.IN3
a3[12] => Mux19.IN3
a3[13] => Mux18.IN3
a3[14] => Mux17.IN3
a3[15] => Mux16.IN3
a3[16] => Mux15.IN3
a3[17] => Mux14.IN3
a3[18] => Mux13.IN3
a3[19] => Mux12.IN3
a3[20] => Mux11.IN3
a3[21] => Mux10.IN3
a3[22] => Mux9.IN3
a3[23] => Mux8.IN3
a3[24] => Mux7.IN3
a3[25] => Mux6.IN3
a3[26] => Mux5.IN3
a3[27] => Mux4.IN3
a3[28] => Mux3.IN3
a3[29] => Mux2.IN3
a3[30] => Mux1.IN3
a3[31] => Mux0.IN3
s[0] => Mux31.IN5
s[0] => Mux30.IN5
s[0] => Mux29.IN5
s[0] => Mux28.IN5
s[0] => Mux27.IN5
s[0] => Mux26.IN5
s[0] => Mux25.IN5
s[0] => Mux24.IN5
s[0] => Mux23.IN5
s[0] => Mux22.IN5
s[0] => Mux21.IN5
s[0] => Mux20.IN5
s[0] => Mux19.IN5
s[0] => Mux18.IN5
s[0] => Mux17.IN5
s[0] => Mux16.IN5
s[0] => Mux15.IN5
s[0] => Mux14.IN5
s[0] => Mux13.IN5
s[0] => Mux12.IN5
s[0] => Mux11.IN5
s[0] => Mux10.IN5
s[0] => Mux9.IN5
s[0] => Mux8.IN5
s[0] => Mux7.IN5
s[0] => Mux6.IN5
s[0] => Mux5.IN5
s[0] => Mux4.IN5
s[0] => Mux3.IN5
s[0] => Mux2.IN5
s[0] => Mux1.IN5
s[0] => Mux0.IN5
s[1] => Mux31.IN4
s[1] => Mux30.IN4
s[1] => Mux29.IN4
s[1] => Mux28.IN4
s[1] => Mux27.IN4
s[1] => Mux26.IN4
s[1] => Mux25.IN4
s[1] => Mux24.IN4
s[1] => Mux23.IN4
s[1] => Mux22.IN4
s[1] => Mux21.IN4
s[1] => Mux20.IN4
s[1] => Mux19.IN4
s[1] => Mux18.IN4
s[1] => Mux17.IN4
s[1] => Mux16.IN4
s[1] => Mux15.IN4
s[1] => Mux14.IN4
s[1] => Mux13.IN4
s[1] => Mux12.IN4
s[1] => Mux11.IN4
s[1] => Mux10.IN4
s[1] => Mux9.IN4
s[1] => Mux8.IN4
s[1] => Mux7.IN4
s[1] => Mux6.IN4
s[1] => Mux5.IN4
s[1] => Mux4.IN4
s[1] => Mux3.IN4
s[1] => Mux2.IN4
s[1] => Mux1.IN4
s[1] => Mux0.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeif:if_stage|cla32:pc_plus4
pc[0] => Add0.IN32
pc[1] => Add0.IN31
pc[2] => Add0.IN30
pc[3] => Add0.IN29
pc[4] => Add0.IN28
pc[5] => Add0.IN27
pc[6] => Add0.IN26
pc[7] => Add0.IN25
pc[8] => Add0.IN24
pc[9] => Add0.IN23
pc[10] => Add0.IN22
pc[11] => Add0.IN21
pc[12] => Add0.IN20
pc[13] => Add0.IN19
pc[14] => Add0.IN18
pc[15] => Add0.IN17
pc[16] => Add0.IN16
pc[17] => Add0.IN15
pc[18] => Add0.IN14
pc[19] => Add0.IN13
pc[20] => Add0.IN12
pc[21] => Add0.IN11
pc[22] => Add0.IN10
pc[23] => Add0.IN9
pc[24] => Add0.IN8
pc[25] => Add0.IN7
pc[26] => Add0.IN6
pc[27] => Add0.IN5
pc[28] => Add0.IN4
pc[29] => Add0.IN3
pc[30] => Add0.IN2
pc[31] => Add0.IN1
x1[0] => Add0.IN64
x1[1] => Add0.IN63
x1[2] => Add0.IN62
x1[3] => Add0.IN61
x1[4] => Add0.IN60
x1[5] => Add0.IN59
x1[6] => Add0.IN58
x1[7] => Add0.IN57
x1[8] => Add0.IN56
x1[9] => Add0.IN55
x1[10] => Add0.IN54
x1[11] => Add0.IN53
x1[12] => Add0.IN52
x1[13] => Add0.IN51
x1[14] => Add0.IN50
x1[15] => Add0.IN49
x1[16] => Add0.IN48
x1[17] => Add0.IN47
x1[18] => Add0.IN46
x1[19] => Add0.IN45
x1[20] => Add0.IN44
x1[21] => Add0.IN43
x1[22] => Add0.IN42
x1[23] => Add0.IN41
x1[24] => Add0.IN40
x1[25] => Add0.IN39
x1[26] => Add0.IN38
x1[27] => Add0.IN37
x1[28] => Add0.IN36
x1[29] => Add0.IN35
x1[30] => Add0.IN34
x1[31] => Add0.IN33
e => p4~31.OUTPUTSELECT
e => p4~30.OUTPUTSELECT
e => p4~29.OUTPUTSELECT
e => p4~28.OUTPUTSELECT
e => p4~27.OUTPUTSELECT
e => p4~26.OUTPUTSELECT
e => p4~25.OUTPUTSELECT
e => p4~24.OUTPUTSELECT
e => p4~23.OUTPUTSELECT
e => p4~22.OUTPUTSELECT
e => p4~21.OUTPUTSELECT
e => p4~20.OUTPUTSELECT
e => p4~19.OUTPUTSELECT
e => p4~18.OUTPUTSELECT
e => p4~17.OUTPUTSELECT
e => p4~16.OUTPUTSELECT
e => p4~15.OUTPUTSELECT
e => p4~14.OUTPUTSELECT
e => p4~13.OUTPUTSELECT
e => p4~12.OUTPUTSELECT
e => p4~11.OUTPUTSELECT
e => p4~10.OUTPUTSELECT
e => p4~9.OUTPUTSELECT
e => p4~8.OUTPUTSELECT
e => p4~7.OUTPUTSELECT
e => p4~6.OUTPUTSELECT
e => p4~5.OUTPUTSELECT
e => p4~4.OUTPUTSELECT
e => p4~3.OUTPUTSELECT
e => p4~2.OUTPUTSELECT
e => p4~1.OUTPUTSELECT
e => p4~0.OUTPUTSELECT
p4[0] <= p4~31.DB_MAX_OUTPUT_PORT_TYPE
p4[1] <= p4~30.DB_MAX_OUTPUT_PORT_TYPE
p4[2] <= p4~29.DB_MAX_OUTPUT_PORT_TYPE
p4[3] <= p4~28.DB_MAX_OUTPUT_PORT_TYPE
p4[4] <= p4~27.DB_MAX_OUTPUT_PORT_TYPE
p4[5] <= p4~26.DB_MAX_OUTPUT_PORT_TYPE
p4[6] <= p4~25.DB_MAX_OUTPUT_PORT_TYPE
p4[7] <= p4~24.DB_MAX_OUTPUT_PORT_TYPE
p4[8] <= p4~23.DB_MAX_OUTPUT_PORT_TYPE
p4[9] <= p4~22.DB_MAX_OUTPUT_PORT_TYPE
p4[10] <= p4~21.DB_MAX_OUTPUT_PORT_TYPE
p4[11] <= p4~20.DB_MAX_OUTPUT_PORT_TYPE
p4[12] <= p4~19.DB_MAX_OUTPUT_PORT_TYPE
p4[13] <= p4~18.DB_MAX_OUTPUT_PORT_TYPE
p4[14] <= p4~17.DB_MAX_OUTPUT_PORT_TYPE
p4[15] <= p4~16.DB_MAX_OUTPUT_PORT_TYPE
p4[16] <= p4~15.DB_MAX_OUTPUT_PORT_TYPE
p4[17] <= p4~14.DB_MAX_OUTPUT_PORT_TYPE
p4[18] <= p4~13.DB_MAX_OUTPUT_PORT_TYPE
p4[19] <= p4~12.DB_MAX_OUTPUT_PORT_TYPE
p4[20] <= p4~11.DB_MAX_OUTPUT_PORT_TYPE
p4[21] <= p4~10.DB_MAX_OUTPUT_PORT_TYPE
p4[22] <= p4~9.DB_MAX_OUTPUT_PORT_TYPE
p4[23] <= p4~8.DB_MAX_OUTPUT_PORT_TYPE
p4[24] <= p4~7.DB_MAX_OUTPUT_PORT_TYPE
p4[25] <= p4~6.DB_MAX_OUTPUT_PORT_TYPE
p4[26] <= p4~5.DB_MAX_OUTPUT_PORT_TYPE
p4[27] <= p4~4.DB_MAX_OUTPUT_PORT_TYPE
p4[28] <= p4~3.DB_MAX_OUTPUT_PORT_TYPE
p4[29] <= p4~2.DB_MAX_OUTPUT_PORT_TYPE
p4[30] <= p4~1.DB_MAX_OUTPUT_PORT_TYPE
p4[31] <= p4~0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeif:if_stage|pipeimem:inst_imem
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => addr[2]~5.IN1
addr[3] => addr[3]~4.IN1
addr[4] => addr[4]~3.IN1
addr[5] => addr[5]~2.IN1
addr[6] => addr[6]~1.IN1
addr[7] => addr[7]~0.IN1
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
inst[0] <= lpm_rom_irom:irom.port2
inst[1] <= lpm_rom_irom:irom.port2
inst[2] <= lpm_rom_irom:irom.port2
inst[3] <= lpm_rom_irom:irom.port2
inst[4] <= lpm_rom_irom:irom.port2
inst[5] <= lpm_rom_irom:irom.port2
inst[6] <= lpm_rom_irom:irom.port2
inst[7] <= lpm_rom_irom:irom.port2
inst[8] <= lpm_rom_irom:irom.port2
inst[9] <= lpm_rom_irom:irom.port2
inst[10] <= lpm_rom_irom:irom.port2
inst[11] <= lpm_rom_irom:irom.port2
inst[12] <= lpm_rom_irom:irom.port2
inst[13] <= lpm_rom_irom:irom.port2
inst[14] <= lpm_rom_irom:irom.port2
inst[15] <= lpm_rom_irom:irom.port2
inst[16] <= lpm_rom_irom:irom.port2
inst[17] <= lpm_rom_irom:irom.port2
inst[18] <= lpm_rom_irom:irom.port2
inst[19] <= lpm_rom_irom:irom.port2
inst[20] <= lpm_rom_irom:irom.port2
inst[21] <= lpm_rom_irom:irom.port2
inst[22] <= lpm_rom_irom:irom.port2
inst[23] <= lpm_rom_irom:irom.port2
inst[24] <= lpm_rom_irom:irom.port2
inst[25] <= lpm_rom_irom:irom.port2
inst[26] <= lpm_rom_irom:irom.port2
inst[27] <= lpm_rom_irom:irom.port2
inst[28] <= lpm_rom_irom:irom.port2
inst[29] <= lpm_rom_irom:irom.port2
inst[30] <= lpm_rom_irom:irom.port2
inst[31] <= lpm_rom_irom:irom.port2
rom_clk => rom_clk~0.IN1


|pipelined_computer|pipeif:if_stage|pipeimem:inst_imem|lpm_rom_irom:irom
address[0] => address[0]~5.IN1
address[1] => address[1]~4.IN1
address[2] => address[2]~3.IN1
address[3] => address[3]~2.IN1
address[4] => address[4]~1.IN1
address[5] => address[5]~0.IN1
clock => clock~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|pipelined_computer|pipeif:if_stage|pipeimem:inst_imem|lpm_rom_irom:irom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pu81:auto_generated.address_a[0]
address_a[1] => altsyncram_pu81:auto_generated.address_a[1]
address_a[2] => altsyncram_pu81:auto_generated.address_a[2]
address_a[3] => altsyncram_pu81:auto_generated.address_a[3]
address_a[4] => altsyncram_pu81:auto_generated.address_a[4]
address_a[5] => altsyncram_pu81:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pu81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pu81:auto_generated.q_a[0]
q_a[1] <= altsyncram_pu81:auto_generated.q_a[1]
q_a[2] <= altsyncram_pu81:auto_generated.q_a[2]
q_a[3] <= altsyncram_pu81:auto_generated.q_a[3]
q_a[4] <= altsyncram_pu81:auto_generated.q_a[4]
q_a[5] <= altsyncram_pu81:auto_generated.q_a[5]
q_a[6] <= altsyncram_pu81:auto_generated.q_a[6]
q_a[7] <= altsyncram_pu81:auto_generated.q_a[7]
q_a[8] <= altsyncram_pu81:auto_generated.q_a[8]
q_a[9] <= altsyncram_pu81:auto_generated.q_a[9]
q_a[10] <= altsyncram_pu81:auto_generated.q_a[10]
q_a[11] <= altsyncram_pu81:auto_generated.q_a[11]
q_a[12] <= altsyncram_pu81:auto_generated.q_a[12]
q_a[13] <= altsyncram_pu81:auto_generated.q_a[13]
q_a[14] <= altsyncram_pu81:auto_generated.q_a[14]
q_a[15] <= altsyncram_pu81:auto_generated.q_a[15]
q_a[16] <= altsyncram_pu81:auto_generated.q_a[16]
q_a[17] <= altsyncram_pu81:auto_generated.q_a[17]
q_a[18] <= altsyncram_pu81:auto_generated.q_a[18]
q_a[19] <= altsyncram_pu81:auto_generated.q_a[19]
q_a[20] <= altsyncram_pu81:auto_generated.q_a[20]
q_a[21] <= altsyncram_pu81:auto_generated.q_a[21]
q_a[22] <= altsyncram_pu81:auto_generated.q_a[22]
q_a[23] <= altsyncram_pu81:auto_generated.q_a[23]
q_a[24] <= altsyncram_pu81:auto_generated.q_a[24]
q_a[25] <= altsyncram_pu81:auto_generated.q_a[25]
q_a[26] <= altsyncram_pu81:auto_generated.q_a[26]
q_a[27] <= altsyncram_pu81:auto_generated.q_a[27]
q_a[28] <= altsyncram_pu81:auto_generated.q_a[28]
q_a[29] <= altsyncram_pu81:auto_generated.q_a[29]
q_a[30] <= altsyncram_pu81:auto_generated.q_a[30]
q_a[31] <= altsyncram_pu81:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipelined_computer|pipeif:if_stage|pipeimem:inst_imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_pu81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|pipelined_computer|pipeir:inst_reg
pc4[0] => pc4[0]~31.IN1
pc4[1] => pc4[1]~30.IN1
pc4[2] => pc4[2]~29.IN1
pc4[3] => pc4[3]~28.IN1
pc4[4] => pc4[4]~27.IN1
pc4[5] => pc4[5]~26.IN1
pc4[6] => pc4[6]~25.IN1
pc4[7] => pc4[7]~24.IN1
pc4[8] => pc4[8]~23.IN1
pc4[9] => pc4[9]~22.IN1
pc4[10] => pc4[10]~21.IN1
pc4[11] => pc4[11]~20.IN1
pc4[12] => pc4[12]~19.IN1
pc4[13] => pc4[13]~18.IN1
pc4[14] => pc4[14]~17.IN1
pc4[15] => pc4[15]~16.IN1
pc4[16] => pc4[16]~15.IN1
pc4[17] => pc4[17]~14.IN1
pc4[18] => pc4[18]~13.IN1
pc4[19] => pc4[19]~12.IN1
pc4[20] => pc4[20]~11.IN1
pc4[21] => pc4[21]~10.IN1
pc4[22] => pc4[22]~9.IN1
pc4[23] => pc4[23]~8.IN1
pc4[24] => pc4[24]~7.IN1
pc4[25] => pc4[25]~6.IN1
pc4[26] => pc4[26]~5.IN1
pc4[27] => pc4[27]~4.IN1
pc4[28] => pc4[28]~3.IN1
pc4[29] => pc4[29]~2.IN1
pc4[30] => pc4[30]~1.IN1
pc4[31] => pc4[31]~0.IN1
ins[0] => ins[0]~31.IN1
ins[1] => ins[1]~30.IN1
ins[2] => ins[2]~29.IN1
ins[3] => ins[3]~28.IN1
ins[4] => ins[4]~27.IN1
ins[5] => ins[5]~26.IN1
ins[6] => ins[6]~25.IN1
ins[7] => ins[7]~24.IN1
ins[8] => ins[8]~23.IN1
ins[9] => ins[9]~22.IN1
ins[10] => ins[10]~21.IN1
ins[11] => ins[11]~20.IN1
ins[12] => ins[12]~19.IN1
ins[13] => ins[13]~18.IN1
ins[14] => ins[14]~17.IN1
ins[15] => ins[15]~16.IN1
ins[16] => ins[16]~15.IN1
ins[17] => ins[17]~14.IN1
ins[18] => ins[18]~13.IN1
ins[19] => ins[19]~12.IN1
ins[20] => ins[20]~11.IN1
ins[21] => ins[21]~10.IN1
ins[22] => ins[22]~9.IN1
ins[23] => ins[23]~8.IN1
ins[24] => ins[24]~7.IN1
ins[25] => ins[25]~6.IN1
ins[26] => ins[26]~5.IN1
ins[27] => ins[27]~4.IN1
ins[28] => ins[28]~3.IN1
ins[29] => ins[29]~2.IN1
ins[30] => ins[30]~1.IN1
ins[31] => ins[31]~0.IN1
wir => wir~0.IN2
clk => clk~0.IN2
clrn => clrn~0.IN2
dpc4[0] <= dffe32:pc_plus4.port4
dpc4[1] <= dffe32:pc_plus4.port4
dpc4[2] <= dffe32:pc_plus4.port4
dpc4[3] <= dffe32:pc_plus4.port4
dpc4[4] <= dffe32:pc_plus4.port4
dpc4[5] <= dffe32:pc_plus4.port4
dpc4[6] <= dffe32:pc_plus4.port4
dpc4[7] <= dffe32:pc_plus4.port4
dpc4[8] <= dffe32:pc_plus4.port4
dpc4[9] <= dffe32:pc_plus4.port4
dpc4[10] <= dffe32:pc_plus4.port4
dpc4[11] <= dffe32:pc_plus4.port4
dpc4[12] <= dffe32:pc_plus4.port4
dpc4[13] <= dffe32:pc_plus4.port4
dpc4[14] <= dffe32:pc_plus4.port4
dpc4[15] <= dffe32:pc_plus4.port4
dpc4[16] <= dffe32:pc_plus4.port4
dpc4[17] <= dffe32:pc_plus4.port4
dpc4[18] <= dffe32:pc_plus4.port4
dpc4[19] <= dffe32:pc_plus4.port4
dpc4[20] <= dffe32:pc_plus4.port4
dpc4[21] <= dffe32:pc_plus4.port4
dpc4[22] <= dffe32:pc_plus4.port4
dpc4[23] <= dffe32:pc_plus4.port4
dpc4[24] <= dffe32:pc_plus4.port4
dpc4[25] <= dffe32:pc_plus4.port4
dpc4[26] <= dffe32:pc_plus4.port4
dpc4[27] <= dffe32:pc_plus4.port4
dpc4[28] <= dffe32:pc_plus4.port4
dpc4[29] <= dffe32:pc_plus4.port4
dpc4[30] <= dffe32:pc_plus4.port4
dpc4[31] <= dffe32:pc_plus4.port4
inst[0] <= dffe32:instruction.port4
inst[1] <= dffe32:instruction.port4
inst[2] <= dffe32:instruction.port4
inst[3] <= dffe32:instruction.port4
inst[4] <= dffe32:instruction.port4
inst[5] <= dffe32:instruction.port4
inst[6] <= dffe32:instruction.port4
inst[7] <= dffe32:instruction.port4
inst[8] <= dffe32:instruction.port4
inst[9] <= dffe32:instruction.port4
inst[10] <= dffe32:instruction.port4
inst[11] <= dffe32:instruction.port4
inst[12] <= dffe32:instruction.port4
inst[13] <= dffe32:instruction.port4
inst[14] <= dffe32:instruction.port4
inst[15] <= dffe32:instruction.port4
inst[16] <= dffe32:instruction.port4
inst[17] <= dffe32:instruction.port4
inst[18] <= dffe32:instruction.port4
inst[19] <= dffe32:instruction.port4
inst[20] <= dffe32:instruction.port4
inst[21] <= dffe32:instruction.port4
inst[22] <= dffe32:instruction.port4
inst[23] <= dffe32:instruction.port4
inst[24] <= dffe32:instruction.port4
inst[25] <= dffe32:instruction.port4
inst[26] <= dffe32:instruction.port4
inst[27] <= dffe32:instruction.port4
inst[28] <= dffe32:instruction.port4
inst[29] <= dffe32:instruction.port4
inst[30] <= dffe32:instruction.port4
inst[31] <= dffe32:instruction.port4


|pipelined_computer|pipeir:inst_reg|dffe32:pc_plus4
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[31]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clrn => q[31]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[0]~reg0.ACLR
e => q[0]~reg0.ENA
e => q[31]~reg0.ENA
e => q[30]~reg0.ENA
e => q[29]~reg0.ENA
e => q[28]~reg0.ENA
e => q[27]~reg0.ENA
e => q[26]~reg0.ENA
e => q[25]~reg0.ENA
e => q[24]~reg0.ENA
e => q[23]~reg0.ENA
e => q[22]~reg0.ENA
e => q[21]~reg0.ENA
e => q[20]~reg0.ENA
e => q[19]~reg0.ENA
e => q[18]~reg0.ENA
e => q[17]~reg0.ENA
e => q[16]~reg0.ENA
e => q[15]~reg0.ENA
e => q[14]~reg0.ENA
e => q[13]~reg0.ENA
e => q[12]~reg0.ENA
e => q[11]~reg0.ENA
e => q[10]~reg0.ENA
e => q[9]~reg0.ENA
e => q[8]~reg0.ENA
e => q[7]~reg0.ENA
e => q[6]~reg0.ENA
e => q[5]~reg0.ENA
e => q[4]~reg0.ENA
e => q[3]~reg0.ENA
e => q[2]~reg0.ENA
e => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeir:inst_reg|dffe32:instruction
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[31]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
clrn => q[31]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[0]~reg0.ACLR
e => q[0]~reg0.ENA
e => q[31]~reg0.ENA
e => q[30]~reg0.ENA
e => q[29]~reg0.ENA
e => q[28]~reg0.ENA
e => q[27]~reg0.ENA
e => q[26]~reg0.ENA
e => q[25]~reg0.ENA
e => q[24]~reg0.ENA
e => q[23]~reg0.ENA
e => q[22]~reg0.ENA
e => q[21]~reg0.ENA
e => q[20]~reg0.ENA
e => q[19]~reg0.ENA
e => q[18]~reg0.ENA
e => q[17]~reg0.ENA
e => q[16]~reg0.ENA
e => q[15]~reg0.ENA
e => q[14]~reg0.ENA
e => q[13]~reg0.ENA
e => q[12]~reg0.ENA
e => q[11]~reg0.ENA
e => q[10]~reg0.ENA
e => q[9]~reg0.ENA
e => q[8]~reg0.ENA
e => q[7]~reg0.ENA
e => q[6]~reg0.ENA
e => q[5]~reg0.ENA
e => q[4]~reg0.ENA
e => q[3]~reg0.ENA
e => q[2]~reg0.ENA
e => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeid:id_stage
mwreg => mwreg~0.IN1
mrn[0] => mrn[0]~4.IN1
mrn[1] => mrn[1]~3.IN1
mrn[2] => mrn[2]~2.IN1
mrn[3] => mrn[3]~1.IN1
mrn[4] => mrn[4]~0.IN1
ern[0] => ern[0]~4.IN1
ern[1] => ern[1]~3.IN1
ern[2] => ern[2]~2.IN1
ern[3] => ern[3]~1.IN1
ern[4] => ern[4]~0.IN1
ewreg => ewreg~0.IN1
em2reg => em2reg~0.IN1
mm2reg => mm2reg~0.IN1
dpc4[0] => dpc4[0]~31.IN1
dpc4[1] => dpc4[1]~30.IN1
dpc4[2] => dpc4[2]~29.IN1
dpc4[3] => dpc4[3]~28.IN1
dpc4[4] => dpc4[4]~27.IN1
dpc4[5] => dpc4[5]~26.IN1
dpc4[6] => dpc4[6]~25.IN1
dpc4[7] => dpc4[7]~24.IN1
dpc4[8] => dpc4[8]~23.IN1
dpc4[9] => dpc4[9]~22.IN1
dpc4[10] => dpc4[10]~21.IN1
dpc4[11] => dpc4[11]~20.IN1
dpc4[12] => dpc4[12]~19.IN1
dpc4[13] => dpc4[13]~18.IN1
dpc4[14] => dpc4[14]~17.IN1
dpc4[15] => dpc4[15]~16.IN1
dpc4[16] => dpc4[16]~15.IN1
dpc4[17] => dpc4[17]~14.IN1
dpc4[18] => dpc4[18]~13.IN1
dpc4[19] => dpc4[19]~12.IN1
dpc4[20] => dpc4[20]~11.IN1
dpc4[21] => dpc4[21]~10.IN1
dpc4[22] => dpc4[22]~9.IN1
dpc4[23] => dpc4[23]~8.IN1
dpc4[24] => dpc4[24]~7.IN1
dpc4[25] => dpc4[25]~6.IN1
dpc4[26] => dpc4[26]~5.IN1
dpc4[27] => dpc4[27]~4.IN1
dpc4[28] => dpc4[28]~3.IN1
dpc4[29] => dpc4[29]~2.IN1
dpc4[30] => dpc4[30]~1.IN1
dpc4[31] => dpc4[31]~0.IN1
inst[0] => br_offset[2].IN2
inst[1] => br_offset[3].IN2
inst[2] => br_offset[4].IN2
inst[3] => br_offset[5].IN2
inst[4] => br_offset[6].IN2
inst[5] => br_offset[7].IN2
inst[6] => br_offset[8].IN1
inst[7] => br_offset[9].IN1
inst[8] => br_offset[10].IN1
inst[9] => br_offset[11].IN1
inst[10] => br_offset[12].IN1
inst[11] => br_offset[13].IN2
inst[12] => br_offset[14].IN2
inst[13] => br_offset[15].IN2
inst[14] => br_offset[16].IN2
inst[15] => br_offset[17].IN2
inst[16] => rt[0].IN3
inst[17] => rt[1].IN3
inst[18] => rt[2].IN3
inst[19] => rt[3].IN3
inst[20] => rt[4].IN3
inst[21] => rs[0].IN2
inst[22] => rs[1].IN2
inst[23] => rs[2].IN2
inst[24] => rs[3].IN2
inst[25] => rs[4].IN2
inst[26] => op[0].IN1
inst[27] => op[1].IN1
inst[28] => op[2].IN1
inst[29] => op[3].IN1
inst[30] => op[4].IN1
inst[31] => op[5].IN1
wrn[0] => wrn[0]~4.IN1
wrn[1] => wrn[1]~3.IN1
wrn[2] => wrn[2]~2.IN1
wrn[3] => wrn[3]~1.IN1
wrn[4] => wrn[4]~0.IN1
wdi[0] => wdi[0]~31.IN1
wdi[1] => wdi[1]~30.IN1
wdi[2] => wdi[2]~29.IN1
wdi[3] => wdi[3]~28.IN1
wdi[4] => wdi[4]~27.IN1
wdi[5] => wdi[5]~26.IN1
wdi[6] => wdi[6]~25.IN1
wdi[7] => wdi[7]~24.IN1
wdi[8] => wdi[8]~23.IN1
wdi[9] => wdi[9]~22.IN1
wdi[10] => wdi[10]~21.IN1
wdi[11] => wdi[11]~20.IN1
wdi[12] => wdi[12]~19.IN1
wdi[13] => wdi[13]~18.IN1
wdi[14] => wdi[14]~17.IN1
wdi[15] => wdi[15]~16.IN1
wdi[16] => wdi[16]~15.IN1
wdi[17] => wdi[17]~14.IN1
wdi[18] => wdi[18]~13.IN1
wdi[19] => wdi[19]~12.IN1
wdi[20] => wdi[20]~11.IN1
wdi[21] => wdi[21]~10.IN1
wdi[22] => wdi[22]~9.IN1
wdi[23] => wdi[23]~8.IN1
wdi[24] => wdi[24]~7.IN1
wdi[25] => wdi[25]~6.IN1
wdi[26] => wdi[26]~5.IN1
wdi[27] => wdi[27]~4.IN1
wdi[28] => wdi[28]~3.IN1
wdi[29] => wdi[29]~2.IN1
wdi[30] => wdi[30]~1.IN1
wdi[31] => wdi[31]~0.IN1
ealu[0] => ealu[0]~31.IN2
ealu[1] => ealu[1]~30.IN2
ealu[2] => ealu[2]~29.IN2
ealu[3] => ealu[3]~28.IN2
ealu[4] => ealu[4]~27.IN2
ealu[5] => ealu[5]~26.IN2
ealu[6] => ealu[6]~25.IN2
ealu[7] => ealu[7]~24.IN2
ealu[8] => ealu[8]~23.IN2
ealu[9] => ealu[9]~22.IN2
ealu[10] => ealu[10]~21.IN2
ealu[11] => ealu[11]~20.IN2
ealu[12] => ealu[12]~19.IN2
ealu[13] => ealu[13]~18.IN2
ealu[14] => ealu[14]~17.IN2
ealu[15] => ealu[15]~16.IN2
ealu[16] => ealu[16]~15.IN2
ealu[17] => ealu[17]~14.IN2
ealu[18] => ealu[18]~13.IN2
ealu[19] => ealu[19]~12.IN2
ealu[20] => ealu[20]~11.IN2
ealu[21] => ealu[21]~10.IN2
ealu[22] => ealu[22]~9.IN2
ealu[23] => ealu[23]~8.IN2
ealu[24] => ealu[24]~7.IN2
ealu[25] => ealu[25]~6.IN2
ealu[26] => ealu[26]~5.IN2
ealu[27] => ealu[27]~4.IN2
ealu[28] => ealu[28]~3.IN2
ealu[29] => ealu[29]~2.IN2
ealu[30] => ealu[30]~1.IN2
ealu[31] => ealu[31]~0.IN2
malu[0] => malu[0]~31.IN2
malu[1] => malu[1]~30.IN2
malu[2] => malu[2]~29.IN2
malu[3] => malu[3]~28.IN2
malu[4] => malu[4]~27.IN2
malu[5] => malu[5]~26.IN2
malu[6] => malu[6]~25.IN2
malu[7] => malu[7]~24.IN2
malu[8] => malu[8]~23.IN2
malu[9] => malu[9]~22.IN2
malu[10] => malu[10]~21.IN2
malu[11] => malu[11]~20.IN2
malu[12] => malu[12]~19.IN2
malu[13] => malu[13]~18.IN2
malu[14] => malu[14]~17.IN2
malu[15] => malu[15]~16.IN2
malu[16] => malu[16]~15.IN2
malu[17] => malu[17]~14.IN2
malu[18] => malu[18]~13.IN2
malu[19] => malu[19]~12.IN2
malu[20] => malu[20]~11.IN2
malu[21] => malu[21]~10.IN2
malu[22] => malu[22]~9.IN2
malu[23] => malu[23]~8.IN2
malu[24] => malu[24]~7.IN2
malu[25] => malu[25]~6.IN2
malu[26] => malu[26]~5.IN2
malu[27] => malu[27]~4.IN2
malu[28] => malu[28]~3.IN2
malu[29] => malu[29]~2.IN2
malu[30] => malu[30]~1.IN2
malu[31] => malu[31]~0.IN2
mmo[0] => mmo[0]~31.IN2
mmo[1] => mmo[1]~30.IN2
mmo[2] => mmo[2]~29.IN2
mmo[3] => mmo[3]~28.IN2
mmo[4] => mmo[4]~27.IN2
mmo[5] => mmo[5]~26.IN2
mmo[6] => mmo[6]~25.IN2
mmo[7] => mmo[7]~24.IN2
mmo[8] => mmo[8]~23.IN2
mmo[9] => mmo[9]~22.IN2
mmo[10] => mmo[10]~21.IN2
mmo[11] => mmo[11]~20.IN2
mmo[12] => mmo[12]~19.IN2
mmo[13] => mmo[13]~18.IN2
mmo[14] => mmo[14]~17.IN2
mmo[15] => mmo[15]~16.IN2
mmo[16] => mmo[16]~15.IN2
mmo[17] => mmo[17]~14.IN2
mmo[18] => mmo[18]~13.IN2
mmo[19] => mmo[19]~12.IN2
mmo[20] => mmo[20]~11.IN2
mmo[21] => mmo[21]~10.IN2
mmo[22] => mmo[22]~9.IN2
mmo[23] => mmo[23]~8.IN2
mmo[24] => mmo[24]~7.IN2
mmo[25] => mmo[25]~6.IN2
mmo[26] => mmo[26]~5.IN2
mmo[27] => mmo[27]~4.IN2
mmo[28] => mmo[28]~3.IN2
mmo[29] => mmo[29]~2.IN2
mmo[30] => mmo[30]~1.IN2
mmo[31] => mmo[31]~0.IN2
wwreg => wwreg~0.IN1
clrn => clrn~0.IN1
bpc[0] <= cla32:br_addr.port3
bpc[1] <= cla32:br_addr.port3
bpc[2] <= cla32:br_addr.port3
bpc[3] <= cla32:br_addr.port3
bpc[4] <= cla32:br_addr.port3
bpc[5] <= cla32:br_addr.port3
bpc[6] <= cla32:br_addr.port3
bpc[7] <= cla32:br_addr.port3
bpc[8] <= cla32:br_addr.port3
bpc[9] <= cla32:br_addr.port3
bpc[10] <= cla32:br_addr.port3
bpc[11] <= cla32:br_addr.port3
bpc[12] <= cla32:br_addr.port3
bpc[13] <= cla32:br_addr.port3
bpc[14] <= cla32:br_addr.port3
bpc[15] <= cla32:br_addr.port3
bpc[16] <= cla32:br_addr.port3
bpc[17] <= cla32:br_addr.port3
bpc[18] <= cla32:br_addr.port3
bpc[19] <= cla32:br_addr.port3
bpc[20] <= cla32:br_addr.port3
bpc[21] <= cla32:br_addr.port3
bpc[22] <= cla32:br_addr.port3
bpc[23] <= cla32:br_addr.port3
bpc[24] <= cla32:br_addr.port3
bpc[25] <= cla32:br_addr.port3
bpc[26] <= cla32:br_addr.port3
bpc[27] <= cla32:br_addr.port3
bpc[28] <= cla32:br_addr.port3
bpc[29] <= cla32:br_addr.port3
bpc[30] <= cla32:br_addr.port3
bpc[31] <= cla32:br_addr.port3
jpc[0] <= <GND>
jpc[1] <= <GND>
jpc[2] <= br_offset[2].DB_MAX_OUTPUT_PORT_TYPE
jpc[3] <= br_offset[3].DB_MAX_OUTPUT_PORT_TYPE
jpc[4] <= br_offset[4].DB_MAX_OUTPUT_PORT_TYPE
jpc[5] <= br_offset[5].DB_MAX_OUTPUT_PORT_TYPE
jpc[6] <= br_offset[6].DB_MAX_OUTPUT_PORT_TYPE
jpc[7] <= br_offset[7].DB_MAX_OUTPUT_PORT_TYPE
jpc[8] <= br_offset[8].DB_MAX_OUTPUT_PORT_TYPE
jpc[9] <= br_offset[9].DB_MAX_OUTPUT_PORT_TYPE
jpc[10] <= br_offset[10].DB_MAX_OUTPUT_PORT_TYPE
jpc[11] <= br_offset[11].DB_MAX_OUTPUT_PORT_TYPE
jpc[12] <= br_offset[12].DB_MAX_OUTPUT_PORT_TYPE
jpc[13] <= br_offset[13].DB_MAX_OUTPUT_PORT_TYPE
jpc[14] <= br_offset[14].DB_MAX_OUTPUT_PORT_TYPE
jpc[15] <= br_offset[15].DB_MAX_OUTPUT_PORT_TYPE
jpc[16] <= br_offset[16].DB_MAX_OUTPUT_PORT_TYPE
jpc[17] <= br_offset[17].DB_MAX_OUTPUT_PORT_TYPE
jpc[18] <= rt[0].DB_MAX_OUTPUT_PORT_TYPE
jpc[19] <= rt[1].DB_MAX_OUTPUT_PORT_TYPE
jpc[20] <= rt[2].DB_MAX_OUTPUT_PORT_TYPE
jpc[21] <= rt[3].DB_MAX_OUTPUT_PORT_TYPE
jpc[22] <= rt[4].DB_MAX_OUTPUT_PORT_TYPE
jpc[23] <= rs[0].DB_MAX_OUTPUT_PORT_TYPE
jpc[24] <= rs[1].DB_MAX_OUTPUT_PORT_TYPE
jpc[25] <= rs[2].DB_MAX_OUTPUT_PORT_TYPE
jpc[26] <= rs[3].DB_MAX_OUTPUT_PORT_TYPE
jpc[27] <= rs[4].DB_MAX_OUTPUT_PORT_TYPE
jpc[28] <= dpc4[28]~3.DB_MAX_OUTPUT_PORT_TYPE
jpc[29] <= dpc4[29]~2.DB_MAX_OUTPUT_PORT_TYPE
jpc[30] <= dpc4[30]~1.DB_MAX_OUTPUT_PORT_TYPE
jpc[31] <= dpc4[31]~0.DB_MAX_OUTPUT_PORT_TYPE
pcsource[0] <= pipeidcu:cu.port21
pcsource[1] <= pipeidcu:cu.port21
nostall <= pipeidcu:cu.port19
wreg <= pipeidcu:cu.port11
m2reg <= pipeidcu:cu.port12
wmem <= pipeidcu:cu.port13
aluc[0] <= pipeidcu:cu.port14
aluc[1] <= pipeidcu:cu.port14
aluc[2] <= pipeidcu:cu.port14
aluc[3] <= pipeidcu:cu.port14
aluimm <= pipeidcu:cu.port16
a[0] <= mux4x32:alu_a.port5
a[1] <= mux4x32:alu_a.port5
a[2] <= mux4x32:alu_a.port5
a[3] <= mux4x32:alu_a.port5
a[4] <= mux4x32:alu_a.port5
a[5] <= mux4x32:alu_a.port5
a[6] <= mux4x32:alu_a.port5
a[7] <= mux4x32:alu_a.port5
a[8] <= mux4x32:alu_a.port5
a[9] <= mux4x32:alu_a.port5
a[10] <= mux4x32:alu_a.port5
a[11] <= mux4x32:alu_a.port5
a[12] <= mux4x32:alu_a.port5
a[13] <= mux4x32:alu_a.port5
a[14] <= mux4x32:alu_a.port5
a[15] <= mux4x32:alu_a.port5
a[16] <= mux4x32:alu_a.port5
a[17] <= mux4x32:alu_a.port5
a[18] <= mux4x32:alu_a.port5
a[19] <= mux4x32:alu_a.port5
a[20] <= mux4x32:alu_a.port5
a[21] <= mux4x32:alu_a.port5
a[22] <= mux4x32:alu_a.port5
a[23] <= mux4x32:alu_a.port5
a[24] <= mux4x32:alu_a.port5
a[25] <= mux4x32:alu_a.port5
a[26] <= mux4x32:alu_a.port5
a[27] <= mux4x32:alu_a.port5
a[28] <= mux4x32:alu_a.port5
a[29] <= mux4x32:alu_a.port5
a[30] <= mux4x32:alu_a.port5
a[31] <= mux4x32:alu_a.port5
b[0] <= mux4x32:alu_b.port5
b[1] <= mux4x32:alu_b.port5
b[2] <= mux4x32:alu_b.port5
b[3] <= mux4x32:alu_b.port5
b[4] <= mux4x32:alu_b.port5
b[5] <= mux4x32:alu_b.port5
b[6] <= mux4x32:alu_b.port5
b[7] <= mux4x32:alu_b.port5
b[8] <= mux4x32:alu_b.port5
b[9] <= mux4x32:alu_b.port5
b[10] <= mux4x32:alu_b.port5
b[11] <= mux4x32:alu_b.port5
b[12] <= mux4x32:alu_b.port5
b[13] <= mux4x32:alu_b.port5
b[14] <= mux4x32:alu_b.port5
b[15] <= mux4x32:alu_b.port5
b[16] <= mux4x32:alu_b.port5
b[17] <= mux4x32:alu_b.port5
b[18] <= mux4x32:alu_b.port5
b[19] <= mux4x32:alu_b.port5
b[20] <= mux4x32:alu_b.port5
b[21] <= mux4x32:alu_b.port5
b[22] <= mux4x32:alu_b.port5
b[23] <= mux4x32:alu_b.port5
b[24] <= mux4x32:alu_b.port5
b[25] <= mux4x32:alu_b.port5
b[26] <= mux4x32:alu_b.port5
b[27] <= mux4x32:alu_b.port5
b[28] <= mux4x32:alu_b.port5
b[29] <= mux4x32:alu_b.port5
b[30] <= mux4x32:alu_b.port5
b[31] <= mux4x32:alu_b.port5
imm[0] <= br_offset[2].DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= br_offset[3].DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= br_offset[4].DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= br_offset[5].DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= br_offset[6].DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= br_offset[7].DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= br_offset[8].DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= br_offset[9].DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= br_offset[10].DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= br_offset[11].DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= br_offset[12].DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= br_offset[13].DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= br_offset[14].DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= br_offset[15].DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= br_offset[16].DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= br_offset[17].DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
rn[0] <= mux2x5:des_reg_no.port3
rn[1] <= mux2x5:des_reg_no.port3
rn[2] <= mux2x5:des_reg_no.port3
rn[3] <= mux2x5:des_reg_no.port3
rn[4] <= mux2x5:des_reg_no.port3
shift <= pipeidcu:cu.port22
jal <= pipeidcu:cu.port23


|pipelined_computer|pipeid:id_stage|pipeidcu:cu
mwreg => always0~4.IN1
mrn[0] => Equal5.IN4
mrn[0] => Equal4.IN4
mrn[0] => Equal3.IN27
mrn[1] => Equal5.IN3
mrn[1] => Equal4.IN3
mrn[1] => Equal3.IN28
mrn[2] => Equal5.IN2
mrn[2] => Equal4.IN2
mrn[2] => Equal3.IN29
mrn[3] => Equal5.IN1
mrn[3] => Equal4.IN1
mrn[3] => Equal3.IN30
mrn[4] => Equal5.IN0
mrn[4] => Equal4.IN0
mrn[4] => Equal3.IN31
ern[0] => Equal2.IN4
ern[0] => Equal1.IN4
ern[0] => Equal0.IN27
ern[1] => Equal2.IN3
ern[1] => Equal1.IN3
ern[1] => Equal0.IN28
ern[2] => Equal2.IN2
ern[2] => Equal1.IN2
ern[2] => Equal0.IN29
ern[3] => Equal2.IN1
ern[3] => Equal1.IN1
ern[3] => Equal0.IN30
ern[4] => Equal2.IN0
ern[4] => Equal1.IN0
ern[4] => Equal0.IN31
ewreg => always0~0.IN0
ewreg => nostall~0.IN0
em2reg => nostall~0.IN1
em2reg => always1~1.IN0
em2reg => always0~2.IN0
mm2reg => always1~4.IN0
mm2reg => always0~6.IN1
mm2reg => always1~2.IN0
mm2reg => always0~3.IN1
rsrtequ => pcsource~2.IN1
rsrtequ => pcsource~3.IN1
func[0] => i_sra.IN0
func[0] => i_or.IN0
func[0] => i_div.IN0
func[0] => i_jr.IN0
func[0] => i_add.IN1
func[0] => i_sub.IN0
func[0] => i_mul.IN0
func[0] => i_and.IN0
func[0] => i_xor.IN0
func[0] => i_sll.IN0
func[0] => i_srl.IN0
func[1] => comb~19.IN0
func[1] => comb~13.IN0
func[1] => comb~7.IN1
func[1] => comb~22.IN0
func[1] => comb~0.IN1
func[1] => comb~2.IN0
func[1] => comb~5.IN0
func[1] => comb~8.IN0
func[1] => comb~14.IN0
func[2] => comb~12.IN1
func[2] => comb~1.IN0
func[2] => comb~21.IN0
func[2] => comb~6.IN1
func[2] => comb~4.IN0
func[2] => comb~18.IN0
func[3] => comb~20.IN0
func[3] => comb~3.IN1
func[3] => comb~11.IN1
func[3] => comb~17.IN0
func[4] => comb~10.IN1
func[4] => comb~16.IN0
func[5] => comb~9.IN0
func[5] => comb~15.IN0
op[0] => comb~43.IN0
op[0] => i_lui.IN0
op[0] => i_bne.IN0
op[0] => i_sw.IN0
op[0] => comb~32.IN0
op[0] => i_ori.IN0
op[0] => WideNor0.IN5
op[0] => i_j.IN0
op[0] => i_andi.IN0
op[0] => i_addi.IN0
op[0] => i_xori.IN0
op[0] => i_beq.IN0
op[1] => comb~42.IN0
op[1] => comb~36.IN0
op[1] => comb~31.IN0
op[1] => comb~28.IN0
op[1] => WideNor0.IN4
op[1] => comb~24.IN0
op[1] => comb~25.IN0
op[1] => comb~40.IN0
op[2] => comb~39.IN0
op[2] => comb~27.IN0
op[2] => WideNor0.IN3
op[2] => comb~41.IN0
op[2] => comb~23.IN0
op[2] => comb~30.IN0
op[2] => comb~35.IN0
op[3] => comb~34.IN0
op[3] => comb~26.IN0
op[3] => WideNor0.IN2
op[3] => comb~29.IN0
op[3] => comb~38.IN0
op[4] => WideNor0.IN1
op[4] => comb~33.IN1
op[4] => comb~37.IN1
op[5] => comb~33.IN0
op[5] => WideNor0.IN0
op[5] => comb~37.IN0
rs[0] => Equal4.IN9
rs[0] => Equal1.IN9
rs[1] => Equal4.IN8
rs[1] => Equal1.IN8
rs[2] => Equal4.IN7
rs[2] => Equal1.IN7
rs[3] => Equal4.IN6
rs[3] => Equal1.IN6
rs[4] => Equal4.IN5
rs[4] => Equal1.IN5
rt[0] => Equal5.IN9
rt[0] => Equal2.IN9
rt[1] => Equal5.IN8
rt[1] => Equal2.IN8
rt[2] => Equal5.IN7
rt[2] => Equal2.IN7
rt[3] => Equal5.IN6
rt[3] => Equal2.IN6
rt[4] => Equal5.IN5
rt[4] => Equal2.IN5
wreg <= wreg~16.DB_MAX_OUTPUT_PORT_TYPE
m2reg <= comb~32.DB_MAX_OUTPUT_PORT_TYPE
wmem <= wmem~0.DB_MAX_OUTPUT_PORT_TYPE
aluc[0] <= aluc~21.DB_MAX_OUTPUT_PORT_TYPE
aluc[1] <= aluc~14.DB_MAX_OUTPUT_PORT_TYPE
aluc[2] <= aluc~8.DB_MAX_OUTPUT_PORT_TYPE
aluc[3] <= aluc~1.DB_MAX_OUTPUT_PORT_TYPE
regrt <= regrt~4.DB_MAX_OUTPUT_PORT_TYPE
aluimm <= aluimm~1.DB_MAX_OUTPUT_PORT_TYPE
fwda[0] <= fwda~3.DB_MAX_OUTPUT_PORT_TYPE
fwda[1] <= fwda~2.DB_MAX_OUTPUT_PORT_TYPE
fwdb[0] <= fwdb~3.DB_MAX_OUTPUT_PORT_TYPE
fwdb[1] <= fwdb~2.DB_MAX_OUTPUT_PORT_TYPE
nostall <= nostall~5.DB_MAX_OUTPUT_PORT_TYPE
sext <= sext~3.DB_MAX_OUTPUT_PORT_TYPE
pcsource[0] <= pcsource~6.DB_MAX_OUTPUT_PORT_TYPE
pcsource[1] <= pcsource~1.DB_MAX_OUTPUT_PORT_TYPE
shift <= shift~1.DB_MAX_OUTPUT_PORT_TYPE
jal <= comb~43.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeid:id_stage|regfile:rf
rna[0] => Mux31.IN5
rna[0] => Mux30.IN5
rna[0] => Mux29.IN5
rna[0] => Mux28.IN5
rna[0] => Mux27.IN5
rna[0] => Mux26.IN5
rna[0] => Mux25.IN5
rna[0] => Mux24.IN5
rna[0] => Mux23.IN5
rna[0] => Mux22.IN5
rna[0] => Mux21.IN5
rna[0] => Mux20.IN5
rna[0] => Mux19.IN5
rna[0] => Mux18.IN5
rna[0] => Mux17.IN5
rna[0] => Mux16.IN5
rna[0] => Mux15.IN5
rna[0] => Mux14.IN5
rna[0] => Mux13.IN5
rna[0] => Mux12.IN5
rna[0] => Mux11.IN5
rna[0] => Mux10.IN5
rna[0] => Mux9.IN5
rna[0] => Mux8.IN5
rna[0] => Mux7.IN5
rna[0] => Mux6.IN5
rna[0] => Mux5.IN5
rna[0] => Mux4.IN5
rna[0] => Mux3.IN5
rna[0] => Mux2.IN5
rna[0] => Mux1.IN5
rna[0] => Mux0.IN5
rna[0] => Equal0.IN27
rna[1] => Mux31.IN4
rna[1] => Mux30.IN4
rna[1] => Mux29.IN4
rna[1] => Mux28.IN4
rna[1] => Mux27.IN4
rna[1] => Mux26.IN4
rna[1] => Mux25.IN4
rna[1] => Mux24.IN4
rna[1] => Mux23.IN4
rna[1] => Mux22.IN4
rna[1] => Mux21.IN4
rna[1] => Mux20.IN4
rna[1] => Mux19.IN4
rna[1] => Mux18.IN4
rna[1] => Mux17.IN4
rna[1] => Mux16.IN4
rna[1] => Mux15.IN4
rna[1] => Mux14.IN4
rna[1] => Mux13.IN4
rna[1] => Mux12.IN4
rna[1] => Mux11.IN4
rna[1] => Mux10.IN4
rna[1] => Mux9.IN4
rna[1] => Mux8.IN4
rna[1] => Mux7.IN4
rna[1] => Mux6.IN4
rna[1] => Mux5.IN4
rna[1] => Mux4.IN4
rna[1] => Mux3.IN4
rna[1] => Mux2.IN4
rna[1] => Mux1.IN4
rna[1] => Mux0.IN4
rna[1] => Equal0.IN28
rna[2] => Mux31.IN3
rna[2] => Mux30.IN3
rna[2] => Mux29.IN3
rna[2] => Mux28.IN3
rna[2] => Mux27.IN3
rna[2] => Mux26.IN3
rna[2] => Mux25.IN3
rna[2] => Mux24.IN3
rna[2] => Mux23.IN3
rna[2] => Mux22.IN3
rna[2] => Mux21.IN3
rna[2] => Mux20.IN3
rna[2] => Mux19.IN3
rna[2] => Mux18.IN3
rna[2] => Mux17.IN3
rna[2] => Mux16.IN3
rna[2] => Mux15.IN3
rna[2] => Mux14.IN3
rna[2] => Mux13.IN3
rna[2] => Mux12.IN3
rna[2] => Mux11.IN3
rna[2] => Mux10.IN3
rna[2] => Mux9.IN3
rna[2] => Mux8.IN3
rna[2] => Mux7.IN3
rna[2] => Mux6.IN3
rna[2] => Mux5.IN3
rna[2] => Mux4.IN3
rna[2] => Mux3.IN3
rna[2] => Mux2.IN3
rna[2] => Mux1.IN3
rna[2] => Mux0.IN3
rna[2] => Equal0.IN29
rna[3] => Mux31.IN2
rna[3] => Mux30.IN2
rna[3] => Mux29.IN2
rna[3] => Mux28.IN2
rna[3] => Mux27.IN2
rna[3] => Mux26.IN2
rna[3] => Mux25.IN2
rna[3] => Mux24.IN2
rna[3] => Mux23.IN2
rna[3] => Mux22.IN2
rna[3] => Mux21.IN2
rna[3] => Mux20.IN2
rna[3] => Mux19.IN2
rna[3] => Mux18.IN2
rna[3] => Mux17.IN2
rna[3] => Mux16.IN2
rna[3] => Mux15.IN2
rna[3] => Mux14.IN2
rna[3] => Mux13.IN2
rna[3] => Mux12.IN2
rna[3] => Mux11.IN2
rna[3] => Mux10.IN2
rna[3] => Mux9.IN2
rna[3] => Mux8.IN2
rna[3] => Mux7.IN2
rna[3] => Mux6.IN2
rna[3] => Mux5.IN2
rna[3] => Mux4.IN2
rna[3] => Mux3.IN2
rna[3] => Mux2.IN2
rna[3] => Mux1.IN2
rna[3] => Mux0.IN2
rna[3] => Equal0.IN30
rna[4] => Mux31.IN1
rna[4] => Mux30.IN1
rna[4] => Mux29.IN1
rna[4] => Mux28.IN1
rna[4] => Mux27.IN1
rna[4] => Mux26.IN1
rna[4] => Mux25.IN1
rna[4] => Mux24.IN1
rna[4] => Mux23.IN1
rna[4] => Mux22.IN1
rna[4] => Mux21.IN1
rna[4] => Mux20.IN1
rna[4] => Mux19.IN1
rna[4] => Mux18.IN1
rna[4] => Mux17.IN1
rna[4] => Mux16.IN1
rna[4] => Mux15.IN1
rna[4] => Mux14.IN1
rna[4] => Mux13.IN1
rna[4] => Mux12.IN1
rna[4] => Mux11.IN1
rna[4] => Mux10.IN1
rna[4] => Mux9.IN1
rna[4] => Mux8.IN1
rna[4] => Mux7.IN1
rna[4] => Mux6.IN1
rna[4] => Mux5.IN1
rna[4] => Mux4.IN1
rna[4] => Mux3.IN1
rna[4] => Mux2.IN1
rna[4] => Mux1.IN1
rna[4] => Mux0.IN1
rna[4] => Equal0.IN31
rnb[0] => Mux63.IN5
rnb[0] => Mux62.IN5
rnb[0] => Mux61.IN5
rnb[0] => Mux60.IN5
rnb[0] => Mux59.IN5
rnb[0] => Mux58.IN5
rnb[0] => Mux57.IN5
rnb[0] => Mux56.IN5
rnb[0] => Mux55.IN5
rnb[0] => Mux54.IN5
rnb[0] => Mux53.IN5
rnb[0] => Mux52.IN5
rnb[0] => Mux51.IN5
rnb[0] => Mux50.IN5
rnb[0] => Mux49.IN5
rnb[0] => Mux48.IN5
rnb[0] => Mux47.IN5
rnb[0] => Mux46.IN5
rnb[0] => Mux45.IN5
rnb[0] => Mux44.IN5
rnb[0] => Mux43.IN5
rnb[0] => Mux42.IN5
rnb[0] => Mux41.IN5
rnb[0] => Mux40.IN5
rnb[0] => Mux39.IN5
rnb[0] => Mux38.IN5
rnb[0] => Mux37.IN5
rnb[0] => Mux36.IN5
rnb[0] => Mux35.IN5
rnb[0] => Mux34.IN5
rnb[0] => Mux33.IN5
rnb[0] => Mux32.IN5
rnb[0] => Equal1.IN27
rnb[1] => Mux63.IN4
rnb[1] => Mux62.IN4
rnb[1] => Mux61.IN4
rnb[1] => Mux60.IN4
rnb[1] => Mux59.IN4
rnb[1] => Mux58.IN4
rnb[1] => Mux57.IN4
rnb[1] => Mux56.IN4
rnb[1] => Mux55.IN4
rnb[1] => Mux54.IN4
rnb[1] => Mux53.IN4
rnb[1] => Mux52.IN4
rnb[1] => Mux51.IN4
rnb[1] => Mux50.IN4
rnb[1] => Mux49.IN4
rnb[1] => Mux48.IN4
rnb[1] => Mux47.IN4
rnb[1] => Mux46.IN4
rnb[1] => Mux45.IN4
rnb[1] => Mux44.IN4
rnb[1] => Mux43.IN4
rnb[1] => Mux42.IN4
rnb[1] => Mux41.IN4
rnb[1] => Mux40.IN4
rnb[1] => Mux39.IN4
rnb[1] => Mux38.IN4
rnb[1] => Mux37.IN4
rnb[1] => Mux36.IN4
rnb[1] => Mux35.IN4
rnb[1] => Mux34.IN4
rnb[1] => Mux33.IN4
rnb[1] => Mux32.IN4
rnb[1] => Equal1.IN28
rnb[2] => Mux63.IN3
rnb[2] => Mux62.IN3
rnb[2] => Mux61.IN3
rnb[2] => Mux60.IN3
rnb[2] => Mux59.IN3
rnb[2] => Mux58.IN3
rnb[2] => Mux57.IN3
rnb[2] => Mux56.IN3
rnb[2] => Mux55.IN3
rnb[2] => Mux54.IN3
rnb[2] => Mux53.IN3
rnb[2] => Mux52.IN3
rnb[2] => Mux51.IN3
rnb[2] => Mux50.IN3
rnb[2] => Mux49.IN3
rnb[2] => Mux48.IN3
rnb[2] => Mux47.IN3
rnb[2] => Mux46.IN3
rnb[2] => Mux45.IN3
rnb[2] => Mux44.IN3
rnb[2] => Mux43.IN3
rnb[2] => Mux42.IN3
rnb[2] => Mux41.IN3
rnb[2] => Mux40.IN3
rnb[2] => Mux39.IN3
rnb[2] => Mux38.IN3
rnb[2] => Mux37.IN3
rnb[2] => Mux36.IN3
rnb[2] => Mux35.IN3
rnb[2] => Mux34.IN3
rnb[2] => Mux33.IN3
rnb[2] => Mux32.IN3
rnb[2] => Equal1.IN29
rnb[3] => Mux63.IN2
rnb[3] => Mux62.IN2
rnb[3] => Mux61.IN2
rnb[3] => Mux60.IN2
rnb[3] => Mux59.IN2
rnb[3] => Mux58.IN2
rnb[3] => Mux57.IN2
rnb[3] => Mux56.IN2
rnb[3] => Mux55.IN2
rnb[3] => Mux54.IN2
rnb[3] => Mux53.IN2
rnb[3] => Mux52.IN2
rnb[3] => Mux51.IN2
rnb[3] => Mux50.IN2
rnb[3] => Mux49.IN2
rnb[3] => Mux48.IN2
rnb[3] => Mux47.IN2
rnb[3] => Mux46.IN2
rnb[3] => Mux45.IN2
rnb[3] => Mux44.IN2
rnb[3] => Mux43.IN2
rnb[3] => Mux42.IN2
rnb[3] => Mux41.IN2
rnb[3] => Mux40.IN2
rnb[3] => Mux39.IN2
rnb[3] => Mux38.IN2
rnb[3] => Mux37.IN2
rnb[3] => Mux36.IN2
rnb[3] => Mux35.IN2
rnb[3] => Mux34.IN2
rnb[3] => Mux33.IN2
rnb[3] => Mux32.IN2
rnb[3] => Equal1.IN30
rnb[4] => Mux63.IN1
rnb[4] => Mux62.IN1
rnb[4] => Mux61.IN1
rnb[4] => Mux60.IN1
rnb[4] => Mux59.IN1
rnb[4] => Mux58.IN1
rnb[4] => Mux57.IN1
rnb[4] => Mux56.IN1
rnb[4] => Mux55.IN1
rnb[4] => Mux54.IN1
rnb[4] => Mux53.IN1
rnb[4] => Mux52.IN1
rnb[4] => Mux51.IN1
rnb[4] => Mux50.IN1
rnb[4] => Mux49.IN1
rnb[4] => Mux48.IN1
rnb[4] => Mux47.IN1
rnb[4] => Mux46.IN1
rnb[4] => Mux45.IN1
rnb[4] => Mux44.IN1
rnb[4] => Mux43.IN1
rnb[4] => Mux42.IN1
rnb[4] => Mux41.IN1
rnb[4] => Mux40.IN1
rnb[4] => Mux39.IN1
rnb[4] => Mux38.IN1
rnb[4] => Mux37.IN1
rnb[4] => Mux36.IN1
rnb[4] => Mux35.IN1
rnb[4] => Mux34.IN1
rnb[4] => Mux33.IN1
rnb[4] => Mux32.IN1
rnb[4] => Equal1.IN31
d[0] => register~991.DATAB
d[0] => register~959.DATAB
d[0] => register~927.DATAB
d[0] => register~895.DATAB
d[0] => register~863.DATAB
d[0] => register~831.DATAB
d[0] => register~799.DATAB
d[0] => register~767.DATAB
d[0] => register~735.DATAB
d[0] => register~703.DATAB
d[0] => register~671.DATAB
d[0] => register~639.DATAB
d[0] => register~607.DATAB
d[0] => register~575.DATAB
d[0] => register~543.DATAB
d[0] => register~511.DATAB
d[0] => register~479.DATAB
d[0] => register~447.DATAB
d[0] => register~415.DATAB
d[0] => register~383.DATAB
d[0] => register~351.DATAB
d[0] => register~319.DATAB
d[0] => register~287.DATAB
d[0] => register~255.DATAB
d[0] => register~223.DATAB
d[0] => register~191.DATAB
d[0] => register~159.DATAB
d[0] => register~127.DATAB
d[0] => register~95.DATAB
d[0] => register~63.DATAB
d[0] => register~31.DATAB
d[1] => register~990.DATAB
d[1] => register~958.DATAB
d[1] => register~926.DATAB
d[1] => register~894.DATAB
d[1] => register~862.DATAB
d[1] => register~830.DATAB
d[1] => register~798.DATAB
d[1] => register~766.DATAB
d[1] => register~734.DATAB
d[1] => register~702.DATAB
d[1] => register~670.DATAB
d[1] => register~638.DATAB
d[1] => register~606.DATAB
d[1] => register~574.DATAB
d[1] => register~542.DATAB
d[1] => register~510.DATAB
d[1] => register~478.DATAB
d[1] => register~446.DATAB
d[1] => register~414.DATAB
d[1] => register~382.DATAB
d[1] => register~350.DATAB
d[1] => register~318.DATAB
d[1] => register~286.DATAB
d[1] => register~254.DATAB
d[1] => register~222.DATAB
d[1] => register~190.DATAB
d[1] => register~158.DATAB
d[1] => register~126.DATAB
d[1] => register~94.DATAB
d[1] => register~62.DATAB
d[1] => register~30.DATAB
d[2] => register~989.DATAB
d[2] => register~957.DATAB
d[2] => register~925.DATAB
d[2] => register~893.DATAB
d[2] => register~861.DATAB
d[2] => register~829.DATAB
d[2] => register~797.DATAB
d[2] => register~765.DATAB
d[2] => register~733.DATAB
d[2] => register~701.DATAB
d[2] => register~669.DATAB
d[2] => register~637.DATAB
d[2] => register~605.DATAB
d[2] => register~573.DATAB
d[2] => register~541.DATAB
d[2] => register~509.DATAB
d[2] => register~477.DATAB
d[2] => register~445.DATAB
d[2] => register~413.DATAB
d[2] => register~381.DATAB
d[2] => register~349.DATAB
d[2] => register~317.DATAB
d[2] => register~285.DATAB
d[2] => register~253.DATAB
d[2] => register~221.DATAB
d[2] => register~189.DATAB
d[2] => register~157.DATAB
d[2] => register~125.DATAB
d[2] => register~93.DATAB
d[2] => register~61.DATAB
d[2] => register~29.DATAB
d[3] => register~988.DATAB
d[3] => register~956.DATAB
d[3] => register~924.DATAB
d[3] => register~892.DATAB
d[3] => register~860.DATAB
d[3] => register~828.DATAB
d[3] => register~796.DATAB
d[3] => register~764.DATAB
d[3] => register~732.DATAB
d[3] => register~700.DATAB
d[3] => register~668.DATAB
d[3] => register~636.DATAB
d[3] => register~604.DATAB
d[3] => register~572.DATAB
d[3] => register~540.DATAB
d[3] => register~508.DATAB
d[3] => register~476.DATAB
d[3] => register~444.DATAB
d[3] => register~412.DATAB
d[3] => register~380.DATAB
d[3] => register~348.DATAB
d[3] => register~316.DATAB
d[3] => register~284.DATAB
d[3] => register~252.DATAB
d[3] => register~220.DATAB
d[3] => register~188.DATAB
d[3] => register~156.DATAB
d[3] => register~124.DATAB
d[3] => register~92.DATAB
d[3] => register~60.DATAB
d[3] => register~28.DATAB
d[4] => register~987.DATAB
d[4] => register~955.DATAB
d[4] => register~923.DATAB
d[4] => register~891.DATAB
d[4] => register~859.DATAB
d[4] => register~827.DATAB
d[4] => register~795.DATAB
d[4] => register~763.DATAB
d[4] => register~731.DATAB
d[4] => register~699.DATAB
d[4] => register~667.DATAB
d[4] => register~635.DATAB
d[4] => register~603.DATAB
d[4] => register~571.DATAB
d[4] => register~539.DATAB
d[4] => register~507.DATAB
d[4] => register~475.DATAB
d[4] => register~443.DATAB
d[4] => register~411.DATAB
d[4] => register~379.DATAB
d[4] => register~347.DATAB
d[4] => register~315.DATAB
d[4] => register~283.DATAB
d[4] => register~251.DATAB
d[4] => register~219.DATAB
d[4] => register~187.DATAB
d[4] => register~155.DATAB
d[4] => register~123.DATAB
d[4] => register~91.DATAB
d[4] => register~59.DATAB
d[4] => register~27.DATAB
d[5] => register~986.DATAB
d[5] => register~954.DATAB
d[5] => register~922.DATAB
d[5] => register~890.DATAB
d[5] => register~858.DATAB
d[5] => register~826.DATAB
d[5] => register~794.DATAB
d[5] => register~762.DATAB
d[5] => register~730.DATAB
d[5] => register~698.DATAB
d[5] => register~666.DATAB
d[5] => register~634.DATAB
d[5] => register~602.DATAB
d[5] => register~570.DATAB
d[5] => register~538.DATAB
d[5] => register~506.DATAB
d[5] => register~474.DATAB
d[5] => register~442.DATAB
d[5] => register~410.DATAB
d[5] => register~378.DATAB
d[5] => register~346.DATAB
d[5] => register~314.DATAB
d[5] => register~282.DATAB
d[5] => register~250.DATAB
d[5] => register~218.DATAB
d[5] => register~186.DATAB
d[5] => register~154.DATAB
d[5] => register~122.DATAB
d[5] => register~90.DATAB
d[5] => register~58.DATAB
d[5] => register~26.DATAB
d[6] => register~985.DATAB
d[6] => register~953.DATAB
d[6] => register~921.DATAB
d[6] => register~889.DATAB
d[6] => register~857.DATAB
d[6] => register~825.DATAB
d[6] => register~793.DATAB
d[6] => register~761.DATAB
d[6] => register~729.DATAB
d[6] => register~697.DATAB
d[6] => register~665.DATAB
d[6] => register~633.DATAB
d[6] => register~601.DATAB
d[6] => register~569.DATAB
d[6] => register~537.DATAB
d[6] => register~505.DATAB
d[6] => register~473.DATAB
d[6] => register~441.DATAB
d[6] => register~409.DATAB
d[6] => register~377.DATAB
d[6] => register~345.DATAB
d[6] => register~313.DATAB
d[6] => register~281.DATAB
d[6] => register~249.DATAB
d[6] => register~217.DATAB
d[6] => register~185.DATAB
d[6] => register~153.DATAB
d[6] => register~121.DATAB
d[6] => register~89.DATAB
d[6] => register~57.DATAB
d[6] => register~25.DATAB
d[7] => register~984.DATAB
d[7] => register~952.DATAB
d[7] => register~920.DATAB
d[7] => register~888.DATAB
d[7] => register~856.DATAB
d[7] => register~824.DATAB
d[7] => register~792.DATAB
d[7] => register~760.DATAB
d[7] => register~728.DATAB
d[7] => register~696.DATAB
d[7] => register~664.DATAB
d[7] => register~632.DATAB
d[7] => register~600.DATAB
d[7] => register~568.DATAB
d[7] => register~536.DATAB
d[7] => register~504.DATAB
d[7] => register~472.DATAB
d[7] => register~440.DATAB
d[7] => register~408.DATAB
d[7] => register~376.DATAB
d[7] => register~344.DATAB
d[7] => register~312.DATAB
d[7] => register~280.DATAB
d[7] => register~248.DATAB
d[7] => register~216.DATAB
d[7] => register~184.DATAB
d[7] => register~152.DATAB
d[7] => register~120.DATAB
d[7] => register~88.DATAB
d[7] => register~56.DATAB
d[7] => register~24.DATAB
d[8] => register~983.DATAB
d[8] => register~951.DATAB
d[8] => register~919.DATAB
d[8] => register~887.DATAB
d[8] => register~855.DATAB
d[8] => register~823.DATAB
d[8] => register~791.DATAB
d[8] => register~759.DATAB
d[8] => register~727.DATAB
d[8] => register~695.DATAB
d[8] => register~663.DATAB
d[8] => register~631.DATAB
d[8] => register~599.DATAB
d[8] => register~567.DATAB
d[8] => register~535.DATAB
d[8] => register~503.DATAB
d[8] => register~471.DATAB
d[8] => register~439.DATAB
d[8] => register~407.DATAB
d[8] => register~375.DATAB
d[8] => register~343.DATAB
d[8] => register~311.DATAB
d[8] => register~279.DATAB
d[8] => register~247.DATAB
d[8] => register~215.DATAB
d[8] => register~183.DATAB
d[8] => register~151.DATAB
d[8] => register~119.DATAB
d[8] => register~87.DATAB
d[8] => register~55.DATAB
d[8] => register~23.DATAB
d[9] => register~982.DATAB
d[9] => register~950.DATAB
d[9] => register~918.DATAB
d[9] => register~886.DATAB
d[9] => register~854.DATAB
d[9] => register~822.DATAB
d[9] => register~790.DATAB
d[9] => register~758.DATAB
d[9] => register~726.DATAB
d[9] => register~694.DATAB
d[9] => register~662.DATAB
d[9] => register~630.DATAB
d[9] => register~598.DATAB
d[9] => register~566.DATAB
d[9] => register~534.DATAB
d[9] => register~502.DATAB
d[9] => register~470.DATAB
d[9] => register~438.DATAB
d[9] => register~406.DATAB
d[9] => register~374.DATAB
d[9] => register~342.DATAB
d[9] => register~310.DATAB
d[9] => register~278.DATAB
d[9] => register~246.DATAB
d[9] => register~214.DATAB
d[9] => register~182.DATAB
d[9] => register~150.DATAB
d[9] => register~118.DATAB
d[9] => register~86.DATAB
d[9] => register~54.DATAB
d[9] => register~22.DATAB
d[10] => register~981.DATAB
d[10] => register~949.DATAB
d[10] => register~917.DATAB
d[10] => register~885.DATAB
d[10] => register~853.DATAB
d[10] => register~821.DATAB
d[10] => register~789.DATAB
d[10] => register~757.DATAB
d[10] => register~725.DATAB
d[10] => register~693.DATAB
d[10] => register~661.DATAB
d[10] => register~629.DATAB
d[10] => register~597.DATAB
d[10] => register~565.DATAB
d[10] => register~533.DATAB
d[10] => register~501.DATAB
d[10] => register~469.DATAB
d[10] => register~437.DATAB
d[10] => register~405.DATAB
d[10] => register~373.DATAB
d[10] => register~341.DATAB
d[10] => register~309.DATAB
d[10] => register~277.DATAB
d[10] => register~245.DATAB
d[10] => register~213.DATAB
d[10] => register~181.DATAB
d[10] => register~149.DATAB
d[10] => register~117.DATAB
d[10] => register~85.DATAB
d[10] => register~53.DATAB
d[10] => register~21.DATAB
d[11] => register~980.DATAB
d[11] => register~948.DATAB
d[11] => register~916.DATAB
d[11] => register~884.DATAB
d[11] => register~852.DATAB
d[11] => register~820.DATAB
d[11] => register~788.DATAB
d[11] => register~756.DATAB
d[11] => register~724.DATAB
d[11] => register~692.DATAB
d[11] => register~660.DATAB
d[11] => register~628.DATAB
d[11] => register~596.DATAB
d[11] => register~564.DATAB
d[11] => register~532.DATAB
d[11] => register~500.DATAB
d[11] => register~468.DATAB
d[11] => register~436.DATAB
d[11] => register~404.DATAB
d[11] => register~372.DATAB
d[11] => register~340.DATAB
d[11] => register~308.DATAB
d[11] => register~276.DATAB
d[11] => register~244.DATAB
d[11] => register~212.DATAB
d[11] => register~180.DATAB
d[11] => register~148.DATAB
d[11] => register~116.DATAB
d[11] => register~84.DATAB
d[11] => register~52.DATAB
d[11] => register~20.DATAB
d[12] => register~979.DATAB
d[12] => register~947.DATAB
d[12] => register~915.DATAB
d[12] => register~883.DATAB
d[12] => register~851.DATAB
d[12] => register~819.DATAB
d[12] => register~787.DATAB
d[12] => register~755.DATAB
d[12] => register~723.DATAB
d[12] => register~691.DATAB
d[12] => register~659.DATAB
d[12] => register~627.DATAB
d[12] => register~595.DATAB
d[12] => register~563.DATAB
d[12] => register~531.DATAB
d[12] => register~499.DATAB
d[12] => register~467.DATAB
d[12] => register~435.DATAB
d[12] => register~403.DATAB
d[12] => register~371.DATAB
d[12] => register~339.DATAB
d[12] => register~307.DATAB
d[12] => register~275.DATAB
d[12] => register~243.DATAB
d[12] => register~211.DATAB
d[12] => register~179.DATAB
d[12] => register~147.DATAB
d[12] => register~115.DATAB
d[12] => register~83.DATAB
d[12] => register~51.DATAB
d[12] => register~19.DATAB
d[13] => register~978.DATAB
d[13] => register~946.DATAB
d[13] => register~914.DATAB
d[13] => register~882.DATAB
d[13] => register~850.DATAB
d[13] => register~818.DATAB
d[13] => register~786.DATAB
d[13] => register~754.DATAB
d[13] => register~722.DATAB
d[13] => register~690.DATAB
d[13] => register~658.DATAB
d[13] => register~626.DATAB
d[13] => register~594.DATAB
d[13] => register~562.DATAB
d[13] => register~530.DATAB
d[13] => register~498.DATAB
d[13] => register~466.DATAB
d[13] => register~434.DATAB
d[13] => register~402.DATAB
d[13] => register~370.DATAB
d[13] => register~338.DATAB
d[13] => register~306.DATAB
d[13] => register~274.DATAB
d[13] => register~242.DATAB
d[13] => register~210.DATAB
d[13] => register~178.DATAB
d[13] => register~146.DATAB
d[13] => register~114.DATAB
d[13] => register~82.DATAB
d[13] => register~50.DATAB
d[13] => register~18.DATAB
d[14] => register~977.DATAB
d[14] => register~945.DATAB
d[14] => register~913.DATAB
d[14] => register~881.DATAB
d[14] => register~849.DATAB
d[14] => register~817.DATAB
d[14] => register~785.DATAB
d[14] => register~753.DATAB
d[14] => register~721.DATAB
d[14] => register~689.DATAB
d[14] => register~657.DATAB
d[14] => register~625.DATAB
d[14] => register~593.DATAB
d[14] => register~561.DATAB
d[14] => register~529.DATAB
d[14] => register~497.DATAB
d[14] => register~465.DATAB
d[14] => register~433.DATAB
d[14] => register~401.DATAB
d[14] => register~369.DATAB
d[14] => register~337.DATAB
d[14] => register~305.DATAB
d[14] => register~273.DATAB
d[14] => register~241.DATAB
d[14] => register~209.DATAB
d[14] => register~177.DATAB
d[14] => register~145.DATAB
d[14] => register~113.DATAB
d[14] => register~81.DATAB
d[14] => register~49.DATAB
d[14] => register~17.DATAB
d[15] => register~976.DATAB
d[15] => register~944.DATAB
d[15] => register~912.DATAB
d[15] => register~880.DATAB
d[15] => register~848.DATAB
d[15] => register~816.DATAB
d[15] => register~784.DATAB
d[15] => register~752.DATAB
d[15] => register~720.DATAB
d[15] => register~688.DATAB
d[15] => register~656.DATAB
d[15] => register~624.DATAB
d[15] => register~592.DATAB
d[15] => register~560.DATAB
d[15] => register~528.DATAB
d[15] => register~496.DATAB
d[15] => register~464.DATAB
d[15] => register~432.DATAB
d[15] => register~400.DATAB
d[15] => register~368.DATAB
d[15] => register~336.DATAB
d[15] => register~304.DATAB
d[15] => register~272.DATAB
d[15] => register~240.DATAB
d[15] => register~208.DATAB
d[15] => register~176.DATAB
d[15] => register~144.DATAB
d[15] => register~112.DATAB
d[15] => register~80.DATAB
d[15] => register~48.DATAB
d[15] => register~16.DATAB
d[16] => register~975.DATAB
d[16] => register~943.DATAB
d[16] => register~911.DATAB
d[16] => register~879.DATAB
d[16] => register~847.DATAB
d[16] => register~815.DATAB
d[16] => register~783.DATAB
d[16] => register~751.DATAB
d[16] => register~719.DATAB
d[16] => register~687.DATAB
d[16] => register~655.DATAB
d[16] => register~623.DATAB
d[16] => register~591.DATAB
d[16] => register~559.DATAB
d[16] => register~527.DATAB
d[16] => register~495.DATAB
d[16] => register~463.DATAB
d[16] => register~431.DATAB
d[16] => register~399.DATAB
d[16] => register~367.DATAB
d[16] => register~335.DATAB
d[16] => register~303.DATAB
d[16] => register~271.DATAB
d[16] => register~239.DATAB
d[16] => register~207.DATAB
d[16] => register~175.DATAB
d[16] => register~143.DATAB
d[16] => register~111.DATAB
d[16] => register~79.DATAB
d[16] => register~47.DATAB
d[16] => register~15.DATAB
d[17] => register~974.DATAB
d[17] => register~942.DATAB
d[17] => register~910.DATAB
d[17] => register~878.DATAB
d[17] => register~846.DATAB
d[17] => register~814.DATAB
d[17] => register~782.DATAB
d[17] => register~750.DATAB
d[17] => register~718.DATAB
d[17] => register~686.DATAB
d[17] => register~654.DATAB
d[17] => register~622.DATAB
d[17] => register~590.DATAB
d[17] => register~558.DATAB
d[17] => register~526.DATAB
d[17] => register~494.DATAB
d[17] => register~462.DATAB
d[17] => register~430.DATAB
d[17] => register~398.DATAB
d[17] => register~366.DATAB
d[17] => register~334.DATAB
d[17] => register~302.DATAB
d[17] => register~270.DATAB
d[17] => register~238.DATAB
d[17] => register~206.DATAB
d[17] => register~174.DATAB
d[17] => register~142.DATAB
d[17] => register~110.DATAB
d[17] => register~78.DATAB
d[17] => register~46.DATAB
d[17] => register~14.DATAB
d[18] => register~973.DATAB
d[18] => register~941.DATAB
d[18] => register~909.DATAB
d[18] => register~877.DATAB
d[18] => register~845.DATAB
d[18] => register~813.DATAB
d[18] => register~781.DATAB
d[18] => register~749.DATAB
d[18] => register~717.DATAB
d[18] => register~685.DATAB
d[18] => register~653.DATAB
d[18] => register~621.DATAB
d[18] => register~589.DATAB
d[18] => register~557.DATAB
d[18] => register~525.DATAB
d[18] => register~493.DATAB
d[18] => register~461.DATAB
d[18] => register~429.DATAB
d[18] => register~397.DATAB
d[18] => register~365.DATAB
d[18] => register~333.DATAB
d[18] => register~301.DATAB
d[18] => register~269.DATAB
d[18] => register~237.DATAB
d[18] => register~205.DATAB
d[18] => register~173.DATAB
d[18] => register~141.DATAB
d[18] => register~109.DATAB
d[18] => register~77.DATAB
d[18] => register~45.DATAB
d[18] => register~13.DATAB
d[19] => register~972.DATAB
d[19] => register~940.DATAB
d[19] => register~908.DATAB
d[19] => register~876.DATAB
d[19] => register~844.DATAB
d[19] => register~812.DATAB
d[19] => register~780.DATAB
d[19] => register~748.DATAB
d[19] => register~716.DATAB
d[19] => register~684.DATAB
d[19] => register~652.DATAB
d[19] => register~620.DATAB
d[19] => register~588.DATAB
d[19] => register~556.DATAB
d[19] => register~524.DATAB
d[19] => register~492.DATAB
d[19] => register~460.DATAB
d[19] => register~428.DATAB
d[19] => register~396.DATAB
d[19] => register~364.DATAB
d[19] => register~332.DATAB
d[19] => register~300.DATAB
d[19] => register~268.DATAB
d[19] => register~236.DATAB
d[19] => register~204.DATAB
d[19] => register~172.DATAB
d[19] => register~140.DATAB
d[19] => register~108.DATAB
d[19] => register~76.DATAB
d[19] => register~44.DATAB
d[19] => register~12.DATAB
d[20] => register~971.DATAB
d[20] => register~939.DATAB
d[20] => register~907.DATAB
d[20] => register~875.DATAB
d[20] => register~843.DATAB
d[20] => register~811.DATAB
d[20] => register~779.DATAB
d[20] => register~747.DATAB
d[20] => register~715.DATAB
d[20] => register~683.DATAB
d[20] => register~651.DATAB
d[20] => register~619.DATAB
d[20] => register~587.DATAB
d[20] => register~555.DATAB
d[20] => register~523.DATAB
d[20] => register~491.DATAB
d[20] => register~459.DATAB
d[20] => register~427.DATAB
d[20] => register~395.DATAB
d[20] => register~363.DATAB
d[20] => register~331.DATAB
d[20] => register~299.DATAB
d[20] => register~267.DATAB
d[20] => register~235.DATAB
d[20] => register~203.DATAB
d[20] => register~171.DATAB
d[20] => register~139.DATAB
d[20] => register~107.DATAB
d[20] => register~75.DATAB
d[20] => register~43.DATAB
d[20] => register~11.DATAB
d[21] => register~970.DATAB
d[21] => register~938.DATAB
d[21] => register~906.DATAB
d[21] => register~874.DATAB
d[21] => register~842.DATAB
d[21] => register~810.DATAB
d[21] => register~778.DATAB
d[21] => register~746.DATAB
d[21] => register~714.DATAB
d[21] => register~682.DATAB
d[21] => register~650.DATAB
d[21] => register~618.DATAB
d[21] => register~586.DATAB
d[21] => register~554.DATAB
d[21] => register~522.DATAB
d[21] => register~490.DATAB
d[21] => register~458.DATAB
d[21] => register~426.DATAB
d[21] => register~394.DATAB
d[21] => register~362.DATAB
d[21] => register~330.DATAB
d[21] => register~298.DATAB
d[21] => register~266.DATAB
d[21] => register~234.DATAB
d[21] => register~202.DATAB
d[21] => register~170.DATAB
d[21] => register~138.DATAB
d[21] => register~106.DATAB
d[21] => register~74.DATAB
d[21] => register~42.DATAB
d[21] => register~10.DATAB
d[22] => register~969.DATAB
d[22] => register~937.DATAB
d[22] => register~905.DATAB
d[22] => register~873.DATAB
d[22] => register~841.DATAB
d[22] => register~809.DATAB
d[22] => register~777.DATAB
d[22] => register~745.DATAB
d[22] => register~713.DATAB
d[22] => register~681.DATAB
d[22] => register~649.DATAB
d[22] => register~617.DATAB
d[22] => register~585.DATAB
d[22] => register~553.DATAB
d[22] => register~521.DATAB
d[22] => register~489.DATAB
d[22] => register~457.DATAB
d[22] => register~425.DATAB
d[22] => register~393.DATAB
d[22] => register~361.DATAB
d[22] => register~329.DATAB
d[22] => register~297.DATAB
d[22] => register~265.DATAB
d[22] => register~233.DATAB
d[22] => register~201.DATAB
d[22] => register~169.DATAB
d[22] => register~137.DATAB
d[22] => register~105.DATAB
d[22] => register~73.DATAB
d[22] => register~41.DATAB
d[22] => register~9.DATAB
d[23] => register~968.DATAB
d[23] => register~936.DATAB
d[23] => register~904.DATAB
d[23] => register~872.DATAB
d[23] => register~840.DATAB
d[23] => register~808.DATAB
d[23] => register~776.DATAB
d[23] => register~744.DATAB
d[23] => register~712.DATAB
d[23] => register~680.DATAB
d[23] => register~648.DATAB
d[23] => register~616.DATAB
d[23] => register~584.DATAB
d[23] => register~552.DATAB
d[23] => register~520.DATAB
d[23] => register~488.DATAB
d[23] => register~456.DATAB
d[23] => register~424.DATAB
d[23] => register~392.DATAB
d[23] => register~360.DATAB
d[23] => register~328.DATAB
d[23] => register~296.DATAB
d[23] => register~264.DATAB
d[23] => register~232.DATAB
d[23] => register~200.DATAB
d[23] => register~168.DATAB
d[23] => register~136.DATAB
d[23] => register~104.DATAB
d[23] => register~72.DATAB
d[23] => register~40.DATAB
d[23] => register~8.DATAB
d[24] => register~967.DATAB
d[24] => register~935.DATAB
d[24] => register~903.DATAB
d[24] => register~871.DATAB
d[24] => register~839.DATAB
d[24] => register~807.DATAB
d[24] => register~775.DATAB
d[24] => register~743.DATAB
d[24] => register~711.DATAB
d[24] => register~679.DATAB
d[24] => register~647.DATAB
d[24] => register~615.DATAB
d[24] => register~583.DATAB
d[24] => register~551.DATAB
d[24] => register~519.DATAB
d[24] => register~487.DATAB
d[24] => register~455.DATAB
d[24] => register~423.DATAB
d[24] => register~391.DATAB
d[24] => register~359.DATAB
d[24] => register~327.DATAB
d[24] => register~295.DATAB
d[24] => register~263.DATAB
d[24] => register~231.DATAB
d[24] => register~199.DATAB
d[24] => register~167.DATAB
d[24] => register~135.DATAB
d[24] => register~103.DATAB
d[24] => register~71.DATAB
d[24] => register~39.DATAB
d[24] => register~7.DATAB
d[25] => register~966.DATAB
d[25] => register~934.DATAB
d[25] => register~902.DATAB
d[25] => register~870.DATAB
d[25] => register~838.DATAB
d[25] => register~806.DATAB
d[25] => register~774.DATAB
d[25] => register~742.DATAB
d[25] => register~710.DATAB
d[25] => register~678.DATAB
d[25] => register~646.DATAB
d[25] => register~614.DATAB
d[25] => register~582.DATAB
d[25] => register~550.DATAB
d[25] => register~518.DATAB
d[25] => register~486.DATAB
d[25] => register~454.DATAB
d[25] => register~422.DATAB
d[25] => register~390.DATAB
d[25] => register~358.DATAB
d[25] => register~326.DATAB
d[25] => register~294.DATAB
d[25] => register~262.DATAB
d[25] => register~230.DATAB
d[25] => register~198.DATAB
d[25] => register~166.DATAB
d[25] => register~134.DATAB
d[25] => register~102.DATAB
d[25] => register~70.DATAB
d[25] => register~38.DATAB
d[25] => register~6.DATAB
d[26] => register~965.DATAB
d[26] => register~933.DATAB
d[26] => register~901.DATAB
d[26] => register~869.DATAB
d[26] => register~837.DATAB
d[26] => register~805.DATAB
d[26] => register~773.DATAB
d[26] => register~741.DATAB
d[26] => register~709.DATAB
d[26] => register~677.DATAB
d[26] => register~645.DATAB
d[26] => register~613.DATAB
d[26] => register~581.DATAB
d[26] => register~549.DATAB
d[26] => register~517.DATAB
d[26] => register~485.DATAB
d[26] => register~453.DATAB
d[26] => register~421.DATAB
d[26] => register~389.DATAB
d[26] => register~357.DATAB
d[26] => register~325.DATAB
d[26] => register~293.DATAB
d[26] => register~261.DATAB
d[26] => register~229.DATAB
d[26] => register~197.DATAB
d[26] => register~165.DATAB
d[26] => register~133.DATAB
d[26] => register~101.DATAB
d[26] => register~69.DATAB
d[26] => register~37.DATAB
d[26] => register~5.DATAB
d[27] => register~964.DATAB
d[27] => register~932.DATAB
d[27] => register~900.DATAB
d[27] => register~868.DATAB
d[27] => register~836.DATAB
d[27] => register~804.DATAB
d[27] => register~772.DATAB
d[27] => register~740.DATAB
d[27] => register~708.DATAB
d[27] => register~676.DATAB
d[27] => register~644.DATAB
d[27] => register~612.DATAB
d[27] => register~580.DATAB
d[27] => register~548.DATAB
d[27] => register~516.DATAB
d[27] => register~484.DATAB
d[27] => register~452.DATAB
d[27] => register~420.DATAB
d[27] => register~388.DATAB
d[27] => register~356.DATAB
d[27] => register~324.DATAB
d[27] => register~292.DATAB
d[27] => register~260.DATAB
d[27] => register~228.DATAB
d[27] => register~196.DATAB
d[27] => register~164.DATAB
d[27] => register~132.DATAB
d[27] => register~100.DATAB
d[27] => register~68.DATAB
d[27] => register~36.DATAB
d[27] => register~4.DATAB
d[28] => register~963.DATAB
d[28] => register~931.DATAB
d[28] => register~899.DATAB
d[28] => register~867.DATAB
d[28] => register~835.DATAB
d[28] => register~803.DATAB
d[28] => register~771.DATAB
d[28] => register~739.DATAB
d[28] => register~707.DATAB
d[28] => register~675.DATAB
d[28] => register~643.DATAB
d[28] => register~611.DATAB
d[28] => register~579.DATAB
d[28] => register~547.DATAB
d[28] => register~515.DATAB
d[28] => register~483.DATAB
d[28] => register~451.DATAB
d[28] => register~419.DATAB
d[28] => register~387.DATAB
d[28] => register~355.DATAB
d[28] => register~323.DATAB
d[28] => register~291.DATAB
d[28] => register~259.DATAB
d[28] => register~227.DATAB
d[28] => register~195.DATAB
d[28] => register~163.DATAB
d[28] => register~131.DATAB
d[28] => register~99.DATAB
d[28] => register~67.DATAB
d[28] => register~35.DATAB
d[28] => register~3.DATAB
d[29] => register~962.DATAB
d[29] => register~930.DATAB
d[29] => register~898.DATAB
d[29] => register~866.DATAB
d[29] => register~834.DATAB
d[29] => register~802.DATAB
d[29] => register~770.DATAB
d[29] => register~738.DATAB
d[29] => register~706.DATAB
d[29] => register~674.DATAB
d[29] => register~642.DATAB
d[29] => register~610.DATAB
d[29] => register~578.DATAB
d[29] => register~546.DATAB
d[29] => register~514.DATAB
d[29] => register~482.DATAB
d[29] => register~450.DATAB
d[29] => register~418.DATAB
d[29] => register~386.DATAB
d[29] => register~354.DATAB
d[29] => register~322.DATAB
d[29] => register~290.DATAB
d[29] => register~258.DATAB
d[29] => register~226.DATAB
d[29] => register~194.DATAB
d[29] => register~162.DATAB
d[29] => register~130.DATAB
d[29] => register~98.DATAB
d[29] => register~66.DATAB
d[29] => register~34.DATAB
d[29] => register~2.DATAB
d[30] => register~961.DATAB
d[30] => register~929.DATAB
d[30] => register~897.DATAB
d[30] => register~865.DATAB
d[30] => register~833.DATAB
d[30] => register~801.DATAB
d[30] => register~769.DATAB
d[30] => register~737.DATAB
d[30] => register~705.DATAB
d[30] => register~673.DATAB
d[30] => register~641.DATAB
d[30] => register~609.DATAB
d[30] => register~577.DATAB
d[30] => register~545.DATAB
d[30] => register~513.DATAB
d[30] => register~481.DATAB
d[30] => register~449.DATAB
d[30] => register~417.DATAB
d[30] => register~385.DATAB
d[30] => register~353.DATAB
d[30] => register~321.DATAB
d[30] => register~289.DATAB
d[30] => register~257.DATAB
d[30] => register~225.DATAB
d[30] => register~193.DATAB
d[30] => register~161.DATAB
d[30] => register~129.DATAB
d[30] => register~97.DATAB
d[30] => register~65.DATAB
d[30] => register~33.DATAB
d[30] => register~1.DATAB
d[31] => register~960.DATAB
d[31] => register~928.DATAB
d[31] => register~896.DATAB
d[31] => register~864.DATAB
d[31] => register~832.DATAB
d[31] => register~800.DATAB
d[31] => register~768.DATAB
d[31] => register~736.DATAB
d[31] => register~704.DATAB
d[31] => register~672.DATAB
d[31] => register~640.DATAB
d[31] => register~608.DATAB
d[31] => register~576.DATAB
d[31] => register~544.DATAB
d[31] => register~512.DATAB
d[31] => register~480.DATAB
d[31] => register~448.DATAB
d[31] => register~416.DATAB
d[31] => register~384.DATAB
d[31] => register~352.DATAB
d[31] => register~320.DATAB
d[31] => register~288.DATAB
d[31] => register~256.DATAB
d[31] => register~224.DATAB
d[31] => register~192.DATAB
d[31] => register~160.DATAB
d[31] => register~128.DATAB
d[31] => register~96.DATAB
d[31] => register~64.DATAB
d[31] => register~32.DATAB
d[31] => register~0.DATAB
wn[0] => Decoder0.IN4
wn[0] => Equal2.IN27
wn[1] => Decoder0.IN3
wn[1] => Equal2.IN28
wn[2] => Decoder0.IN2
wn[2] => Equal2.IN29
wn[3] => Decoder0.IN1
wn[3] => Equal2.IN30
wn[4] => Decoder0.IN0
wn[4] => Equal2.IN31
we => always0~0.IN1
clk => register[1][31].CLK
clk => register[1][30].CLK
clk => register[1][29].CLK
clk => register[1][28].CLK
clk => register[1][27].CLK
clk => register[1][26].CLK
clk => register[1][25].CLK
clk => register[1][24].CLK
clk => register[1][23].CLK
clk => register[1][22].CLK
clk => register[1][21].CLK
clk => register[1][20].CLK
clk => register[1][19].CLK
clk => register[1][18].CLK
clk => register[1][17].CLK
clk => register[1][16].CLK
clk => register[1][15].CLK
clk => register[1][14].CLK
clk => register[1][13].CLK
clk => register[1][12].CLK
clk => register[1][11].CLK
clk => register[1][10].CLK
clk => register[1][9].CLK
clk => register[1][8].CLK
clk => register[1][7].CLK
clk => register[1][6].CLK
clk => register[1][5].CLK
clk => register[1][4].CLK
clk => register[1][3].CLK
clk => register[1][2].CLK
clk => register[1][1].CLK
clk => register[1][0].CLK
clk => register[2][31].CLK
clk => register[2][30].CLK
clk => register[2][29].CLK
clk => register[2][28].CLK
clk => register[2][27].CLK
clk => register[2][26].CLK
clk => register[2][25].CLK
clk => register[2][24].CLK
clk => register[2][23].CLK
clk => register[2][22].CLK
clk => register[2][21].CLK
clk => register[2][20].CLK
clk => register[2][19].CLK
clk => register[2][18].CLK
clk => register[2][17].CLK
clk => register[2][16].CLK
clk => register[2][15].CLK
clk => register[2][14].CLK
clk => register[2][13].CLK
clk => register[2][12].CLK
clk => register[2][11].CLK
clk => register[2][10].CLK
clk => register[2][9].CLK
clk => register[2][8].CLK
clk => register[2][7].CLK
clk => register[2][6].CLK
clk => register[2][5].CLK
clk => register[2][4].CLK
clk => register[2][3].CLK
clk => register[2][2].CLK
clk => register[2][1].CLK
clk => register[2][0].CLK
clk => register[3][31].CLK
clk => register[3][30].CLK
clk => register[3][29].CLK
clk => register[3][28].CLK
clk => register[3][27].CLK
clk => register[3][26].CLK
clk => register[3][25].CLK
clk => register[3][24].CLK
clk => register[3][23].CLK
clk => register[3][22].CLK
clk => register[3][21].CLK
clk => register[3][20].CLK
clk => register[3][19].CLK
clk => register[3][18].CLK
clk => register[3][17].CLK
clk => register[3][16].CLK
clk => register[3][15].CLK
clk => register[3][14].CLK
clk => register[3][13].CLK
clk => register[3][12].CLK
clk => register[3][11].CLK
clk => register[3][10].CLK
clk => register[3][9].CLK
clk => register[3][8].CLK
clk => register[3][7].CLK
clk => register[3][6].CLK
clk => register[3][5].CLK
clk => register[3][4].CLK
clk => register[3][3].CLK
clk => register[3][2].CLK
clk => register[3][1].CLK
clk => register[3][0].CLK
clk => register[4][31].CLK
clk => register[4][30].CLK
clk => register[4][29].CLK
clk => register[4][28].CLK
clk => register[4][27].CLK
clk => register[4][26].CLK
clk => register[4][25].CLK
clk => register[4][24].CLK
clk => register[4][23].CLK
clk => register[4][22].CLK
clk => register[4][21].CLK
clk => register[4][20].CLK
clk => register[4][19].CLK
clk => register[4][18].CLK
clk => register[4][17].CLK
clk => register[4][16].CLK
clk => register[4][15].CLK
clk => register[4][14].CLK
clk => register[4][13].CLK
clk => register[4][12].CLK
clk => register[4][11].CLK
clk => register[4][10].CLK
clk => register[4][9].CLK
clk => register[4][8].CLK
clk => register[4][7].CLK
clk => register[4][6].CLK
clk => register[4][5].CLK
clk => register[4][4].CLK
clk => register[4][3].CLK
clk => register[4][2].CLK
clk => register[4][1].CLK
clk => register[4][0].CLK
clk => register[5][31].CLK
clk => register[5][30].CLK
clk => register[5][29].CLK
clk => register[5][28].CLK
clk => register[5][27].CLK
clk => register[5][26].CLK
clk => register[5][25].CLK
clk => register[5][24].CLK
clk => register[5][23].CLK
clk => register[5][22].CLK
clk => register[5][21].CLK
clk => register[5][20].CLK
clk => register[5][19].CLK
clk => register[5][18].CLK
clk => register[5][17].CLK
clk => register[5][16].CLK
clk => register[5][15].CLK
clk => register[5][14].CLK
clk => register[5][13].CLK
clk => register[5][12].CLK
clk => register[5][11].CLK
clk => register[5][10].CLK
clk => register[5][9].CLK
clk => register[5][8].CLK
clk => register[5][7].CLK
clk => register[5][6].CLK
clk => register[5][5].CLK
clk => register[5][4].CLK
clk => register[5][3].CLK
clk => register[5][2].CLK
clk => register[5][1].CLK
clk => register[5][0].CLK
clk => register[6][31].CLK
clk => register[6][30].CLK
clk => register[6][29].CLK
clk => register[6][28].CLK
clk => register[6][27].CLK
clk => register[6][26].CLK
clk => register[6][25].CLK
clk => register[6][24].CLK
clk => register[6][23].CLK
clk => register[6][22].CLK
clk => register[6][21].CLK
clk => register[6][20].CLK
clk => register[6][19].CLK
clk => register[6][18].CLK
clk => register[6][17].CLK
clk => register[6][16].CLK
clk => register[6][15].CLK
clk => register[6][14].CLK
clk => register[6][13].CLK
clk => register[6][12].CLK
clk => register[6][11].CLK
clk => register[6][10].CLK
clk => register[6][9].CLK
clk => register[6][8].CLK
clk => register[6][7].CLK
clk => register[6][6].CLK
clk => register[6][5].CLK
clk => register[6][4].CLK
clk => register[6][3].CLK
clk => register[6][2].CLK
clk => register[6][1].CLK
clk => register[6][0].CLK
clk => register[7][31].CLK
clk => register[7][30].CLK
clk => register[7][29].CLK
clk => register[7][28].CLK
clk => register[7][27].CLK
clk => register[7][26].CLK
clk => register[7][25].CLK
clk => register[7][24].CLK
clk => register[7][23].CLK
clk => register[7][22].CLK
clk => register[7][21].CLK
clk => register[7][20].CLK
clk => register[7][19].CLK
clk => register[7][18].CLK
clk => register[7][17].CLK
clk => register[7][16].CLK
clk => register[7][15].CLK
clk => register[7][14].CLK
clk => register[7][13].CLK
clk => register[7][12].CLK
clk => register[7][11].CLK
clk => register[7][10].CLK
clk => register[7][9].CLK
clk => register[7][8].CLK
clk => register[7][7].CLK
clk => register[7][6].CLK
clk => register[7][5].CLK
clk => register[7][4].CLK
clk => register[7][3].CLK
clk => register[7][2].CLK
clk => register[7][1].CLK
clk => register[7][0].CLK
clk => register[8][31].CLK
clk => register[8][30].CLK
clk => register[8][29].CLK
clk => register[8][28].CLK
clk => register[8][27].CLK
clk => register[8][26].CLK
clk => register[8][25].CLK
clk => register[8][24].CLK
clk => register[8][23].CLK
clk => register[8][22].CLK
clk => register[8][21].CLK
clk => register[8][20].CLK
clk => register[8][19].CLK
clk => register[8][18].CLK
clk => register[8][17].CLK
clk => register[8][16].CLK
clk => register[8][15].CLK
clk => register[8][14].CLK
clk => register[8][13].CLK
clk => register[8][12].CLK
clk => register[8][11].CLK
clk => register[8][10].CLK
clk => register[8][9].CLK
clk => register[8][8].CLK
clk => register[8][7].CLK
clk => register[8][6].CLK
clk => register[8][5].CLK
clk => register[8][4].CLK
clk => register[8][3].CLK
clk => register[8][2].CLK
clk => register[8][1].CLK
clk => register[8][0].CLK
clk => register[9][31].CLK
clk => register[9][30].CLK
clk => register[9][29].CLK
clk => register[9][28].CLK
clk => register[9][27].CLK
clk => register[9][26].CLK
clk => register[9][25].CLK
clk => register[9][24].CLK
clk => register[9][23].CLK
clk => register[9][22].CLK
clk => register[9][21].CLK
clk => register[9][20].CLK
clk => register[9][19].CLK
clk => register[9][18].CLK
clk => register[9][17].CLK
clk => register[9][16].CLK
clk => register[9][15].CLK
clk => register[9][14].CLK
clk => register[9][13].CLK
clk => register[9][12].CLK
clk => register[9][11].CLK
clk => register[9][10].CLK
clk => register[9][9].CLK
clk => register[9][8].CLK
clk => register[9][7].CLK
clk => register[9][6].CLK
clk => register[9][5].CLK
clk => register[9][4].CLK
clk => register[9][3].CLK
clk => register[9][2].CLK
clk => register[9][1].CLK
clk => register[9][0].CLK
clk => register[10][31].CLK
clk => register[10][30].CLK
clk => register[10][29].CLK
clk => register[10][28].CLK
clk => register[10][27].CLK
clk => register[10][26].CLK
clk => register[10][25].CLK
clk => register[10][24].CLK
clk => register[10][23].CLK
clk => register[10][22].CLK
clk => register[10][21].CLK
clk => register[10][20].CLK
clk => register[10][19].CLK
clk => register[10][18].CLK
clk => register[10][17].CLK
clk => register[10][16].CLK
clk => register[10][15].CLK
clk => register[10][14].CLK
clk => register[10][13].CLK
clk => register[10][12].CLK
clk => register[10][11].CLK
clk => register[10][10].CLK
clk => register[10][9].CLK
clk => register[10][8].CLK
clk => register[10][7].CLK
clk => register[10][6].CLK
clk => register[10][5].CLK
clk => register[10][4].CLK
clk => register[10][3].CLK
clk => register[10][2].CLK
clk => register[10][1].CLK
clk => register[10][0].CLK
clk => register[11][31].CLK
clk => register[11][30].CLK
clk => register[11][29].CLK
clk => register[11][28].CLK
clk => register[11][27].CLK
clk => register[11][26].CLK
clk => register[11][25].CLK
clk => register[11][24].CLK
clk => register[11][23].CLK
clk => register[11][22].CLK
clk => register[11][21].CLK
clk => register[11][20].CLK
clk => register[11][19].CLK
clk => register[11][18].CLK
clk => register[11][17].CLK
clk => register[11][16].CLK
clk => register[11][15].CLK
clk => register[11][14].CLK
clk => register[11][13].CLK
clk => register[11][12].CLK
clk => register[11][11].CLK
clk => register[11][10].CLK
clk => register[11][9].CLK
clk => register[11][8].CLK
clk => register[11][7].CLK
clk => register[11][6].CLK
clk => register[11][5].CLK
clk => register[11][4].CLK
clk => register[11][3].CLK
clk => register[11][2].CLK
clk => register[11][1].CLK
clk => register[11][0].CLK
clk => register[12][31].CLK
clk => register[12][30].CLK
clk => register[12][29].CLK
clk => register[12][28].CLK
clk => register[12][27].CLK
clk => register[12][26].CLK
clk => register[12][25].CLK
clk => register[12][24].CLK
clk => register[12][23].CLK
clk => register[12][22].CLK
clk => register[12][21].CLK
clk => register[12][20].CLK
clk => register[12][19].CLK
clk => register[12][18].CLK
clk => register[12][17].CLK
clk => register[12][16].CLK
clk => register[12][15].CLK
clk => register[12][14].CLK
clk => register[12][13].CLK
clk => register[12][12].CLK
clk => register[12][11].CLK
clk => register[12][10].CLK
clk => register[12][9].CLK
clk => register[12][8].CLK
clk => register[12][7].CLK
clk => register[12][6].CLK
clk => register[12][5].CLK
clk => register[12][4].CLK
clk => register[12][3].CLK
clk => register[12][2].CLK
clk => register[12][1].CLK
clk => register[12][0].CLK
clk => register[13][31].CLK
clk => register[13][30].CLK
clk => register[13][29].CLK
clk => register[13][28].CLK
clk => register[13][27].CLK
clk => register[13][26].CLK
clk => register[13][25].CLK
clk => register[13][24].CLK
clk => register[13][23].CLK
clk => register[13][22].CLK
clk => register[13][21].CLK
clk => register[13][20].CLK
clk => register[13][19].CLK
clk => register[13][18].CLK
clk => register[13][17].CLK
clk => register[13][16].CLK
clk => register[13][15].CLK
clk => register[13][14].CLK
clk => register[13][13].CLK
clk => register[13][12].CLK
clk => register[13][11].CLK
clk => register[13][10].CLK
clk => register[13][9].CLK
clk => register[13][8].CLK
clk => register[13][7].CLK
clk => register[13][6].CLK
clk => register[13][5].CLK
clk => register[13][4].CLK
clk => register[13][3].CLK
clk => register[13][2].CLK
clk => register[13][1].CLK
clk => register[13][0].CLK
clk => register[14][31].CLK
clk => register[14][30].CLK
clk => register[14][29].CLK
clk => register[14][28].CLK
clk => register[14][27].CLK
clk => register[14][26].CLK
clk => register[14][25].CLK
clk => register[14][24].CLK
clk => register[14][23].CLK
clk => register[14][22].CLK
clk => register[14][21].CLK
clk => register[14][20].CLK
clk => register[14][19].CLK
clk => register[14][18].CLK
clk => register[14][17].CLK
clk => register[14][16].CLK
clk => register[14][15].CLK
clk => register[14][14].CLK
clk => register[14][13].CLK
clk => register[14][12].CLK
clk => register[14][11].CLK
clk => register[14][10].CLK
clk => register[14][9].CLK
clk => register[14][8].CLK
clk => register[14][7].CLK
clk => register[14][6].CLK
clk => register[14][5].CLK
clk => register[14][4].CLK
clk => register[14][3].CLK
clk => register[14][2].CLK
clk => register[14][1].CLK
clk => register[14][0].CLK
clk => register[15][31].CLK
clk => register[15][30].CLK
clk => register[15][29].CLK
clk => register[15][28].CLK
clk => register[15][27].CLK
clk => register[15][26].CLK
clk => register[15][25].CLK
clk => register[15][24].CLK
clk => register[15][23].CLK
clk => register[15][22].CLK
clk => register[15][21].CLK
clk => register[15][20].CLK
clk => register[15][19].CLK
clk => register[15][18].CLK
clk => register[15][17].CLK
clk => register[15][16].CLK
clk => register[15][15].CLK
clk => register[15][14].CLK
clk => register[15][13].CLK
clk => register[15][12].CLK
clk => register[15][11].CLK
clk => register[15][10].CLK
clk => register[15][9].CLK
clk => register[15][8].CLK
clk => register[15][7].CLK
clk => register[15][6].CLK
clk => register[15][5].CLK
clk => register[15][4].CLK
clk => register[15][3].CLK
clk => register[15][2].CLK
clk => register[15][1].CLK
clk => register[15][0].CLK
clk => register[16][31].CLK
clk => register[16][30].CLK
clk => register[16][29].CLK
clk => register[16][28].CLK
clk => register[16][27].CLK
clk => register[16][26].CLK
clk => register[16][25].CLK
clk => register[16][24].CLK
clk => register[16][23].CLK
clk => register[16][22].CLK
clk => register[16][21].CLK
clk => register[16][20].CLK
clk => register[16][19].CLK
clk => register[16][18].CLK
clk => register[16][17].CLK
clk => register[16][16].CLK
clk => register[16][15].CLK
clk => register[16][14].CLK
clk => register[16][13].CLK
clk => register[16][12].CLK
clk => register[16][11].CLK
clk => register[16][10].CLK
clk => register[16][9].CLK
clk => register[16][8].CLK
clk => register[16][7].CLK
clk => register[16][6].CLK
clk => register[16][5].CLK
clk => register[16][4].CLK
clk => register[16][3].CLK
clk => register[16][2].CLK
clk => register[16][1].CLK
clk => register[16][0].CLK
clk => register[17][31].CLK
clk => register[17][30].CLK
clk => register[17][29].CLK
clk => register[17][28].CLK
clk => register[17][27].CLK
clk => register[17][26].CLK
clk => register[17][25].CLK
clk => register[17][24].CLK
clk => register[17][23].CLK
clk => register[17][22].CLK
clk => register[17][21].CLK
clk => register[17][20].CLK
clk => register[17][19].CLK
clk => register[17][18].CLK
clk => register[17][17].CLK
clk => register[17][16].CLK
clk => register[17][15].CLK
clk => register[17][14].CLK
clk => register[17][13].CLK
clk => register[17][12].CLK
clk => register[17][11].CLK
clk => register[17][10].CLK
clk => register[17][9].CLK
clk => register[17][8].CLK
clk => register[17][7].CLK
clk => register[17][6].CLK
clk => register[17][5].CLK
clk => register[17][4].CLK
clk => register[17][3].CLK
clk => register[17][2].CLK
clk => register[17][1].CLK
clk => register[17][0].CLK
clk => register[18][31].CLK
clk => register[18][30].CLK
clk => register[18][29].CLK
clk => register[18][28].CLK
clk => register[18][27].CLK
clk => register[18][26].CLK
clk => register[18][25].CLK
clk => register[18][24].CLK
clk => register[18][23].CLK
clk => register[18][22].CLK
clk => register[18][21].CLK
clk => register[18][20].CLK
clk => register[18][19].CLK
clk => register[18][18].CLK
clk => register[18][17].CLK
clk => register[18][16].CLK
clk => register[18][15].CLK
clk => register[18][14].CLK
clk => register[18][13].CLK
clk => register[18][12].CLK
clk => register[18][11].CLK
clk => register[18][10].CLK
clk => register[18][9].CLK
clk => register[18][8].CLK
clk => register[18][7].CLK
clk => register[18][6].CLK
clk => register[18][5].CLK
clk => register[18][4].CLK
clk => register[18][3].CLK
clk => register[18][2].CLK
clk => register[18][1].CLK
clk => register[18][0].CLK
clk => register[19][31].CLK
clk => register[19][30].CLK
clk => register[19][29].CLK
clk => register[19][28].CLK
clk => register[19][27].CLK
clk => register[19][26].CLK
clk => register[19][25].CLK
clk => register[19][24].CLK
clk => register[19][23].CLK
clk => register[19][22].CLK
clk => register[19][21].CLK
clk => register[19][20].CLK
clk => register[19][19].CLK
clk => register[19][18].CLK
clk => register[19][17].CLK
clk => register[19][16].CLK
clk => register[19][15].CLK
clk => register[19][14].CLK
clk => register[19][13].CLK
clk => register[19][12].CLK
clk => register[19][11].CLK
clk => register[19][10].CLK
clk => register[19][9].CLK
clk => register[19][8].CLK
clk => register[19][7].CLK
clk => register[19][6].CLK
clk => register[19][5].CLK
clk => register[19][4].CLK
clk => register[19][3].CLK
clk => register[19][2].CLK
clk => register[19][1].CLK
clk => register[19][0].CLK
clk => register[20][31].CLK
clk => register[20][30].CLK
clk => register[20][29].CLK
clk => register[20][28].CLK
clk => register[20][27].CLK
clk => register[20][26].CLK
clk => register[20][25].CLK
clk => register[20][24].CLK
clk => register[20][23].CLK
clk => register[20][22].CLK
clk => register[20][21].CLK
clk => register[20][20].CLK
clk => register[20][19].CLK
clk => register[20][18].CLK
clk => register[20][17].CLK
clk => register[20][16].CLK
clk => register[20][15].CLK
clk => register[20][14].CLK
clk => register[20][13].CLK
clk => register[20][12].CLK
clk => register[20][11].CLK
clk => register[20][10].CLK
clk => register[20][9].CLK
clk => register[20][8].CLK
clk => register[20][7].CLK
clk => register[20][6].CLK
clk => register[20][5].CLK
clk => register[20][4].CLK
clk => register[20][3].CLK
clk => register[20][2].CLK
clk => register[20][1].CLK
clk => register[20][0].CLK
clk => register[21][31].CLK
clk => register[21][30].CLK
clk => register[21][29].CLK
clk => register[21][28].CLK
clk => register[21][27].CLK
clk => register[21][26].CLK
clk => register[21][25].CLK
clk => register[21][24].CLK
clk => register[21][23].CLK
clk => register[21][22].CLK
clk => register[21][21].CLK
clk => register[21][20].CLK
clk => register[21][19].CLK
clk => register[21][18].CLK
clk => register[21][17].CLK
clk => register[21][16].CLK
clk => register[21][15].CLK
clk => register[21][14].CLK
clk => register[21][13].CLK
clk => register[21][12].CLK
clk => register[21][11].CLK
clk => register[21][10].CLK
clk => register[21][9].CLK
clk => register[21][8].CLK
clk => register[21][7].CLK
clk => register[21][6].CLK
clk => register[21][5].CLK
clk => register[21][4].CLK
clk => register[21][3].CLK
clk => register[21][2].CLK
clk => register[21][1].CLK
clk => register[21][0].CLK
clk => register[22][31].CLK
clk => register[22][30].CLK
clk => register[22][29].CLK
clk => register[22][28].CLK
clk => register[22][27].CLK
clk => register[22][26].CLK
clk => register[22][25].CLK
clk => register[22][24].CLK
clk => register[22][23].CLK
clk => register[22][22].CLK
clk => register[22][21].CLK
clk => register[22][20].CLK
clk => register[22][19].CLK
clk => register[22][18].CLK
clk => register[22][17].CLK
clk => register[22][16].CLK
clk => register[22][15].CLK
clk => register[22][14].CLK
clk => register[22][13].CLK
clk => register[22][12].CLK
clk => register[22][11].CLK
clk => register[22][10].CLK
clk => register[22][9].CLK
clk => register[22][8].CLK
clk => register[22][7].CLK
clk => register[22][6].CLK
clk => register[22][5].CLK
clk => register[22][4].CLK
clk => register[22][3].CLK
clk => register[22][2].CLK
clk => register[22][1].CLK
clk => register[22][0].CLK
clk => register[23][31].CLK
clk => register[23][30].CLK
clk => register[23][29].CLK
clk => register[23][28].CLK
clk => register[23][27].CLK
clk => register[23][26].CLK
clk => register[23][25].CLK
clk => register[23][24].CLK
clk => register[23][23].CLK
clk => register[23][22].CLK
clk => register[23][21].CLK
clk => register[23][20].CLK
clk => register[23][19].CLK
clk => register[23][18].CLK
clk => register[23][17].CLK
clk => register[23][16].CLK
clk => register[23][15].CLK
clk => register[23][14].CLK
clk => register[23][13].CLK
clk => register[23][12].CLK
clk => register[23][11].CLK
clk => register[23][10].CLK
clk => register[23][9].CLK
clk => register[23][8].CLK
clk => register[23][7].CLK
clk => register[23][6].CLK
clk => register[23][5].CLK
clk => register[23][4].CLK
clk => register[23][3].CLK
clk => register[23][2].CLK
clk => register[23][1].CLK
clk => register[23][0].CLK
clk => register[24][31].CLK
clk => register[24][30].CLK
clk => register[24][29].CLK
clk => register[24][28].CLK
clk => register[24][27].CLK
clk => register[24][26].CLK
clk => register[24][25].CLK
clk => register[24][24].CLK
clk => register[24][23].CLK
clk => register[24][22].CLK
clk => register[24][21].CLK
clk => register[24][20].CLK
clk => register[24][19].CLK
clk => register[24][18].CLK
clk => register[24][17].CLK
clk => register[24][16].CLK
clk => register[24][15].CLK
clk => register[24][14].CLK
clk => register[24][13].CLK
clk => register[24][12].CLK
clk => register[24][11].CLK
clk => register[24][10].CLK
clk => register[24][9].CLK
clk => register[24][8].CLK
clk => register[24][7].CLK
clk => register[24][6].CLK
clk => register[24][5].CLK
clk => register[24][4].CLK
clk => register[24][3].CLK
clk => register[24][2].CLK
clk => register[24][1].CLK
clk => register[24][0].CLK
clk => register[25][31].CLK
clk => register[25][30].CLK
clk => register[25][29].CLK
clk => register[25][28].CLK
clk => register[25][27].CLK
clk => register[25][26].CLK
clk => register[25][25].CLK
clk => register[25][24].CLK
clk => register[25][23].CLK
clk => register[25][22].CLK
clk => register[25][21].CLK
clk => register[25][20].CLK
clk => register[25][19].CLK
clk => register[25][18].CLK
clk => register[25][17].CLK
clk => register[25][16].CLK
clk => register[25][15].CLK
clk => register[25][14].CLK
clk => register[25][13].CLK
clk => register[25][12].CLK
clk => register[25][11].CLK
clk => register[25][10].CLK
clk => register[25][9].CLK
clk => register[25][8].CLK
clk => register[25][7].CLK
clk => register[25][6].CLK
clk => register[25][5].CLK
clk => register[25][4].CLK
clk => register[25][3].CLK
clk => register[25][2].CLK
clk => register[25][1].CLK
clk => register[25][0].CLK
clk => register[26][31].CLK
clk => register[26][30].CLK
clk => register[26][29].CLK
clk => register[26][28].CLK
clk => register[26][27].CLK
clk => register[26][26].CLK
clk => register[26][25].CLK
clk => register[26][24].CLK
clk => register[26][23].CLK
clk => register[26][22].CLK
clk => register[26][21].CLK
clk => register[26][20].CLK
clk => register[26][19].CLK
clk => register[26][18].CLK
clk => register[26][17].CLK
clk => register[26][16].CLK
clk => register[26][15].CLK
clk => register[26][14].CLK
clk => register[26][13].CLK
clk => register[26][12].CLK
clk => register[26][11].CLK
clk => register[26][10].CLK
clk => register[26][9].CLK
clk => register[26][8].CLK
clk => register[26][7].CLK
clk => register[26][6].CLK
clk => register[26][5].CLK
clk => register[26][4].CLK
clk => register[26][3].CLK
clk => register[26][2].CLK
clk => register[26][1].CLK
clk => register[26][0].CLK
clk => register[27][31].CLK
clk => register[27][30].CLK
clk => register[27][29].CLK
clk => register[27][28].CLK
clk => register[27][27].CLK
clk => register[27][26].CLK
clk => register[27][25].CLK
clk => register[27][24].CLK
clk => register[27][23].CLK
clk => register[27][22].CLK
clk => register[27][21].CLK
clk => register[27][20].CLK
clk => register[27][19].CLK
clk => register[27][18].CLK
clk => register[27][17].CLK
clk => register[27][16].CLK
clk => register[27][15].CLK
clk => register[27][14].CLK
clk => register[27][13].CLK
clk => register[27][12].CLK
clk => register[27][11].CLK
clk => register[27][10].CLK
clk => register[27][9].CLK
clk => register[27][8].CLK
clk => register[27][7].CLK
clk => register[27][6].CLK
clk => register[27][5].CLK
clk => register[27][4].CLK
clk => register[27][3].CLK
clk => register[27][2].CLK
clk => register[27][1].CLK
clk => register[27][0].CLK
clk => register[28][31].CLK
clk => register[28][30].CLK
clk => register[28][29].CLK
clk => register[28][28].CLK
clk => register[28][27].CLK
clk => register[28][26].CLK
clk => register[28][25].CLK
clk => register[28][24].CLK
clk => register[28][23].CLK
clk => register[28][22].CLK
clk => register[28][21].CLK
clk => register[28][20].CLK
clk => register[28][19].CLK
clk => register[28][18].CLK
clk => register[28][17].CLK
clk => register[28][16].CLK
clk => register[28][15].CLK
clk => register[28][14].CLK
clk => register[28][13].CLK
clk => register[28][12].CLK
clk => register[28][11].CLK
clk => register[28][10].CLK
clk => register[28][9].CLK
clk => register[28][8].CLK
clk => register[28][7].CLK
clk => register[28][6].CLK
clk => register[28][5].CLK
clk => register[28][4].CLK
clk => register[28][3].CLK
clk => register[28][2].CLK
clk => register[28][1].CLK
clk => register[28][0].CLK
clk => register[29][31].CLK
clk => register[29][30].CLK
clk => register[29][29].CLK
clk => register[29][28].CLK
clk => register[29][27].CLK
clk => register[29][26].CLK
clk => register[29][25].CLK
clk => register[29][24].CLK
clk => register[29][23].CLK
clk => register[29][22].CLK
clk => register[29][21].CLK
clk => register[29][20].CLK
clk => register[29][19].CLK
clk => register[29][18].CLK
clk => register[29][17].CLK
clk => register[29][16].CLK
clk => register[29][15].CLK
clk => register[29][14].CLK
clk => register[29][13].CLK
clk => register[29][12].CLK
clk => register[29][11].CLK
clk => register[29][10].CLK
clk => register[29][9].CLK
clk => register[29][8].CLK
clk => register[29][7].CLK
clk => register[29][6].CLK
clk => register[29][5].CLK
clk => register[29][4].CLK
clk => register[29][3].CLK
clk => register[29][2].CLK
clk => register[29][1].CLK
clk => register[29][0].CLK
clk => register[30][31].CLK
clk => register[30][30].CLK
clk => register[30][29].CLK
clk => register[30][28].CLK
clk => register[30][27].CLK
clk => register[30][26].CLK
clk => register[30][25].CLK
clk => register[30][24].CLK
clk => register[30][23].CLK
clk => register[30][22].CLK
clk => register[30][21].CLK
clk => register[30][20].CLK
clk => register[30][19].CLK
clk => register[30][18].CLK
clk => register[30][17].CLK
clk => register[30][16].CLK
clk => register[30][15].CLK
clk => register[30][14].CLK
clk => register[30][13].CLK
clk => register[30][12].CLK
clk => register[30][11].CLK
clk => register[30][10].CLK
clk => register[30][9].CLK
clk => register[30][8].CLK
clk => register[30][7].CLK
clk => register[30][6].CLK
clk => register[30][5].CLK
clk => register[30][4].CLK
clk => register[30][3].CLK
clk => register[30][2].CLK
clk => register[30][1].CLK
clk => register[30][0].CLK
clk => register[31][31].CLK
clk => register[31][30].CLK
clk => register[31][29].CLK
clk => register[31][28].CLK
clk => register[31][27].CLK
clk => register[31][26].CLK
clk => register[31][25].CLK
clk => register[31][24].CLK
clk => register[31][23].CLK
clk => register[31][22].CLK
clk => register[31][21].CLK
clk => register[31][20].CLK
clk => register[31][19].CLK
clk => register[31][18].CLK
clk => register[31][17].CLK
clk => register[31][16].CLK
clk => register[31][15].CLK
clk => register[31][14].CLK
clk => register[31][13].CLK
clk => register[31][12].CLK
clk => register[31][11].CLK
clk => register[31][10].CLK
clk => register[31][9].CLK
clk => register[31][8].CLK
clk => register[31][7].CLK
clk => register[31][6].CLK
clk => register[31][5].CLK
clk => register[31][4].CLK
clk => register[31][3].CLK
clk => register[31][2].CLK
clk => register[31][1].CLK
clk => register[31][0].CLK
clrn => register[1][31].ACLR
clrn => register[1][30].ACLR
clrn => register[1][29].ACLR
clrn => register[1][28].ACLR
clrn => register[1][27].ACLR
clrn => register[1][26].ACLR
clrn => register[1][25].ACLR
clrn => register[1][24].ACLR
clrn => register[1][23].ACLR
clrn => register[1][22].ACLR
clrn => register[1][21].ACLR
clrn => register[1][20].ACLR
clrn => register[1][19].ACLR
clrn => register[1][18].ACLR
clrn => register[1][17].ACLR
clrn => register[1][16].ACLR
clrn => register[1][15].ACLR
clrn => register[1][14].ACLR
clrn => register[1][13].ACLR
clrn => register[1][12].ACLR
clrn => register[1][11].ACLR
clrn => register[1][10].ACLR
clrn => register[1][9].ACLR
clrn => register[1][8].ACLR
clrn => register[1][7].ACLR
clrn => register[1][6].ACLR
clrn => register[1][5].ACLR
clrn => register[1][4].ACLR
clrn => register[1][3].ACLR
clrn => register[1][2].ACLR
clrn => register[1][1].ACLR
clrn => register[1][0].ACLR
clrn => register[2][31].ACLR
clrn => register[2][30].ACLR
clrn => register[2][29].ACLR
clrn => register[2][28].ACLR
clrn => register[2][27].ACLR
clrn => register[2][26].ACLR
clrn => register[2][25].ACLR
clrn => register[2][24].ACLR
clrn => register[2][23].ACLR
clrn => register[2][22].ACLR
clrn => register[2][21].ACLR
clrn => register[2][20].ACLR
clrn => register[2][19].ACLR
clrn => register[2][18].ACLR
clrn => register[2][17].ACLR
clrn => register[2][16].ACLR
clrn => register[2][15].ACLR
clrn => register[2][14].ACLR
clrn => register[2][13].ACLR
clrn => register[2][12].ACLR
clrn => register[2][11].ACLR
clrn => register[2][10].ACLR
clrn => register[2][9].ACLR
clrn => register[2][8].ACLR
clrn => register[2][7].ACLR
clrn => register[2][6].ACLR
clrn => register[2][5].ACLR
clrn => register[2][4].ACLR
clrn => register[2][3].ACLR
clrn => register[2][2].ACLR
clrn => register[2][1].ACLR
clrn => register[2][0].ACLR
clrn => register[3][31].ACLR
clrn => register[3][30].ACLR
clrn => register[3][29].ACLR
clrn => register[3][28].ACLR
clrn => register[3][27].ACLR
clrn => register[3][26].ACLR
clrn => register[3][25].ACLR
clrn => register[3][24].ACLR
clrn => register[3][23].ACLR
clrn => register[3][22].ACLR
clrn => register[3][21].ACLR
clrn => register[3][20].ACLR
clrn => register[3][19].ACLR
clrn => register[3][18].ACLR
clrn => register[3][17].ACLR
clrn => register[3][16].ACLR
clrn => register[3][15].ACLR
clrn => register[3][14].ACLR
clrn => register[3][13].ACLR
clrn => register[3][12].ACLR
clrn => register[3][11].ACLR
clrn => register[3][10].ACLR
clrn => register[3][9].ACLR
clrn => register[3][8].ACLR
clrn => register[3][7].ACLR
clrn => register[3][6].ACLR
clrn => register[3][5].ACLR
clrn => register[3][4].ACLR
clrn => register[3][3].ACLR
clrn => register[3][2].ACLR
clrn => register[3][1].ACLR
clrn => register[3][0].ACLR
clrn => register[4][31].ACLR
clrn => register[4][30].ACLR
clrn => register[4][29].ACLR
clrn => register[4][28].ACLR
clrn => register[4][27].ACLR
clrn => register[4][26].ACLR
clrn => register[4][25].ACLR
clrn => register[4][24].ACLR
clrn => register[4][23].ACLR
clrn => register[4][22].ACLR
clrn => register[4][21].ACLR
clrn => register[4][20].ACLR
clrn => register[4][19].ACLR
clrn => register[4][18].ACLR
clrn => register[4][17].ACLR
clrn => register[4][16].ACLR
clrn => register[4][15].ACLR
clrn => register[4][14].ACLR
clrn => register[4][13].ACLR
clrn => register[4][12].ACLR
clrn => register[4][11].ACLR
clrn => register[4][10].ACLR
clrn => register[4][9].ACLR
clrn => register[4][8].ACLR
clrn => register[4][7].ACLR
clrn => register[4][6].ACLR
clrn => register[4][5].ACLR
clrn => register[4][4].ACLR
clrn => register[4][3].ACLR
clrn => register[4][2].ACLR
clrn => register[4][1].ACLR
clrn => register[4][0].ACLR
clrn => register[5][31].ACLR
clrn => register[5][30].ACLR
clrn => register[5][29].ACLR
clrn => register[5][28].ACLR
clrn => register[5][27].ACLR
clrn => register[5][26].ACLR
clrn => register[5][25].ACLR
clrn => register[5][24].ACLR
clrn => register[5][23].ACLR
clrn => register[5][22].ACLR
clrn => register[5][21].ACLR
clrn => register[5][20].ACLR
clrn => register[5][19].ACLR
clrn => register[5][18].ACLR
clrn => register[5][17].ACLR
clrn => register[5][16].ACLR
clrn => register[5][15].ACLR
clrn => register[5][14].ACLR
clrn => register[5][13].ACLR
clrn => register[5][12].ACLR
clrn => register[5][11].ACLR
clrn => register[5][10].ACLR
clrn => register[5][9].ACLR
clrn => register[5][8].ACLR
clrn => register[5][7].ACLR
clrn => register[5][6].ACLR
clrn => register[5][5].ACLR
clrn => register[5][4].ACLR
clrn => register[5][3].ACLR
clrn => register[5][2].ACLR
clrn => register[5][1].ACLR
clrn => register[5][0].ACLR
clrn => register[6][31].ACLR
clrn => register[6][30].ACLR
clrn => register[6][29].ACLR
clrn => register[6][28].ACLR
clrn => register[6][27].ACLR
clrn => register[6][26].ACLR
clrn => register[6][25].ACLR
clrn => register[6][24].ACLR
clrn => register[6][23].ACLR
clrn => register[6][22].ACLR
clrn => register[6][21].ACLR
clrn => register[6][20].ACLR
clrn => register[6][19].ACLR
clrn => register[6][18].ACLR
clrn => register[6][17].ACLR
clrn => register[6][16].ACLR
clrn => register[6][15].ACLR
clrn => register[6][14].ACLR
clrn => register[6][13].ACLR
clrn => register[6][12].ACLR
clrn => register[6][11].ACLR
clrn => register[6][10].ACLR
clrn => register[6][9].ACLR
clrn => register[6][8].ACLR
clrn => register[6][7].ACLR
clrn => register[6][6].ACLR
clrn => register[6][5].ACLR
clrn => register[6][4].ACLR
clrn => register[6][3].ACLR
clrn => register[6][2].ACLR
clrn => register[6][1].ACLR
clrn => register[6][0].ACLR
clrn => register[7][31].ACLR
clrn => register[7][30].ACLR
clrn => register[7][29].ACLR
clrn => register[7][28].ACLR
clrn => register[7][27].ACLR
clrn => register[7][26].ACLR
clrn => register[7][25].ACLR
clrn => register[7][24].ACLR
clrn => register[7][23].ACLR
clrn => register[7][22].ACLR
clrn => register[7][21].ACLR
clrn => register[7][20].ACLR
clrn => register[7][19].ACLR
clrn => register[7][18].ACLR
clrn => register[7][17].ACLR
clrn => register[7][16].ACLR
clrn => register[7][15].ACLR
clrn => register[7][14].ACLR
clrn => register[7][13].ACLR
clrn => register[7][12].ACLR
clrn => register[7][11].ACLR
clrn => register[7][10].ACLR
clrn => register[7][9].ACLR
clrn => register[7][8].ACLR
clrn => register[7][7].ACLR
clrn => register[7][6].ACLR
clrn => register[7][5].ACLR
clrn => register[7][4].ACLR
clrn => register[7][3].ACLR
clrn => register[7][2].ACLR
clrn => register[7][1].ACLR
clrn => register[7][0].ACLR
clrn => register[8][31].ACLR
clrn => register[8][30].ACLR
clrn => register[8][29].ACLR
clrn => register[8][28].ACLR
clrn => register[8][27].ACLR
clrn => register[8][26].ACLR
clrn => register[8][25].ACLR
clrn => register[8][24].ACLR
clrn => register[8][23].ACLR
clrn => register[8][22].ACLR
clrn => register[8][21].ACLR
clrn => register[8][20].ACLR
clrn => register[8][19].ACLR
clrn => register[8][18].ACLR
clrn => register[8][17].ACLR
clrn => register[8][16].ACLR
clrn => register[8][15].ACLR
clrn => register[8][14].ACLR
clrn => register[8][13].ACLR
clrn => register[8][12].ACLR
clrn => register[8][11].ACLR
clrn => register[8][10].ACLR
clrn => register[8][9].ACLR
clrn => register[8][8].ACLR
clrn => register[8][7].ACLR
clrn => register[8][6].ACLR
clrn => register[8][5].ACLR
clrn => register[8][4].ACLR
clrn => register[8][3].ACLR
clrn => register[8][2].ACLR
clrn => register[8][1].ACLR
clrn => register[8][0].ACLR
clrn => register[9][31].ACLR
clrn => register[9][30].ACLR
clrn => register[9][29].ACLR
clrn => register[9][28].ACLR
clrn => register[9][27].ACLR
clrn => register[9][26].ACLR
clrn => register[9][25].ACLR
clrn => register[9][24].ACLR
clrn => register[9][23].ACLR
clrn => register[9][22].ACLR
clrn => register[9][21].ACLR
clrn => register[9][20].ACLR
clrn => register[9][19].ACLR
clrn => register[9][18].ACLR
clrn => register[9][17].ACLR
clrn => register[9][16].ACLR
clrn => register[9][15].ACLR
clrn => register[9][14].ACLR
clrn => register[9][13].ACLR
clrn => register[9][12].ACLR
clrn => register[9][11].ACLR
clrn => register[9][10].ACLR
clrn => register[9][9].ACLR
clrn => register[9][8].ACLR
clrn => register[9][7].ACLR
clrn => register[9][6].ACLR
clrn => register[9][5].ACLR
clrn => register[9][4].ACLR
clrn => register[9][3].ACLR
clrn => register[9][2].ACLR
clrn => register[9][1].ACLR
clrn => register[9][0].ACLR
clrn => register[10][31].ACLR
clrn => register[10][30].ACLR
clrn => register[10][29].ACLR
clrn => register[10][28].ACLR
clrn => register[10][27].ACLR
clrn => register[10][26].ACLR
clrn => register[10][25].ACLR
clrn => register[10][24].ACLR
clrn => register[10][23].ACLR
clrn => register[10][22].ACLR
clrn => register[10][21].ACLR
clrn => register[10][20].ACLR
clrn => register[10][19].ACLR
clrn => register[10][18].ACLR
clrn => register[10][17].ACLR
clrn => register[10][16].ACLR
clrn => register[10][15].ACLR
clrn => register[10][14].ACLR
clrn => register[10][13].ACLR
clrn => register[10][12].ACLR
clrn => register[10][11].ACLR
clrn => register[10][10].ACLR
clrn => register[10][9].ACLR
clrn => register[10][8].ACLR
clrn => register[10][7].ACLR
clrn => register[10][6].ACLR
clrn => register[10][5].ACLR
clrn => register[10][4].ACLR
clrn => register[10][3].ACLR
clrn => register[10][2].ACLR
clrn => register[10][1].ACLR
clrn => register[10][0].ACLR
clrn => register[11][31].ACLR
clrn => register[11][30].ACLR
clrn => register[11][29].ACLR
clrn => register[11][28].ACLR
clrn => register[11][27].ACLR
clrn => register[11][26].ACLR
clrn => register[11][25].ACLR
clrn => register[11][24].ACLR
clrn => register[11][23].ACLR
clrn => register[11][22].ACLR
clrn => register[11][21].ACLR
clrn => register[11][20].ACLR
clrn => register[11][19].ACLR
clrn => register[11][18].ACLR
clrn => register[11][17].ACLR
clrn => register[11][16].ACLR
clrn => register[11][15].ACLR
clrn => register[11][14].ACLR
clrn => register[11][13].ACLR
clrn => register[11][12].ACLR
clrn => register[11][11].ACLR
clrn => register[11][10].ACLR
clrn => register[11][9].ACLR
clrn => register[11][8].ACLR
clrn => register[11][7].ACLR
clrn => register[11][6].ACLR
clrn => register[11][5].ACLR
clrn => register[11][4].ACLR
clrn => register[11][3].ACLR
clrn => register[11][2].ACLR
clrn => register[11][1].ACLR
clrn => register[11][0].ACLR
clrn => register[12][31].ACLR
clrn => register[12][30].ACLR
clrn => register[12][29].ACLR
clrn => register[12][28].ACLR
clrn => register[12][27].ACLR
clrn => register[12][26].ACLR
clrn => register[12][25].ACLR
clrn => register[12][24].ACLR
clrn => register[12][23].ACLR
clrn => register[12][22].ACLR
clrn => register[12][21].ACLR
clrn => register[12][20].ACLR
clrn => register[12][19].ACLR
clrn => register[12][18].ACLR
clrn => register[12][17].ACLR
clrn => register[12][16].ACLR
clrn => register[12][15].ACLR
clrn => register[12][14].ACLR
clrn => register[12][13].ACLR
clrn => register[12][12].ACLR
clrn => register[12][11].ACLR
clrn => register[12][10].ACLR
clrn => register[12][9].ACLR
clrn => register[12][8].ACLR
clrn => register[12][7].ACLR
clrn => register[12][6].ACLR
clrn => register[12][5].ACLR
clrn => register[12][4].ACLR
clrn => register[12][3].ACLR
clrn => register[12][2].ACLR
clrn => register[12][1].ACLR
clrn => register[12][0].ACLR
clrn => register[13][31].ACLR
clrn => register[13][30].ACLR
clrn => register[13][29].ACLR
clrn => register[13][28].ACLR
clrn => register[13][27].ACLR
clrn => register[13][26].ACLR
clrn => register[13][25].ACLR
clrn => register[13][24].ACLR
clrn => register[13][23].ACLR
clrn => register[13][22].ACLR
clrn => register[13][21].ACLR
clrn => register[13][20].ACLR
clrn => register[13][19].ACLR
clrn => register[13][18].ACLR
clrn => register[13][17].ACLR
clrn => register[13][16].ACLR
clrn => register[13][15].ACLR
clrn => register[13][14].ACLR
clrn => register[13][13].ACLR
clrn => register[13][12].ACLR
clrn => register[13][11].ACLR
clrn => register[13][10].ACLR
clrn => register[13][9].ACLR
clrn => register[13][8].ACLR
clrn => register[13][7].ACLR
clrn => register[13][6].ACLR
clrn => register[13][5].ACLR
clrn => register[13][4].ACLR
clrn => register[13][3].ACLR
clrn => register[13][2].ACLR
clrn => register[13][1].ACLR
clrn => register[13][0].ACLR
clrn => register[14][31].ACLR
clrn => register[14][30].ACLR
clrn => register[14][29].ACLR
clrn => register[14][28].ACLR
clrn => register[14][27].ACLR
clrn => register[14][26].ACLR
clrn => register[14][25].ACLR
clrn => register[14][24].ACLR
clrn => register[14][23].ACLR
clrn => register[14][22].ACLR
clrn => register[14][21].ACLR
clrn => register[14][20].ACLR
clrn => register[14][19].ACLR
clrn => register[14][18].ACLR
clrn => register[14][17].ACLR
clrn => register[14][16].ACLR
clrn => register[14][15].ACLR
clrn => register[14][14].ACLR
clrn => register[14][13].ACLR
clrn => register[14][12].ACLR
clrn => register[14][11].ACLR
clrn => register[14][10].ACLR
clrn => register[14][9].ACLR
clrn => register[14][8].ACLR
clrn => register[14][7].ACLR
clrn => register[14][6].ACLR
clrn => register[14][5].ACLR
clrn => register[14][4].ACLR
clrn => register[14][3].ACLR
clrn => register[14][2].ACLR
clrn => register[14][1].ACLR
clrn => register[14][0].ACLR
clrn => register[15][31].ACLR
clrn => register[15][30].ACLR
clrn => register[15][29].ACLR
clrn => register[15][28].ACLR
clrn => register[15][27].ACLR
clrn => register[15][26].ACLR
clrn => register[15][25].ACLR
clrn => register[15][24].ACLR
clrn => register[15][23].ACLR
clrn => register[15][22].ACLR
clrn => register[15][21].ACLR
clrn => register[15][20].ACLR
clrn => register[15][19].ACLR
clrn => register[15][18].ACLR
clrn => register[15][17].ACLR
clrn => register[15][16].ACLR
clrn => register[15][15].ACLR
clrn => register[15][14].ACLR
clrn => register[15][13].ACLR
clrn => register[15][12].ACLR
clrn => register[15][11].ACLR
clrn => register[15][10].ACLR
clrn => register[15][9].ACLR
clrn => register[15][8].ACLR
clrn => register[15][7].ACLR
clrn => register[15][6].ACLR
clrn => register[15][5].ACLR
clrn => register[15][4].ACLR
clrn => register[15][3].ACLR
clrn => register[15][2].ACLR
clrn => register[15][1].ACLR
clrn => register[15][0].ACLR
clrn => register[16][31].ACLR
clrn => register[16][30].ACLR
clrn => register[16][29].ACLR
clrn => register[16][28].ACLR
clrn => register[16][27].ACLR
clrn => register[16][26].ACLR
clrn => register[16][25].ACLR
clrn => register[16][24].ACLR
clrn => register[16][23].ACLR
clrn => register[16][22].ACLR
clrn => register[16][21].ACLR
clrn => register[16][20].ACLR
clrn => register[16][19].ACLR
clrn => register[16][18].ACLR
clrn => register[16][17].ACLR
clrn => register[16][16].ACLR
clrn => register[16][15].ACLR
clrn => register[16][14].ACLR
clrn => register[16][13].ACLR
clrn => register[16][12].ACLR
clrn => register[16][11].ACLR
clrn => register[16][10].ACLR
clrn => register[16][9].ACLR
clrn => register[16][8].ACLR
clrn => register[16][7].ACLR
clrn => register[16][6].ACLR
clrn => register[16][5].ACLR
clrn => register[16][4].ACLR
clrn => register[16][3].ACLR
clrn => register[16][2].ACLR
clrn => register[16][1].ACLR
clrn => register[16][0].ACLR
clrn => register[17][31].ACLR
clrn => register[17][30].ACLR
clrn => register[17][29].ACLR
clrn => register[17][28].ACLR
clrn => register[17][27].ACLR
clrn => register[17][26].ACLR
clrn => register[17][25].ACLR
clrn => register[17][24].ACLR
clrn => register[17][23].ACLR
clrn => register[17][22].ACLR
clrn => register[17][21].ACLR
clrn => register[17][20].ACLR
clrn => register[17][19].ACLR
clrn => register[17][18].ACLR
clrn => register[17][17].ACLR
clrn => register[17][16].ACLR
clrn => register[17][15].ACLR
clrn => register[17][14].ACLR
clrn => register[17][13].ACLR
clrn => register[17][12].ACLR
clrn => register[17][11].ACLR
clrn => register[17][10].ACLR
clrn => register[17][9].ACLR
clrn => register[17][8].ACLR
clrn => register[17][7].ACLR
clrn => register[17][6].ACLR
clrn => register[17][5].ACLR
clrn => register[17][4].ACLR
clrn => register[17][3].ACLR
clrn => register[17][2].ACLR
clrn => register[17][1].ACLR
clrn => register[17][0].ACLR
clrn => register[18][31].ACLR
clrn => register[18][30].ACLR
clrn => register[18][29].ACLR
clrn => register[18][28].ACLR
clrn => register[18][27].ACLR
clrn => register[18][26].ACLR
clrn => register[18][25].ACLR
clrn => register[18][24].ACLR
clrn => register[18][23].ACLR
clrn => register[18][22].ACLR
clrn => register[18][21].ACLR
clrn => register[18][20].ACLR
clrn => register[18][19].ACLR
clrn => register[18][18].ACLR
clrn => register[18][17].ACLR
clrn => register[18][16].ACLR
clrn => register[18][15].ACLR
clrn => register[18][14].ACLR
clrn => register[18][13].ACLR
clrn => register[18][12].ACLR
clrn => register[18][11].ACLR
clrn => register[18][10].ACLR
clrn => register[18][9].ACLR
clrn => register[18][8].ACLR
clrn => register[18][7].ACLR
clrn => register[18][6].ACLR
clrn => register[18][5].ACLR
clrn => register[18][4].ACLR
clrn => register[18][3].ACLR
clrn => register[18][2].ACLR
clrn => register[18][1].ACLR
clrn => register[18][0].ACLR
clrn => register[19][31].ACLR
clrn => register[19][30].ACLR
clrn => register[19][29].ACLR
clrn => register[19][28].ACLR
clrn => register[19][27].ACLR
clrn => register[19][26].ACLR
clrn => register[19][25].ACLR
clrn => register[19][24].ACLR
clrn => register[19][23].ACLR
clrn => register[19][22].ACLR
clrn => register[19][21].ACLR
clrn => register[19][20].ACLR
clrn => register[19][19].ACLR
clrn => register[19][18].ACLR
clrn => register[19][17].ACLR
clrn => register[19][16].ACLR
clrn => register[19][15].ACLR
clrn => register[19][14].ACLR
clrn => register[19][13].ACLR
clrn => register[19][12].ACLR
clrn => register[19][11].ACLR
clrn => register[19][10].ACLR
clrn => register[19][9].ACLR
clrn => register[19][8].ACLR
clrn => register[19][7].ACLR
clrn => register[19][6].ACLR
clrn => register[19][5].ACLR
clrn => register[19][4].ACLR
clrn => register[19][3].ACLR
clrn => register[19][2].ACLR
clrn => register[19][1].ACLR
clrn => register[19][0].ACLR
clrn => register[20][31].ACLR
clrn => register[20][30].ACLR
clrn => register[20][29].ACLR
clrn => register[20][28].ACLR
clrn => register[20][27].ACLR
clrn => register[20][26].ACLR
clrn => register[20][25].ACLR
clrn => register[20][24].ACLR
clrn => register[20][23].ACLR
clrn => register[20][22].ACLR
clrn => register[20][21].ACLR
clrn => register[20][20].ACLR
clrn => register[20][19].ACLR
clrn => register[20][18].ACLR
clrn => register[20][17].ACLR
clrn => register[20][16].ACLR
clrn => register[20][15].ACLR
clrn => register[20][14].ACLR
clrn => register[20][13].ACLR
clrn => register[20][12].ACLR
clrn => register[20][11].ACLR
clrn => register[20][10].ACLR
clrn => register[20][9].ACLR
clrn => register[20][8].ACLR
clrn => register[20][7].ACLR
clrn => register[20][6].ACLR
clrn => register[20][5].ACLR
clrn => register[20][4].ACLR
clrn => register[20][3].ACLR
clrn => register[20][2].ACLR
clrn => register[20][1].ACLR
clrn => register[20][0].ACLR
clrn => register[21][31].ACLR
clrn => register[21][30].ACLR
clrn => register[21][29].ACLR
clrn => register[21][28].ACLR
clrn => register[21][27].ACLR
clrn => register[21][26].ACLR
clrn => register[21][25].ACLR
clrn => register[21][24].ACLR
clrn => register[21][23].ACLR
clrn => register[21][22].ACLR
clrn => register[21][21].ACLR
clrn => register[21][20].ACLR
clrn => register[21][19].ACLR
clrn => register[21][18].ACLR
clrn => register[21][17].ACLR
clrn => register[21][16].ACLR
clrn => register[21][15].ACLR
clrn => register[21][14].ACLR
clrn => register[21][13].ACLR
clrn => register[21][12].ACLR
clrn => register[21][11].ACLR
clrn => register[21][10].ACLR
clrn => register[21][9].ACLR
clrn => register[21][8].ACLR
clrn => register[21][7].ACLR
clrn => register[21][6].ACLR
clrn => register[21][5].ACLR
clrn => register[21][4].ACLR
clrn => register[21][3].ACLR
clrn => register[21][2].ACLR
clrn => register[21][1].ACLR
clrn => register[21][0].ACLR
clrn => register[22][31].ACLR
clrn => register[22][30].ACLR
clrn => register[22][29].ACLR
clrn => register[22][28].ACLR
clrn => register[22][27].ACLR
clrn => register[22][26].ACLR
clrn => register[22][25].ACLR
clrn => register[22][24].ACLR
clrn => register[22][23].ACLR
clrn => register[22][22].ACLR
clrn => register[22][21].ACLR
clrn => register[22][20].ACLR
clrn => register[22][19].ACLR
clrn => register[22][18].ACLR
clrn => register[22][17].ACLR
clrn => register[22][16].ACLR
clrn => register[22][15].ACLR
clrn => register[22][14].ACLR
clrn => register[22][13].ACLR
clrn => register[22][12].ACLR
clrn => register[22][11].ACLR
clrn => register[22][10].ACLR
clrn => register[22][9].ACLR
clrn => register[22][8].ACLR
clrn => register[22][7].ACLR
clrn => register[22][6].ACLR
clrn => register[22][5].ACLR
clrn => register[22][4].ACLR
clrn => register[22][3].ACLR
clrn => register[22][2].ACLR
clrn => register[22][1].ACLR
clrn => register[22][0].ACLR
clrn => register[23][31].ACLR
clrn => register[23][30].ACLR
clrn => register[23][29].ACLR
clrn => register[23][28].ACLR
clrn => register[23][27].ACLR
clrn => register[23][26].ACLR
clrn => register[23][25].ACLR
clrn => register[23][24].ACLR
clrn => register[23][23].ACLR
clrn => register[23][22].ACLR
clrn => register[23][21].ACLR
clrn => register[23][20].ACLR
clrn => register[23][19].ACLR
clrn => register[23][18].ACLR
clrn => register[23][17].ACLR
clrn => register[23][16].ACLR
clrn => register[23][15].ACLR
clrn => register[23][14].ACLR
clrn => register[23][13].ACLR
clrn => register[23][12].ACLR
clrn => register[23][11].ACLR
clrn => register[23][10].ACLR
clrn => register[23][9].ACLR
clrn => register[23][8].ACLR
clrn => register[23][7].ACLR
clrn => register[23][6].ACLR
clrn => register[23][5].ACLR
clrn => register[23][4].ACLR
clrn => register[23][3].ACLR
clrn => register[23][2].ACLR
clrn => register[23][1].ACLR
clrn => register[23][0].ACLR
clrn => register[24][31].ACLR
clrn => register[24][30].ACLR
clrn => register[24][29].ACLR
clrn => register[24][28].ACLR
clrn => register[24][27].ACLR
clrn => register[24][26].ACLR
clrn => register[24][25].ACLR
clrn => register[24][24].ACLR
clrn => register[24][23].ACLR
clrn => register[24][22].ACLR
clrn => register[24][21].ACLR
clrn => register[24][20].ACLR
clrn => register[24][19].ACLR
clrn => register[24][18].ACLR
clrn => register[24][17].ACLR
clrn => register[24][16].ACLR
clrn => register[24][15].ACLR
clrn => register[24][14].ACLR
clrn => register[24][13].ACLR
clrn => register[24][12].ACLR
clrn => register[24][11].ACLR
clrn => register[24][10].ACLR
clrn => register[24][9].ACLR
clrn => register[24][8].ACLR
clrn => register[24][7].ACLR
clrn => register[24][6].ACLR
clrn => register[24][5].ACLR
clrn => register[24][4].ACLR
clrn => register[24][3].ACLR
clrn => register[24][2].ACLR
clrn => register[24][1].ACLR
clrn => register[24][0].ACLR
clrn => register[25][31].ACLR
clrn => register[25][30].ACLR
clrn => register[25][29].ACLR
clrn => register[25][28].ACLR
clrn => register[25][27].ACLR
clrn => register[25][26].ACLR
clrn => register[25][25].ACLR
clrn => register[25][24].ACLR
clrn => register[25][23].ACLR
clrn => register[25][22].ACLR
clrn => register[25][21].ACLR
clrn => register[25][20].ACLR
clrn => register[25][19].ACLR
clrn => register[25][18].ACLR
clrn => register[25][17].ACLR
clrn => register[25][16].ACLR
clrn => register[25][15].ACLR
clrn => register[25][14].ACLR
clrn => register[25][13].ACLR
clrn => register[25][12].ACLR
clrn => register[25][11].ACLR
clrn => register[25][10].ACLR
clrn => register[25][9].ACLR
clrn => register[25][8].ACLR
clrn => register[25][7].ACLR
clrn => register[25][6].ACLR
clrn => register[25][5].ACLR
clrn => register[25][4].ACLR
clrn => register[25][3].ACLR
clrn => register[25][2].ACLR
clrn => register[25][1].ACLR
clrn => register[25][0].ACLR
clrn => register[26][31].ACLR
clrn => register[26][30].ACLR
clrn => register[26][29].ACLR
clrn => register[26][28].ACLR
clrn => register[26][27].ACLR
clrn => register[26][26].ACLR
clrn => register[26][25].ACLR
clrn => register[26][24].ACLR
clrn => register[26][23].ACLR
clrn => register[26][22].ACLR
clrn => register[26][21].ACLR
clrn => register[26][20].ACLR
clrn => register[26][19].ACLR
clrn => register[26][18].ACLR
clrn => register[26][17].ACLR
clrn => register[26][16].ACLR
clrn => register[26][15].ACLR
clrn => register[26][14].ACLR
clrn => register[26][13].ACLR
clrn => register[26][12].ACLR
clrn => register[26][11].ACLR
clrn => register[26][10].ACLR
clrn => register[26][9].ACLR
clrn => register[26][8].ACLR
clrn => register[26][7].ACLR
clrn => register[26][6].ACLR
clrn => register[26][5].ACLR
clrn => register[26][4].ACLR
clrn => register[26][3].ACLR
clrn => register[26][2].ACLR
clrn => register[26][1].ACLR
clrn => register[26][0].ACLR
clrn => register[27][31].ACLR
clrn => register[27][30].ACLR
clrn => register[27][29].ACLR
clrn => register[27][28].ACLR
clrn => register[27][27].ACLR
clrn => register[27][26].ACLR
clrn => register[27][25].ACLR
clrn => register[27][24].ACLR
clrn => register[27][23].ACLR
clrn => register[27][22].ACLR
clrn => register[27][21].ACLR
clrn => register[27][20].ACLR
clrn => register[27][19].ACLR
clrn => register[27][18].ACLR
clrn => register[27][17].ACLR
clrn => register[27][16].ACLR
clrn => register[27][15].ACLR
clrn => register[27][14].ACLR
clrn => register[27][13].ACLR
clrn => register[27][12].ACLR
clrn => register[27][11].ACLR
clrn => register[27][10].ACLR
clrn => register[27][9].ACLR
clrn => register[27][8].ACLR
clrn => register[27][7].ACLR
clrn => register[27][6].ACLR
clrn => register[27][5].ACLR
clrn => register[27][4].ACLR
clrn => register[27][3].ACLR
clrn => register[27][2].ACLR
clrn => register[27][1].ACLR
clrn => register[27][0].ACLR
clrn => register[28][31].ACLR
clrn => register[28][30].ACLR
clrn => register[28][29].ACLR
clrn => register[28][28].ACLR
clrn => register[28][27].ACLR
clrn => register[28][26].ACLR
clrn => register[28][25].ACLR
clrn => register[28][24].ACLR
clrn => register[28][23].ACLR
clrn => register[28][22].ACLR
clrn => register[28][21].ACLR
clrn => register[28][20].ACLR
clrn => register[28][19].ACLR
clrn => register[28][18].ACLR
clrn => register[28][17].ACLR
clrn => register[28][16].ACLR
clrn => register[28][15].ACLR
clrn => register[28][14].ACLR
clrn => register[28][13].ACLR
clrn => register[28][12].ACLR
clrn => register[28][11].ACLR
clrn => register[28][10].ACLR
clrn => register[28][9].ACLR
clrn => register[28][8].ACLR
clrn => register[28][7].ACLR
clrn => register[28][6].ACLR
clrn => register[28][5].ACLR
clrn => register[28][4].ACLR
clrn => register[28][3].ACLR
clrn => register[28][2].ACLR
clrn => register[28][1].ACLR
clrn => register[28][0].ACLR
clrn => register[29][31].ACLR
clrn => register[29][30].ACLR
clrn => register[29][29].ACLR
clrn => register[29][28].ACLR
clrn => register[29][27].ACLR
clrn => register[29][26].ACLR
clrn => register[29][25].ACLR
clrn => register[29][24].ACLR
clrn => register[29][23].ACLR
clrn => register[29][22].ACLR
clrn => register[29][21].ACLR
clrn => register[29][20].ACLR
clrn => register[29][19].ACLR
clrn => register[29][18].ACLR
clrn => register[29][17].ACLR
clrn => register[29][16].ACLR
clrn => register[29][15].ACLR
clrn => register[29][14].ACLR
clrn => register[29][13].ACLR
clrn => register[29][12].ACLR
clrn => register[29][11].ACLR
clrn => register[29][10].ACLR
clrn => register[29][9].ACLR
clrn => register[29][8].ACLR
clrn => register[29][7].ACLR
clrn => register[29][6].ACLR
clrn => register[29][5].ACLR
clrn => register[29][4].ACLR
clrn => register[29][3].ACLR
clrn => register[29][2].ACLR
clrn => register[29][1].ACLR
clrn => register[29][0].ACLR
clrn => register[30][31].ACLR
clrn => register[30][30].ACLR
clrn => register[30][29].ACLR
clrn => register[30][28].ACLR
clrn => register[30][27].ACLR
clrn => register[30][26].ACLR
clrn => register[30][25].ACLR
clrn => register[30][24].ACLR
clrn => register[30][23].ACLR
clrn => register[30][22].ACLR
clrn => register[30][21].ACLR
clrn => register[30][20].ACLR
clrn => register[30][19].ACLR
clrn => register[30][18].ACLR
clrn => register[30][17].ACLR
clrn => register[30][16].ACLR
clrn => register[30][15].ACLR
clrn => register[30][14].ACLR
clrn => register[30][13].ACLR
clrn => register[30][12].ACLR
clrn => register[30][11].ACLR
clrn => register[30][10].ACLR
clrn => register[30][9].ACLR
clrn => register[30][8].ACLR
clrn => register[30][7].ACLR
clrn => register[30][6].ACLR
clrn => register[30][5].ACLR
clrn => register[30][4].ACLR
clrn => register[30][3].ACLR
clrn => register[30][2].ACLR
clrn => register[30][1].ACLR
clrn => register[30][0].ACLR
clrn => register[31][31].ACLR
clrn => register[31][30].ACLR
clrn => register[31][29].ACLR
clrn => register[31][28].ACLR
clrn => register[31][27].ACLR
clrn => register[31][26].ACLR
clrn => register[31][25].ACLR
clrn => register[31][24].ACLR
clrn => register[31][23].ACLR
clrn => register[31][22].ACLR
clrn => register[31][21].ACLR
clrn => register[31][20].ACLR
clrn => register[31][19].ACLR
clrn => register[31][18].ACLR
clrn => register[31][17].ACLR
clrn => register[31][16].ACLR
clrn => register[31][15].ACLR
clrn => register[31][14].ACLR
clrn => register[31][13].ACLR
clrn => register[31][12].ACLR
clrn => register[31][11].ACLR
clrn => register[31][10].ACLR
clrn => register[31][9].ACLR
clrn => register[31][8].ACLR
clrn => register[31][7].ACLR
clrn => register[31][6].ACLR
clrn => register[31][5].ACLR
clrn => register[31][4].ACLR
clrn => register[31][3].ACLR
clrn => register[31][2].ACLR
clrn => register[31][1].ACLR
clrn => register[31][0].ACLR
qa[0] <= qa~31.DB_MAX_OUTPUT_PORT_TYPE
qa[1] <= qa~30.DB_MAX_OUTPUT_PORT_TYPE
qa[2] <= qa~29.DB_MAX_OUTPUT_PORT_TYPE
qa[3] <= qa~28.DB_MAX_OUTPUT_PORT_TYPE
qa[4] <= qa~27.DB_MAX_OUTPUT_PORT_TYPE
qa[5] <= qa~26.DB_MAX_OUTPUT_PORT_TYPE
qa[6] <= qa~25.DB_MAX_OUTPUT_PORT_TYPE
qa[7] <= qa~24.DB_MAX_OUTPUT_PORT_TYPE
qa[8] <= qa~23.DB_MAX_OUTPUT_PORT_TYPE
qa[9] <= qa~22.DB_MAX_OUTPUT_PORT_TYPE
qa[10] <= qa~21.DB_MAX_OUTPUT_PORT_TYPE
qa[11] <= qa~20.DB_MAX_OUTPUT_PORT_TYPE
qa[12] <= qa~19.DB_MAX_OUTPUT_PORT_TYPE
qa[13] <= qa~18.DB_MAX_OUTPUT_PORT_TYPE
qa[14] <= qa~17.DB_MAX_OUTPUT_PORT_TYPE
qa[15] <= qa~16.DB_MAX_OUTPUT_PORT_TYPE
qa[16] <= qa~15.DB_MAX_OUTPUT_PORT_TYPE
qa[17] <= qa~14.DB_MAX_OUTPUT_PORT_TYPE
qa[18] <= qa~13.DB_MAX_OUTPUT_PORT_TYPE
qa[19] <= qa~12.DB_MAX_OUTPUT_PORT_TYPE
qa[20] <= qa~11.DB_MAX_OUTPUT_PORT_TYPE
qa[21] <= qa~10.DB_MAX_OUTPUT_PORT_TYPE
qa[22] <= qa~9.DB_MAX_OUTPUT_PORT_TYPE
qa[23] <= qa~8.DB_MAX_OUTPUT_PORT_TYPE
qa[24] <= qa~7.DB_MAX_OUTPUT_PORT_TYPE
qa[25] <= qa~6.DB_MAX_OUTPUT_PORT_TYPE
qa[26] <= qa~5.DB_MAX_OUTPUT_PORT_TYPE
qa[27] <= qa~4.DB_MAX_OUTPUT_PORT_TYPE
qa[28] <= qa~3.DB_MAX_OUTPUT_PORT_TYPE
qa[29] <= qa~2.DB_MAX_OUTPUT_PORT_TYPE
qa[30] <= qa~1.DB_MAX_OUTPUT_PORT_TYPE
qa[31] <= qa~0.DB_MAX_OUTPUT_PORT_TYPE
qb[0] <= qb~31.DB_MAX_OUTPUT_PORT_TYPE
qb[1] <= qb~30.DB_MAX_OUTPUT_PORT_TYPE
qb[2] <= qb~29.DB_MAX_OUTPUT_PORT_TYPE
qb[3] <= qb~28.DB_MAX_OUTPUT_PORT_TYPE
qb[4] <= qb~27.DB_MAX_OUTPUT_PORT_TYPE
qb[5] <= qb~26.DB_MAX_OUTPUT_PORT_TYPE
qb[6] <= qb~25.DB_MAX_OUTPUT_PORT_TYPE
qb[7] <= qb~24.DB_MAX_OUTPUT_PORT_TYPE
qb[8] <= qb~23.DB_MAX_OUTPUT_PORT_TYPE
qb[9] <= qb~22.DB_MAX_OUTPUT_PORT_TYPE
qb[10] <= qb~21.DB_MAX_OUTPUT_PORT_TYPE
qb[11] <= qb~20.DB_MAX_OUTPUT_PORT_TYPE
qb[12] <= qb~19.DB_MAX_OUTPUT_PORT_TYPE
qb[13] <= qb~18.DB_MAX_OUTPUT_PORT_TYPE
qb[14] <= qb~17.DB_MAX_OUTPUT_PORT_TYPE
qb[15] <= qb~16.DB_MAX_OUTPUT_PORT_TYPE
qb[16] <= qb~15.DB_MAX_OUTPUT_PORT_TYPE
qb[17] <= qb~14.DB_MAX_OUTPUT_PORT_TYPE
qb[18] <= qb~13.DB_MAX_OUTPUT_PORT_TYPE
qb[19] <= qb~12.DB_MAX_OUTPUT_PORT_TYPE
qb[20] <= qb~11.DB_MAX_OUTPUT_PORT_TYPE
qb[21] <= qb~10.DB_MAX_OUTPUT_PORT_TYPE
qb[22] <= qb~9.DB_MAX_OUTPUT_PORT_TYPE
qb[23] <= qb~8.DB_MAX_OUTPUT_PORT_TYPE
qb[24] <= qb~7.DB_MAX_OUTPUT_PORT_TYPE
qb[25] <= qb~6.DB_MAX_OUTPUT_PORT_TYPE
qb[26] <= qb~5.DB_MAX_OUTPUT_PORT_TYPE
qb[27] <= qb~4.DB_MAX_OUTPUT_PORT_TYPE
qb[28] <= qb~3.DB_MAX_OUTPUT_PORT_TYPE
qb[29] <= qb~2.DB_MAX_OUTPUT_PORT_TYPE
qb[30] <= qb~1.DB_MAX_OUTPUT_PORT_TYPE
qb[31] <= qb~0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeid:id_stage|mux2x5:des_reg_no
a0[0] => y~4.DATAA
a0[1] => y~3.DATAA
a0[2] => y~2.DATAA
a0[3] => y~1.DATAA
a0[4] => y~0.DATAA
a1[0] => y~4.DATAB
a1[1] => y~3.DATAB
a1[2] => y~2.DATAB
a1[3] => y~1.DATAB
a1[4] => y~0.DATAB
s => y~4.OUTPUTSELECT
s => y~3.OUTPUTSELECT
s => y~2.OUTPUTSELECT
s => y~1.OUTPUTSELECT
s => y~0.OUTPUTSELECT
y[0] <= y~4.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y~3.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y~2.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y~1.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y~0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeid:id_stage|mux4x32:alu_a
a0[0] => Mux31.IN0
a0[1] => Mux30.IN0
a0[2] => Mux29.IN0
a0[3] => Mux28.IN0
a0[4] => Mux27.IN0
a0[5] => Mux26.IN0
a0[6] => Mux25.IN0
a0[7] => Mux24.IN0
a0[8] => Mux23.IN0
a0[9] => Mux22.IN0
a0[10] => Mux21.IN0
a0[11] => Mux20.IN0
a0[12] => Mux19.IN0
a0[13] => Mux18.IN0
a0[14] => Mux17.IN0
a0[15] => Mux16.IN0
a0[16] => Mux15.IN0
a0[17] => Mux14.IN0
a0[18] => Mux13.IN0
a0[19] => Mux12.IN0
a0[20] => Mux11.IN0
a0[21] => Mux10.IN0
a0[22] => Mux9.IN0
a0[23] => Mux8.IN0
a0[24] => Mux7.IN0
a0[25] => Mux6.IN0
a0[26] => Mux5.IN0
a0[27] => Mux4.IN0
a0[28] => Mux3.IN0
a0[29] => Mux2.IN0
a0[30] => Mux1.IN0
a0[31] => Mux0.IN0
a1[0] => Mux31.IN1
a1[1] => Mux30.IN1
a1[2] => Mux29.IN1
a1[3] => Mux28.IN1
a1[4] => Mux27.IN1
a1[5] => Mux26.IN1
a1[6] => Mux25.IN1
a1[7] => Mux24.IN1
a1[8] => Mux23.IN1
a1[9] => Mux22.IN1
a1[10] => Mux21.IN1
a1[11] => Mux20.IN1
a1[12] => Mux19.IN1
a1[13] => Mux18.IN1
a1[14] => Mux17.IN1
a1[15] => Mux16.IN1
a1[16] => Mux15.IN1
a1[17] => Mux14.IN1
a1[18] => Mux13.IN1
a1[19] => Mux12.IN1
a1[20] => Mux11.IN1
a1[21] => Mux10.IN1
a1[22] => Mux9.IN1
a1[23] => Mux8.IN1
a1[24] => Mux7.IN1
a1[25] => Mux6.IN1
a1[26] => Mux5.IN1
a1[27] => Mux4.IN1
a1[28] => Mux3.IN1
a1[29] => Mux2.IN1
a1[30] => Mux1.IN1
a1[31] => Mux0.IN1
a2[0] => Mux31.IN2
a2[1] => Mux30.IN2
a2[2] => Mux29.IN2
a2[3] => Mux28.IN2
a2[4] => Mux27.IN2
a2[5] => Mux26.IN2
a2[6] => Mux25.IN2
a2[7] => Mux24.IN2
a2[8] => Mux23.IN2
a2[9] => Mux22.IN2
a2[10] => Mux21.IN2
a2[11] => Mux20.IN2
a2[12] => Mux19.IN2
a2[13] => Mux18.IN2
a2[14] => Mux17.IN2
a2[15] => Mux16.IN2
a2[16] => Mux15.IN2
a2[17] => Mux14.IN2
a2[18] => Mux13.IN2
a2[19] => Mux12.IN2
a2[20] => Mux11.IN2
a2[21] => Mux10.IN2
a2[22] => Mux9.IN2
a2[23] => Mux8.IN2
a2[24] => Mux7.IN2
a2[25] => Mux6.IN2
a2[26] => Mux5.IN2
a2[27] => Mux4.IN2
a2[28] => Mux3.IN2
a2[29] => Mux2.IN2
a2[30] => Mux1.IN2
a2[31] => Mux0.IN2
a3[0] => Mux31.IN3
a3[1] => Mux30.IN3
a3[2] => Mux29.IN3
a3[3] => Mux28.IN3
a3[4] => Mux27.IN3
a3[5] => Mux26.IN3
a3[6] => Mux25.IN3
a3[7] => Mux24.IN3
a3[8] => Mux23.IN3
a3[9] => Mux22.IN3
a3[10] => Mux21.IN3
a3[11] => Mux20.IN3
a3[12] => Mux19.IN3
a3[13] => Mux18.IN3
a3[14] => Mux17.IN3
a3[15] => Mux16.IN3
a3[16] => Mux15.IN3
a3[17] => Mux14.IN3
a3[18] => Mux13.IN3
a3[19] => Mux12.IN3
a3[20] => Mux11.IN3
a3[21] => Mux10.IN3
a3[22] => Mux9.IN3
a3[23] => Mux8.IN3
a3[24] => Mux7.IN3
a3[25] => Mux6.IN3
a3[26] => Mux5.IN3
a3[27] => Mux4.IN3
a3[28] => Mux3.IN3
a3[29] => Mux2.IN3
a3[30] => Mux1.IN3
a3[31] => Mux0.IN3
s[0] => Mux31.IN5
s[0] => Mux30.IN5
s[0] => Mux29.IN5
s[0] => Mux28.IN5
s[0] => Mux27.IN5
s[0] => Mux26.IN5
s[0] => Mux25.IN5
s[0] => Mux24.IN5
s[0] => Mux23.IN5
s[0] => Mux22.IN5
s[0] => Mux21.IN5
s[0] => Mux20.IN5
s[0] => Mux19.IN5
s[0] => Mux18.IN5
s[0] => Mux17.IN5
s[0] => Mux16.IN5
s[0] => Mux15.IN5
s[0] => Mux14.IN5
s[0] => Mux13.IN5
s[0] => Mux12.IN5
s[0] => Mux11.IN5
s[0] => Mux10.IN5
s[0] => Mux9.IN5
s[0] => Mux8.IN5
s[0] => Mux7.IN5
s[0] => Mux6.IN5
s[0] => Mux5.IN5
s[0] => Mux4.IN5
s[0] => Mux3.IN5
s[0] => Mux2.IN5
s[0] => Mux1.IN5
s[0] => Mux0.IN5
s[1] => Mux31.IN4
s[1] => Mux30.IN4
s[1] => Mux29.IN4
s[1] => Mux28.IN4
s[1] => Mux27.IN4
s[1] => Mux26.IN4
s[1] => Mux25.IN4
s[1] => Mux24.IN4
s[1] => Mux23.IN4
s[1] => Mux22.IN4
s[1] => Mux21.IN4
s[1] => Mux20.IN4
s[1] => Mux19.IN4
s[1] => Mux18.IN4
s[1] => Mux17.IN4
s[1] => Mux16.IN4
s[1] => Mux15.IN4
s[1] => Mux14.IN4
s[1] => Mux13.IN4
s[1] => Mux12.IN4
s[1] => Mux11.IN4
s[1] => Mux10.IN4
s[1] => Mux9.IN4
s[1] => Mux8.IN4
s[1] => Mux7.IN4
s[1] => Mux6.IN4
s[1] => Mux5.IN4
s[1] => Mux4.IN4
s[1] => Mux3.IN4
s[1] => Mux2.IN4
s[1] => Mux1.IN4
s[1] => Mux0.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeid:id_stage|mux4x32:alu_b
a0[0] => Mux31.IN0
a0[1] => Mux30.IN0
a0[2] => Mux29.IN0
a0[3] => Mux28.IN0
a0[4] => Mux27.IN0
a0[5] => Mux26.IN0
a0[6] => Mux25.IN0
a0[7] => Mux24.IN0
a0[8] => Mux23.IN0
a0[9] => Mux22.IN0
a0[10] => Mux21.IN0
a0[11] => Mux20.IN0
a0[12] => Mux19.IN0
a0[13] => Mux18.IN0
a0[14] => Mux17.IN0
a0[15] => Mux16.IN0
a0[16] => Mux15.IN0
a0[17] => Mux14.IN0
a0[18] => Mux13.IN0
a0[19] => Mux12.IN0
a0[20] => Mux11.IN0
a0[21] => Mux10.IN0
a0[22] => Mux9.IN0
a0[23] => Mux8.IN0
a0[24] => Mux7.IN0
a0[25] => Mux6.IN0
a0[26] => Mux5.IN0
a0[27] => Mux4.IN0
a0[28] => Mux3.IN0
a0[29] => Mux2.IN0
a0[30] => Mux1.IN0
a0[31] => Mux0.IN0
a1[0] => Mux31.IN1
a1[1] => Mux30.IN1
a1[2] => Mux29.IN1
a1[3] => Mux28.IN1
a1[4] => Mux27.IN1
a1[5] => Mux26.IN1
a1[6] => Mux25.IN1
a1[7] => Mux24.IN1
a1[8] => Mux23.IN1
a1[9] => Mux22.IN1
a1[10] => Mux21.IN1
a1[11] => Mux20.IN1
a1[12] => Mux19.IN1
a1[13] => Mux18.IN1
a1[14] => Mux17.IN1
a1[15] => Mux16.IN1
a1[16] => Mux15.IN1
a1[17] => Mux14.IN1
a1[18] => Mux13.IN1
a1[19] => Mux12.IN1
a1[20] => Mux11.IN1
a1[21] => Mux10.IN1
a1[22] => Mux9.IN1
a1[23] => Mux8.IN1
a1[24] => Mux7.IN1
a1[25] => Mux6.IN1
a1[26] => Mux5.IN1
a1[27] => Mux4.IN1
a1[28] => Mux3.IN1
a1[29] => Mux2.IN1
a1[30] => Mux1.IN1
a1[31] => Mux0.IN1
a2[0] => Mux31.IN2
a2[1] => Mux30.IN2
a2[2] => Mux29.IN2
a2[3] => Mux28.IN2
a2[4] => Mux27.IN2
a2[5] => Mux26.IN2
a2[6] => Mux25.IN2
a2[7] => Mux24.IN2
a2[8] => Mux23.IN2
a2[9] => Mux22.IN2
a2[10] => Mux21.IN2
a2[11] => Mux20.IN2
a2[12] => Mux19.IN2
a2[13] => Mux18.IN2
a2[14] => Mux17.IN2
a2[15] => Mux16.IN2
a2[16] => Mux15.IN2
a2[17] => Mux14.IN2
a2[18] => Mux13.IN2
a2[19] => Mux12.IN2
a2[20] => Mux11.IN2
a2[21] => Mux10.IN2
a2[22] => Mux9.IN2
a2[23] => Mux8.IN2
a2[24] => Mux7.IN2
a2[25] => Mux6.IN2
a2[26] => Mux5.IN2
a2[27] => Mux4.IN2
a2[28] => Mux3.IN2
a2[29] => Mux2.IN2
a2[30] => Mux1.IN2
a2[31] => Mux0.IN2
a3[0] => Mux31.IN3
a3[1] => Mux30.IN3
a3[2] => Mux29.IN3
a3[3] => Mux28.IN3
a3[4] => Mux27.IN3
a3[5] => Mux26.IN3
a3[6] => Mux25.IN3
a3[7] => Mux24.IN3
a3[8] => Mux23.IN3
a3[9] => Mux22.IN3
a3[10] => Mux21.IN3
a3[11] => Mux20.IN3
a3[12] => Mux19.IN3
a3[13] => Mux18.IN3
a3[14] => Mux17.IN3
a3[15] => Mux16.IN3
a3[16] => Mux15.IN3
a3[17] => Mux14.IN3
a3[18] => Mux13.IN3
a3[19] => Mux12.IN3
a3[20] => Mux11.IN3
a3[21] => Mux10.IN3
a3[22] => Mux9.IN3
a3[23] => Mux8.IN3
a3[24] => Mux7.IN3
a3[25] => Mux6.IN3
a3[26] => Mux5.IN3
a3[27] => Mux4.IN3
a3[28] => Mux3.IN3
a3[29] => Mux2.IN3
a3[30] => Mux1.IN3
a3[31] => Mux0.IN3
s[0] => Mux31.IN5
s[0] => Mux30.IN5
s[0] => Mux29.IN5
s[0] => Mux28.IN5
s[0] => Mux27.IN5
s[0] => Mux26.IN5
s[0] => Mux25.IN5
s[0] => Mux24.IN5
s[0] => Mux23.IN5
s[0] => Mux22.IN5
s[0] => Mux21.IN5
s[0] => Mux20.IN5
s[0] => Mux19.IN5
s[0] => Mux18.IN5
s[0] => Mux17.IN5
s[0] => Mux16.IN5
s[0] => Mux15.IN5
s[0] => Mux14.IN5
s[0] => Mux13.IN5
s[0] => Mux12.IN5
s[0] => Mux11.IN5
s[0] => Mux10.IN5
s[0] => Mux9.IN5
s[0] => Mux8.IN5
s[0] => Mux7.IN5
s[0] => Mux6.IN5
s[0] => Mux5.IN5
s[0] => Mux4.IN5
s[0] => Mux3.IN5
s[0] => Mux2.IN5
s[0] => Mux1.IN5
s[0] => Mux0.IN5
s[1] => Mux31.IN4
s[1] => Mux30.IN4
s[1] => Mux29.IN4
s[1] => Mux28.IN4
s[1] => Mux27.IN4
s[1] => Mux26.IN4
s[1] => Mux25.IN4
s[1] => Mux24.IN4
s[1] => Mux23.IN4
s[1] => Mux22.IN4
s[1] => Mux21.IN4
s[1] => Mux20.IN4
s[1] => Mux19.IN4
s[1] => Mux18.IN4
s[1] => Mux17.IN4
s[1] => Mux16.IN4
s[1] => Mux15.IN4
s[1] => Mux14.IN4
s[1] => Mux13.IN4
s[1] => Mux12.IN4
s[1] => Mux11.IN4
s[1] => Mux10.IN4
s[1] => Mux9.IN4
s[1] => Mux8.IN4
s[1] => Mux7.IN4
s[1] => Mux6.IN4
s[1] => Mux5.IN4
s[1] => Mux4.IN4
s[1] => Mux3.IN4
s[1] => Mux2.IN4
s[1] => Mux1.IN4
s[1] => Mux0.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeid:id_stage|cla32:br_addr
pc[0] => Add0.IN32
pc[1] => Add0.IN31
pc[2] => Add0.IN30
pc[3] => Add0.IN29
pc[4] => Add0.IN28
pc[5] => Add0.IN27
pc[6] => Add0.IN26
pc[7] => Add0.IN25
pc[8] => Add0.IN24
pc[9] => Add0.IN23
pc[10] => Add0.IN22
pc[11] => Add0.IN21
pc[12] => Add0.IN20
pc[13] => Add0.IN19
pc[14] => Add0.IN18
pc[15] => Add0.IN17
pc[16] => Add0.IN16
pc[17] => Add0.IN15
pc[18] => Add0.IN14
pc[19] => Add0.IN13
pc[20] => Add0.IN12
pc[21] => Add0.IN11
pc[22] => Add0.IN10
pc[23] => Add0.IN9
pc[24] => Add0.IN8
pc[25] => Add0.IN7
pc[26] => Add0.IN6
pc[27] => Add0.IN5
pc[28] => Add0.IN4
pc[29] => Add0.IN3
pc[30] => Add0.IN2
pc[31] => Add0.IN1
x1[0] => Add0.IN64
x1[1] => Add0.IN63
x1[2] => Add0.IN62
x1[3] => Add0.IN61
x1[4] => Add0.IN60
x1[5] => Add0.IN59
x1[6] => Add0.IN58
x1[7] => Add0.IN57
x1[8] => Add0.IN56
x1[9] => Add0.IN55
x1[10] => Add0.IN54
x1[11] => Add0.IN53
x1[12] => Add0.IN52
x1[13] => Add0.IN51
x1[14] => Add0.IN50
x1[15] => Add0.IN49
x1[16] => Add0.IN48
x1[17] => Add0.IN47
x1[18] => Add0.IN46
x1[19] => Add0.IN45
x1[20] => Add0.IN44
x1[21] => Add0.IN43
x1[22] => Add0.IN42
x1[23] => Add0.IN41
x1[24] => Add0.IN40
x1[25] => Add0.IN39
x1[26] => Add0.IN38
x1[27] => Add0.IN37
x1[28] => Add0.IN36
x1[29] => Add0.IN35
x1[30] => Add0.IN34
x1[31] => Add0.IN33
e => p4~31.OUTPUTSELECT
e => p4~30.OUTPUTSELECT
e => p4~29.OUTPUTSELECT
e => p4~28.OUTPUTSELECT
e => p4~27.OUTPUTSELECT
e => p4~26.OUTPUTSELECT
e => p4~25.OUTPUTSELECT
e => p4~24.OUTPUTSELECT
e => p4~23.OUTPUTSELECT
e => p4~22.OUTPUTSELECT
e => p4~21.OUTPUTSELECT
e => p4~20.OUTPUTSELECT
e => p4~19.OUTPUTSELECT
e => p4~18.OUTPUTSELECT
e => p4~17.OUTPUTSELECT
e => p4~16.OUTPUTSELECT
e => p4~15.OUTPUTSELECT
e => p4~14.OUTPUTSELECT
e => p4~13.OUTPUTSELECT
e => p4~12.OUTPUTSELECT
e => p4~11.OUTPUTSELECT
e => p4~10.OUTPUTSELECT
e => p4~9.OUTPUTSELECT
e => p4~8.OUTPUTSELECT
e => p4~7.OUTPUTSELECT
e => p4~6.OUTPUTSELECT
e => p4~5.OUTPUTSELECT
e => p4~4.OUTPUTSELECT
e => p4~3.OUTPUTSELECT
e => p4~2.OUTPUTSELECT
e => p4~1.OUTPUTSELECT
e => p4~0.OUTPUTSELECT
p4[0] <= p4~31.DB_MAX_OUTPUT_PORT_TYPE
p4[1] <= p4~30.DB_MAX_OUTPUT_PORT_TYPE
p4[2] <= p4~29.DB_MAX_OUTPUT_PORT_TYPE
p4[3] <= p4~28.DB_MAX_OUTPUT_PORT_TYPE
p4[4] <= p4~27.DB_MAX_OUTPUT_PORT_TYPE
p4[5] <= p4~26.DB_MAX_OUTPUT_PORT_TYPE
p4[6] <= p4~25.DB_MAX_OUTPUT_PORT_TYPE
p4[7] <= p4~24.DB_MAX_OUTPUT_PORT_TYPE
p4[8] <= p4~23.DB_MAX_OUTPUT_PORT_TYPE
p4[9] <= p4~22.DB_MAX_OUTPUT_PORT_TYPE
p4[10] <= p4~21.DB_MAX_OUTPUT_PORT_TYPE
p4[11] <= p4~20.DB_MAX_OUTPUT_PORT_TYPE
p4[12] <= p4~19.DB_MAX_OUTPUT_PORT_TYPE
p4[13] <= p4~18.DB_MAX_OUTPUT_PORT_TYPE
p4[14] <= p4~17.DB_MAX_OUTPUT_PORT_TYPE
p4[15] <= p4~16.DB_MAX_OUTPUT_PORT_TYPE
p4[16] <= p4~15.DB_MAX_OUTPUT_PORT_TYPE
p4[17] <= p4~14.DB_MAX_OUTPUT_PORT_TYPE
p4[18] <= p4~13.DB_MAX_OUTPUT_PORT_TYPE
p4[19] <= p4~12.DB_MAX_OUTPUT_PORT_TYPE
p4[20] <= p4~11.DB_MAX_OUTPUT_PORT_TYPE
p4[21] <= p4~10.DB_MAX_OUTPUT_PORT_TYPE
p4[22] <= p4~9.DB_MAX_OUTPUT_PORT_TYPE
p4[23] <= p4~8.DB_MAX_OUTPUT_PORT_TYPE
p4[24] <= p4~7.DB_MAX_OUTPUT_PORT_TYPE
p4[25] <= p4~6.DB_MAX_OUTPUT_PORT_TYPE
p4[26] <= p4~5.DB_MAX_OUTPUT_PORT_TYPE
p4[27] <= p4~4.DB_MAX_OUTPUT_PORT_TYPE
p4[28] <= p4~3.DB_MAX_OUTPUT_PORT_TYPE
p4[29] <= p4~2.DB_MAX_OUTPUT_PORT_TYPE
p4[30] <= p4~1.DB_MAX_OUTPUT_PORT_TYPE
p4[31] <= p4~0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipedereg:de_reg
dwreg => ewreg~reg0.DATAIN
dm2reg => em2reg~reg0.DATAIN
dwmem => ewmem~reg0.DATAIN
daluc[0] => ealuc[0]~reg0.DATAIN
daluc[1] => ealuc[1]~reg0.DATAIN
daluc[2] => ealuc[2]~reg0.DATAIN
daluc[3] => ealuc[3]~reg0.DATAIN
daluimm => ealuimm~reg0.DATAIN
da[0] => ea[0]~reg0.DATAIN
da[1] => ea[1]~reg0.DATAIN
da[2] => ea[2]~reg0.DATAIN
da[3] => ea[3]~reg0.DATAIN
da[4] => ea[4]~reg0.DATAIN
da[5] => ea[5]~reg0.DATAIN
da[6] => ea[6]~reg0.DATAIN
da[7] => ea[7]~reg0.DATAIN
da[8] => ea[8]~reg0.DATAIN
da[9] => ea[9]~reg0.DATAIN
da[10] => ea[10]~reg0.DATAIN
da[11] => ea[11]~reg0.DATAIN
da[12] => ea[12]~reg0.DATAIN
da[13] => ea[13]~reg0.DATAIN
da[14] => ea[14]~reg0.DATAIN
da[15] => ea[15]~reg0.DATAIN
da[16] => ea[16]~reg0.DATAIN
da[17] => ea[17]~reg0.DATAIN
da[18] => ea[18]~reg0.DATAIN
da[19] => ea[19]~reg0.DATAIN
da[20] => ea[20]~reg0.DATAIN
da[21] => ea[21]~reg0.DATAIN
da[22] => ea[22]~reg0.DATAIN
da[23] => ea[23]~reg0.DATAIN
da[24] => ea[24]~reg0.DATAIN
da[25] => ea[25]~reg0.DATAIN
da[26] => ea[26]~reg0.DATAIN
da[27] => ea[27]~reg0.DATAIN
da[28] => ea[28]~reg0.DATAIN
da[29] => ea[29]~reg0.DATAIN
da[30] => ea[30]~reg0.DATAIN
da[31] => ea[31]~reg0.DATAIN
db[0] => eb[0]~reg0.DATAIN
db[1] => eb[1]~reg0.DATAIN
db[2] => eb[2]~reg0.DATAIN
db[3] => eb[3]~reg0.DATAIN
db[4] => eb[4]~reg0.DATAIN
db[5] => eb[5]~reg0.DATAIN
db[6] => eb[6]~reg0.DATAIN
db[7] => eb[7]~reg0.DATAIN
db[8] => eb[8]~reg0.DATAIN
db[9] => eb[9]~reg0.DATAIN
db[10] => eb[10]~reg0.DATAIN
db[11] => eb[11]~reg0.DATAIN
db[12] => eb[12]~reg0.DATAIN
db[13] => eb[13]~reg0.DATAIN
db[14] => eb[14]~reg0.DATAIN
db[15] => eb[15]~reg0.DATAIN
db[16] => eb[16]~reg0.DATAIN
db[17] => eb[17]~reg0.DATAIN
db[18] => eb[18]~reg0.DATAIN
db[19] => eb[19]~reg0.DATAIN
db[20] => eb[20]~reg0.DATAIN
db[21] => eb[21]~reg0.DATAIN
db[22] => eb[22]~reg0.DATAIN
db[23] => eb[23]~reg0.DATAIN
db[24] => eb[24]~reg0.DATAIN
db[25] => eb[25]~reg0.DATAIN
db[26] => eb[26]~reg0.DATAIN
db[27] => eb[27]~reg0.DATAIN
db[28] => eb[28]~reg0.DATAIN
db[29] => eb[29]~reg0.DATAIN
db[30] => eb[30]~reg0.DATAIN
db[31] => eb[31]~reg0.DATAIN
dimm[0] => eimm[0]~reg0.DATAIN
dimm[1] => eimm[1]~reg0.DATAIN
dimm[2] => eimm[2]~reg0.DATAIN
dimm[3] => eimm[3]~reg0.DATAIN
dimm[4] => eimm[4]~reg0.DATAIN
dimm[5] => eimm[5]~reg0.DATAIN
dimm[6] => eimm[6]~reg0.DATAIN
dimm[7] => eimm[7]~reg0.DATAIN
dimm[8] => eimm[8]~reg0.DATAIN
dimm[9] => eimm[9]~reg0.DATAIN
dimm[10] => eimm[10]~reg0.DATAIN
dimm[11] => eimm[11]~reg0.DATAIN
dimm[12] => eimm[12]~reg0.DATAIN
dimm[13] => eimm[13]~reg0.DATAIN
dimm[14] => eimm[14]~reg0.DATAIN
dimm[15] => eimm[15]~reg0.DATAIN
dimm[16] => eimm[16]~reg0.DATAIN
dimm[17] => eimm[17]~reg0.DATAIN
dimm[18] => eimm[18]~reg0.DATAIN
dimm[19] => eimm[19]~reg0.DATAIN
dimm[20] => eimm[20]~reg0.DATAIN
dimm[21] => eimm[21]~reg0.DATAIN
dimm[22] => eimm[22]~reg0.DATAIN
dimm[23] => eimm[23]~reg0.DATAIN
dimm[24] => eimm[24]~reg0.DATAIN
dimm[25] => eimm[25]~reg0.DATAIN
dimm[26] => eimm[26]~reg0.DATAIN
dimm[27] => eimm[27]~reg0.DATAIN
dimm[28] => eimm[28]~reg0.DATAIN
dimm[29] => eimm[29]~reg0.DATAIN
dimm[30] => eimm[30]~reg0.DATAIN
dimm[31] => eimm[31]~reg0.DATAIN
drn[0] => ern[0]~reg0.DATAIN
drn[1] => ern[1]~reg0.DATAIN
drn[2] => ern[2]~reg0.DATAIN
drn[3] => ern[3]~reg0.DATAIN
drn[4] => ern[4]~reg0.DATAIN
dshift => eshift~reg0.DATAIN
djal => ejal~reg0.DATAIN
dpc4[0] => epc4[0]~reg0.DATAIN
dpc4[1] => epc4[1]~reg0.DATAIN
dpc4[2] => epc4[2]~reg0.DATAIN
dpc4[3] => epc4[3]~reg0.DATAIN
dpc4[4] => epc4[4]~reg0.DATAIN
dpc4[5] => epc4[5]~reg0.DATAIN
dpc4[6] => epc4[6]~reg0.DATAIN
dpc4[7] => epc4[7]~reg0.DATAIN
dpc4[8] => epc4[8]~reg0.DATAIN
dpc4[9] => epc4[9]~reg0.DATAIN
dpc4[10] => epc4[10]~reg0.DATAIN
dpc4[11] => epc4[11]~reg0.DATAIN
dpc4[12] => epc4[12]~reg0.DATAIN
dpc4[13] => epc4[13]~reg0.DATAIN
dpc4[14] => epc4[14]~reg0.DATAIN
dpc4[15] => epc4[15]~reg0.DATAIN
dpc4[16] => epc4[16]~reg0.DATAIN
dpc4[17] => epc4[17]~reg0.DATAIN
dpc4[18] => epc4[18]~reg0.DATAIN
dpc4[19] => epc4[19]~reg0.DATAIN
dpc4[20] => epc4[20]~reg0.DATAIN
dpc4[21] => epc4[21]~reg0.DATAIN
dpc4[22] => epc4[22]~reg0.DATAIN
dpc4[23] => epc4[23]~reg0.DATAIN
dpc4[24] => epc4[24]~reg0.DATAIN
dpc4[25] => epc4[25]~reg0.DATAIN
dpc4[26] => epc4[26]~reg0.DATAIN
dpc4[27] => epc4[27]~reg0.DATAIN
dpc4[28] => epc4[28]~reg0.DATAIN
dpc4[29] => epc4[29]~reg0.DATAIN
dpc4[30] => epc4[30]~reg0.DATAIN
dpc4[31] => epc4[31]~reg0.DATAIN
clk => ea[31]~reg0.CLK
clk => ea[30]~reg0.CLK
clk => ea[29]~reg0.CLK
clk => ea[28]~reg0.CLK
clk => ea[27]~reg0.CLK
clk => ea[26]~reg0.CLK
clk => ea[25]~reg0.CLK
clk => ea[24]~reg0.CLK
clk => ea[23]~reg0.CLK
clk => ea[22]~reg0.CLK
clk => ea[21]~reg0.CLK
clk => ea[20]~reg0.CLK
clk => ea[19]~reg0.CLK
clk => ea[18]~reg0.CLK
clk => ea[17]~reg0.CLK
clk => ea[16]~reg0.CLK
clk => ea[15]~reg0.CLK
clk => ea[14]~reg0.CLK
clk => ea[13]~reg0.CLK
clk => ea[12]~reg0.CLK
clk => ea[11]~reg0.CLK
clk => ea[10]~reg0.CLK
clk => ea[9]~reg0.CLK
clk => ea[8]~reg0.CLK
clk => ea[7]~reg0.CLK
clk => ea[6]~reg0.CLK
clk => ea[5]~reg0.CLK
clk => ea[4]~reg0.CLK
clk => ea[3]~reg0.CLK
clk => ea[2]~reg0.CLK
clk => ea[1]~reg0.CLK
clk => ea[0]~reg0.CLK
clk => eb[31]~reg0.CLK
clk => eb[30]~reg0.CLK
clk => eb[29]~reg0.CLK
clk => eb[28]~reg0.CLK
clk => eb[27]~reg0.CLK
clk => eb[26]~reg0.CLK
clk => eb[25]~reg0.CLK
clk => eb[24]~reg0.CLK
clk => eb[23]~reg0.CLK
clk => eb[22]~reg0.CLK
clk => eb[21]~reg0.CLK
clk => eb[20]~reg0.CLK
clk => eb[19]~reg0.CLK
clk => eb[18]~reg0.CLK
clk => eb[17]~reg0.CLK
clk => eb[16]~reg0.CLK
clk => eb[15]~reg0.CLK
clk => eb[14]~reg0.CLK
clk => eb[13]~reg0.CLK
clk => eb[12]~reg0.CLK
clk => eb[11]~reg0.CLK
clk => eb[10]~reg0.CLK
clk => eb[9]~reg0.CLK
clk => eb[8]~reg0.CLK
clk => eb[7]~reg0.CLK
clk => eb[6]~reg0.CLK
clk => eb[5]~reg0.CLK
clk => eb[4]~reg0.CLK
clk => eb[3]~reg0.CLK
clk => eb[2]~reg0.CLK
clk => eb[1]~reg0.CLK
clk => eb[0]~reg0.CLK
clk => eimm[31]~reg0.CLK
clk => eimm[30]~reg0.CLK
clk => eimm[29]~reg0.CLK
clk => eimm[28]~reg0.CLK
clk => eimm[27]~reg0.CLK
clk => eimm[26]~reg0.CLK
clk => eimm[25]~reg0.CLK
clk => eimm[24]~reg0.CLK
clk => eimm[23]~reg0.CLK
clk => eimm[22]~reg0.CLK
clk => eimm[21]~reg0.CLK
clk => eimm[20]~reg0.CLK
clk => eimm[19]~reg0.CLK
clk => eimm[18]~reg0.CLK
clk => eimm[17]~reg0.CLK
clk => eimm[16]~reg0.CLK
clk => eimm[15]~reg0.CLK
clk => eimm[14]~reg0.CLK
clk => eimm[13]~reg0.CLK
clk => eimm[12]~reg0.CLK
clk => eimm[11]~reg0.CLK
clk => eimm[10]~reg0.CLK
clk => eimm[9]~reg0.CLK
clk => eimm[8]~reg0.CLK
clk => eimm[7]~reg0.CLK
clk => eimm[6]~reg0.CLK
clk => eimm[5]~reg0.CLK
clk => eimm[4]~reg0.CLK
clk => eimm[3]~reg0.CLK
clk => eimm[2]~reg0.CLK
clk => eimm[1]~reg0.CLK
clk => eimm[0]~reg0.CLK
clk => epc4[31]~reg0.CLK
clk => epc4[30]~reg0.CLK
clk => epc4[29]~reg0.CLK
clk => epc4[28]~reg0.CLK
clk => epc4[27]~reg0.CLK
clk => epc4[26]~reg0.CLK
clk => epc4[25]~reg0.CLK
clk => epc4[24]~reg0.CLK
clk => epc4[23]~reg0.CLK
clk => epc4[22]~reg0.CLK
clk => epc4[21]~reg0.CLK
clk => epc4[20]~reg0.CLK
clk => epc4[19]~reg0.CLK
clk => epc4[18]~reg0.CLK
clk => epc4[17]~reg0.CLK
clk => epc4[16]~reg0.CLK
clk => epc4[15]~reg0.CLK
clk => epc4[14]~reg0.CLK
clk => epc4[13]~reg0.CLK
clk => epc4[12]~reg0.CLK
clk => epc4[11]~reg0.CLK
clk => epc4[10]~reg0.CLK
clk => epc4[9]~reg0.CLK
clk => epc4[8]~reg0.CLK
clk => epc4[7]~reg0.CLK
clk => epc4[6]~reg0.CLK
clk => epc4[5]~reg0.CLK
clk => epc4[4]~reg0.CLK
clk => epc4[3]~reg0.CLK
clk => epc4[2]~reg0.CLK
clk => epc4[1]~reg0.CLK
clk => epc4[0]~reg0.CLK
clk => ern[4]~reg0.CLK
clk => ern[3]~reg0.CLK
clk => ern[2]~reg0.CLK
clk => ern[1]~reg0.CLK
clk => ern[0]~reg0.CLK
clk => ealuc[3]~reg0.CLK
clk => ealuc[2]~reg0.CLK
clk => ealuc[1]~reg0.CLK
clk => ealuc[0]~reg0.CLK
clk => ewreg~reg0.CLK
clk => em2reg~reg0.CLK
clk => ewmem~reg0.CLK
clk => ealuimm~reg0.CLK
clk => eshift~reg0.CLK
clk => ejal~reg0.CLK
clrn => ea[31]~reg0.ACLR
clrn => ea[30]~reg0.ACLR
clrn => ea[29]~reg0.ACLR
clrn => ea[28]~reg0.ACLR
clrn => ea[27]~reg0.ACLR
clrn => ea[26]~reg0.ACLR
clrn => ea[25]~reg0.ACLR
clrn => ea[24]~reg0.ACLR
clrn => ea[23]~reg0.ACLR
clrn => ea[22]~reg0.ACLR
clrn => ea[21]~reg0.ACLR
clrn => ea[20]~reg0.ACLR
clrn => ea[19]~reg0.ACLR
clrn => ea[18]~reg0.ACLR
clrn => ea[17]~reg0.ACLR
clrn => ea[16]~reg0.ACLR
clrn => ea[15]~reg0.ACLR
clrn => ea[14]~reg0.ACLR
clrn => ea[13]~reg0.ACLR
clrn => ea[12]~reg0.ACLR
clrn => ea[11]~reg0.ACLR
clrn => ea[10]~reg0.ACLR
clrn => ea[9]~reg0.ACLR
clrn => ea[8]~reg0.ACLR
clrn => ea[7]~reg0.ACLR
clrn => ea[6]~reg0.ACLR
clrn => ea[5]~reg0.ACLR
clrn => ea[4]~reg0.ACLR
clrn => ea[3]~reg0.ACLR
clrn => ea[2]~reg0.ACLR
clrn => ea[1]~reg0.ACLR
clrn => ea[0]~reg0.ACLR
clrn => eb[31]~reg0.ACLR
clrn => eb[30]~reg0.ACLR
clrn => eb[29]~reg0.ACLR
clrn => eb[28]~reg0.ACLR
clrn => eb[27]~reg0.ACLR
clrn => eb[26]~reg0.ACLR
clrn => eb[25]~reg0.ACLR
clrn => eb[24]~reg0.ACLR
clrn => eb[23]~reg0.ACLR
clrn => eb[22]~reg0.ACLR
clrn => eb[21]~reg0.ACLR
clrn => eb[20]~reg0.ACLR
clrn => eb[19]~reg0.ACLR
clrn => eb[18]~reg0.ACLR
clrn => eb[17]~reg0.ACLR
clrn => eb[16]~reg0.ACLR
clrn => eb[15]~reg0.ACLR
clrn => eb[14]~reg0.ACLR
clrn => eb[13]~reg0.ACLR
clrn => eb[12]~reg0.ACLR
clrn => eb[11]~reg0.ACLR
clrn => eb[10]~reg0.ACLR
clrn => eb[9]~reg0.ACLR
clrn => eb[8]~reg0.ACLR
clrn => eb[7]~reg0.ACLR
clrn => eb[6]~reg0.ACLR
clrn => eb[5]~reg0.ACLR
clrn => eb[4]~reg0.ACLR
clrn => eb[3]~reg0.ACLR
clrn => eb[2]~reg0.ACLR
clrn => eb[1]~reg0.ACLR
clrn => eb[0]~reg0.ACLR
clrn => eimm[31]~reg0.ACLR
clrn => eimm[30]~reg0.ACLR
clrn => eimm[29]~reg0.ACLR
clrn => eimm[28]~reg0.ACLR
clrn => eimm[27]~reg0.ACLR
clrn => eimm[26]~reg0.ACLR
clrn => eimm[25]~reg0.ACLR
clrn => eimm[24]~reg0.ACLR
clrn => eimm[23]~reg0.ACLR
clrn => eimm[22]~reg0.ACLR
clrn => eimm[21]~reg0.ACLR
clrn => eimm[20]~reg0.ACLR
clrn => eimm[19]~reg0.ACLR
clrn => eimm[18]~reg0.ACLR
clrn => eimm[17]~reg0.ACLR
clrn => eimm[16]~reg0.ACLR
clrn => eimm[15]~reg0.ACLR
clrn => eimm[14]~reg0.ACLR
clrn => eimm[13]~reg0.ACLR
clrn => eimm[12]~reg0.ACLR
clrn => eimm[11]~reg0.ACLR
clrn => eimm[10]~reg0.ACLR
clrn => eimm[9]~reg0.ACLR
clrn => eimm[8]~reg0.ACLR
clrn => eimm[7]~reg0.ACLR
clrn => eimm[6]~reg0.ACLR
clrn => eimm[5]~reg0.ACLR
clrn => eimm[4]~reg0.ACLR
clrn => eimm[3]~reg0.ACLR
clrn => eimm[2]~reg0.ACLR
clrn => eimm[1]~reg0.ACLR
clrn => eimm[0]~reg0.ACLR
clrn => epc4[31]~reg0.ACLR
clrn => epc4[30]~reg0.ACLR
clrn => epc4[29]~reg0.ACLR
clrn => epc4[28]~reg0.ACLR
clrn => epc4[27]~reg0.ACLR
clrn => epc4[26]~reg0.ACLR
clrn => epc4[25]~reg0.ACLR
clrn => epc4[24]~reg0.ACLR
clrn => epc4[23]~reg0.ACLR
clrn => epc4[22]~reg0.ACLR
clrn => epc4[21]~reg0.ACLR
clrn => epc4[20]~reg0.ACLR
clrn => epc4[19]~reg0.ACLR
clrn => epc4[18]~reg0.ACLR
clrn => epc4[17]~reg0.ACLR
clrn => epc4[16]~reg0.ACLR
clrn => epc4[15]~reg0.ACLR
clrn => epc4[14]~reg0.ACLR
clrn => epc4[13]~reg0.ACLR
clrn => epc4[12]~reg0.ACLR
clrn => epc4[11]~reg0.ACLR
clrn => epc4[10]~reg0.ACLR
clrn => epc4[9]~reg0.ACLR
clrn => epc4[8]~reg0.ACLR
clrn => epc4[7]~reg0.ACLR
clrn => epc4[6]~reg0.ACLR
clrn => epc4[5]~reg0.ACLR
clrn => epc4[4]~reg0.ACLR
clrn => epc4[3]~reg0.ACLR
clrn => epc4[2]~reg0.ACLR
clrn => epc4[1]~reg0.ACLR
clrn => epc4[0]~reg0.ACLR
clrn => ern[4]~reg0.ACLR
clrn => ern[3]~reg0.ACLR
clrn => ern[2]~reg0.ACLR
clrn => ern[1]~reg0.ACLR
clrn => ern[0]~reg0.ACLR
clrn => ealuc[3]~reg0.ACLR
clrn => ealuc[2]~reg0.ACLR
clrn => ealuc[1]~reg0.ACLR
clrn => ealuc[0]~reg0.ACLR
clrn => ewreg~reg0.ACLR
clrn => em2reg~reg0.ACLR
clrn => ewmem~reg0.ACLR
clrn => ealuimm~reg0.ACLR
clrn => eshift~reg0.ACLR
clrn => ejal~reg0.ACLR
ewreg <= ewreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
em2reg <= em2reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
ewmem <= ewmem~reg0.DB_MAX_OUTPUT_PORT_TYPE
ealuc[0] <= ealuc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ealuc[1] <= ealuc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ealuc[2] <= ealuc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ealuc[3] <= ealuc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ealuimm <= ealuimm~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[0] <= ea[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[1] <= ea[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[2] <= ea[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[3] <= ea[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[4] <= ea[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[5] <= ea[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[6] <= ea[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[7] <= ea[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[8] <= ea[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[9] <= ea[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[10] <= ea[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[11] <= ea[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[12] <= ea[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[13] <= ea[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[14] <= ea[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[15] <= ea[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[16] <= ea[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[17] <= ea[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[18] <= ea[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[19] <= ea[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[20] <= ea[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[21] <= ea[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[22] <= ea[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[23] <= ea[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[24] <= ea[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[25] <= ea[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[26] <= ea[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[27] <= ea[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[28] <= ea[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[29] <= ea[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[30] <= ea[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[31] <= ea[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[0] <= eb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[1] <= eb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[2] <= eb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[3] <= eb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[4] <= eb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[5] <= eb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[6] <= eb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[7] <= eb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[8] <= eb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[9] <= eb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[10] <= eb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[11] <= eb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[12] <= eb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[13] <= eb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[14] <= eb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[15] <= eb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[16] <= eb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[17] <= eb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[18] <= eb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[19] <= eb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[20] <= eb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[21] <= eb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[22] <= eb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[23] <= eb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[24] <= eb[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[25] <= eb[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[26] <= eb[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[27] <= eb[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[28] <= eb[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[29] <= eb[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[30] <= eb[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[31] <= eb[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[0] <= eimm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[1] <= eimm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[2] <= eimm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[3] <= eimm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[4] <= eimm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[5] <= eimm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[6] <= eimm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[7] <= eimm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[8] <= eimm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[9] <= eimm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[10] <= eimm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[11] <= eimm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[12] <= eimm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[13] <= eimm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[14] <= eimm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[15] <= eimm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[16] <= eimm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[17] <= eimm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[18] <= eimm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[19] <= eimm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[20] <= eimm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[21] <= eimm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[22] <= eimm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[23] <= eimm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[24] <= eimm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[25] <= eimm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[26] <= eimm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[27] <= eimm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[28] <= eimm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[29] <= eimm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[30] <= eimm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[31] <= eimm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ern[0] <= ern[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ern[1] <= ern[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ern[2] <= ern[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ern[3] <= ern[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ern[4] <= ern[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eshift <= eshift~reg0.DB_MAX_OUTPUT_PORT_TYPE
ejal <= ejal~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[0] <= epc4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[1] <= epc4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[2] <= epc4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[3] <= epc4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[4] <= epc4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[5] <= epc4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[6] <= epc4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[7] <= epc4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[8] <= epc4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[9] <= epc4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[10] <= epc4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[11] <= epc4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[12] <= epc4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[13] <= epc4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[14] <= epc4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[15] <= epc4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[16] <= epc4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[17] <= epc4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[18] <= epc4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[19] <= epc4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[20] <= epc4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[21] <= epc4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[22] <= epc4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[23] <= epc4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[24] <= epc4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[25] <= epc4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[26] <= epc4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[27] <= epc4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[28] <= epc4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[29] <= epc4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[30] <= epc4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[31] <= epc4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeexe:exe_stage
ealuc[0] => ealuc[0]~3.IN1
ealuc[1] => ealuc[1]~2.IN1
ealuc[2] => ealuc[2]~1.IN1
ealuc[3] => ealuc[3]~0.IN1
ealuimm => ealuimm~0.IN1
ea[0] => ea[0]~31.IN1
ea[1] => ea[1]~30.IN1
ea[2] => ea[2]~29.IN1
ea[3] => ea[3]~28.IN1
ea[4] => ea[4]~27.IN1
ea[5] => ea[5]~26.IN1
ea[6] => ea[6]~25.IN1
ea[7] => ea[7]~24.IN1
ea[8] => ea[8]~23.IN1
ea[9] => ea[9]~22.IN1
ea[10] => ea[10]~21.IN1
ea[11] => ea[11]~20.IN1
ea[12] => ea[12]~19.IN1
ea[13] => ea[13]~18.IN1
ea[14] => ea[14]~17.IN1
ea[15] => ea[15]~16.IN1
ea[16] => ea[16]~15.IN1
ea[17] => ea[17]~14.IN1
ea[18] => ea[18]~13.IN1
ea[19] => ea[19]~12.IN1
ea[20] => ea[20]~11.IN1
ea[21] => ea[21]~10.IN1
ea[22] => ea[22]~9.IN1
ea[23] => ea[23]~8.IN1
ea[24] => ea[24]~7.IN1
ea[25] => ea[25]~6.IN1
ea[26] => ea[26]~5.IN1
ea[27] => ea[27]~4.IN1
ea[28] => ea[28]~3.IN1
ea[29] => ea[29]~2.IN1
ea[30] => ea[30]~1.IN1
ea[31] => ea[31]~0.IN1
eb[0] => eb[0]~31.IN1
eb[1] => eb[1]~30.IN1
eb[2] => eb[2]~29.IN1
eb[3] => eb[3]~28.IN1
eb[4] => eb[4]~27.IN1
eb[5] => eb[5]~26.IN1
eb[6] => eb[6]~25.IN1
eb[7] => eb[7]~24.IN1
eb[8] => eb[8]~23.IN1
eb[9] => eb[9]~22.IN1
eb[10] => eb[10]~21.IN1
eb[11] => eb[11]~20.IN1
eb[12] => eb[12]~19.IN1
eb[13] => eb[13]~18.IN1
eb[14] => eb[14]~17.IN1
eb[15] => eb[15]~16.IN1
eb[16] => eb[16]~15.IN1
eb[17] => eb[17]~14.IN1
eb[18] => eb[18]~13.IN1
eb[19] => eb[19]~12.IN1
eb[20] => eb[20]~11.IN1
eb[21] => eb[21]~10.IN1
eb[22] => eb[22]~9.IN1
eb[23] => eb[23]~8.IN1
eb[24] => eb[24]~7.IN1
eb[25] => eb[25]~6.IN1
eb[26] => eb[26]~5.IN1
eb[27] => eb[27]~4.IN1
eb[28] => eb[28]~3.IN1
eb[29] => eb[29]~2.IN1
eb[30] => eb[30]~1.IN1
eb[31] => eb[31]~0.IN1
eimm[0] => eimm[0]~26.IN1
eimm[1] => eimm[1]~25.IN1
eimm[2] => eimm[2]~24.IN1
eimm[3] => eimm[3]~23.IN1
eimm[4] => eimm[4]~22.IN1
eimm[5] => eimm[5]~21.IN1
eimm[6] => sa[0].IN2
eimm[7] => sa[1].IN2
eimm[8] => sa[2].IN2
eimm[9] => sa[3].IN2
eimm[10] => sa[4].IN2
eimm[11] => eimm[11]~20.IN1
eimm[12] => eimm[12]~19.IN1
eimm[13] => eimm[13]~18.IN1
eimm[14] => eimm[14]~17.IN1
eimm[15] => eimm[15]~16.IN1
eimm[16] => eimm[16]~15.IN1
eimm[17] => eimm[17]~14.IN1
eimm[18] => eimm[18]~13.IN1
eimm[19] => eimm[19]~12.IN1
eimm[20] => eimm[20]~11.IN1
eimm[21] => eimm[21]~10.IN1
eimm[22] => eimm[22]~9.IN1
eimm[23] => eimm[23]~8.IN1
eimm[24] => eimm[24]~7.IN1
eimm[25] => eimm[25]~6.IN1
eimm[26] => eimm[26]~5.IN1
eimm[27] => eimm[27]~4.IN1
eimm[28] => eimm[28]~3.IN1
eimm[29] => eimm[29]~2.IN1
eimm[30] => eimm[30]~1.IN1
eimm[31] => eimm[31]~0.IN1
eshift => eshift~0.IN1
ern0[0] => ern~0.IN1
ern0[1] => ern~1.IN1
ern0[2] => ern~2.IN1
ern0[3] => ern~3.IN1
ern0[4] => ern~4.IN1
epc4[0] => epc4[0]~31.IN1
epc4[1] => epc4[1]~30.IN1
epc4[2] => epc4[2]~29.IN1
epc4[3] => epc4[3]~28.IN1
epc4[4] => epc4[4]~27.IN1
epc4[5] => epc4[5]~26.IN1
epc4[6] => epc4[6]~25.IN1
epc4[7] => epc4[7]~24.IN1
epc4[8] => epc4[8]~23.IN1
epc4[9] => epc4[9]~22.IN1
epc4[10] => epc4[10]~21.IN1
epc4[11] => epc4[11]~20.IN1
epc4[12] => epc4[12]~19.IN1
epc4[13] => epc4[13]~18.IN1
epc4[14] => epc4[14]~17.IN1
epc4[15] => epc4[15]~16.IN1
epc4[16] => epc4[16]~15.IN1
epc4[17] => epc4[17]~14.IN1
epc4[18] => epc4[18]~13.IN1
epc4[19] => epc4[19]~12.IN1
epc4[20] => epc4[20]~11.IN1
epc4[21] => epc4[21]~10.IN1
epc4[22] => epc4[22]~9.IN1
epc4[23] => epc4[23]~8.IN1
epc4[24] => epc4[24]~7.IN1
epc4[25] => epc4[25]~6.IN1
epc4[26] => epc4[26]~5.IN1
epc4[27] => epc4[27]~4.IN1
epc4[28] => epc4[28]~3.IN1
epc4[29] => epc4[29]~2.IN1
epc4[30] => epc4[30]~1.IN1
epc4[31] => epc4[31]~0.IN1
ejal => ejal~0.IN1
ern[0] <= ern~0.DB_MAX_OUTPUT_PORT_TYPE
ern[1] <= ern~1.DB_MAX_OUTPUT_PORT_TYPE
ern[2] <= ern~2.DB_MAX_OUTPUT_PORT_TYPE
ern[3] <= ern~3.DB_MAX_OUTPUT_PORT_TYPE
ern[4] <= ern~4.DB_MAX_OUTPUT_PORT_TYPE
ealu[0] <= mux2x32:save_pc8.port3
ealu[1] <= mux2x32:save_pc8.port3
ealu[2] <= mux2x32:save_pc8.port3
ealu[3] <= mux2x32:save_pc8.port3
ealu[4] <= mux2x32:save_pc8.port3
ealu[5] <= mux2x32:save_pc8.port3
ealu[6] <= mux2x32:save_pc8.port3
ealu[7] <= mux2x32:save_pc8.port3
ealu[8] <= mux2x32:save_pc8.port3
ealu[9] <= mux2x32:save_pc8.port3
ealu[10] <= mux2x32:save_pc8.port3
ealu[11] <= mux2x32:save_pc8.port3
ealu[12] <= mux2x32:save_pc8.port3
ealu[13] <= mux2x32:save_pc8.port3
ealu[14] <= mux2x32:save_pc8.port3
ealu[15] <= mux2x32:save_pc8.port3
ealu[16] <= mux2x32:save_pc8.port3
ealu[17] <= mux2x32:save_pc8.port3
ealu[18] <= mux2x32:save_pc8.port3
ealu[19] <= mux2x32:save_pc8.port3
ealu[20] <= mux2x32:save_pc8.port3
ealu[21] <= mux2x32:save_pc8.port3
ealu[22] <= mux2x32:save_pc8.port3
ealu[23] <= mux2x32:save_pc8.port3
ealu[24] <= mux2x32:save_pc8.port3
ealu[25] <= mux2x32:save_pc8.port3
ealu[26] <= mux2x32:save_pc8.port3
ealu[27] <= mux2x32:save_pc8.port3
ealu[28] <= mux2x32:save_pc8.port3
ealu[29] <= mux2x32:save_pc8.port3
ealu[30] <= mux2x32:save_pc8.port3
ealu[31] <= mux2x32:save_pc8.port3


|pipelined_computer|pipeexe:exe_stage|cla32:ret_addr
pc[0] => Add0.IN32
pc[1] => Add0.IN31
pc[2] => Add0.IN30
pc[3] => Add0.IN29
pc[4] => Add0.IN28
pc[5] => Add0.IN27
pc[6] => Add0.IN26
pc[7] => Add0.IN25
pc[8] => Add0.IN24
pc[9] => Add0.IN23
pc[10] => Add0.IN22
pc[11] => Add0.IN21
pc[12] => Add0.IN20
pc[13] => Add0.IN19
pc[14] => Add0.IN18
pc[15] => Add0.IN17
pc[16] => Add0.IN16
pc[17] => Add0.IN15
pc[18] => Add0.IN14
pc[19] => Add0.IN13
pc[20] => Add0.IN12
pc[21] => Add0.IN11
pc[22] => Add0.IN10
pc[23] => Add0.IN9
pc[24] => Add0.IN8
pc[25] => Add0.IN7
pc[26] => Add0.IN6
pc[27] => Add0.IN5
pc[28] => Add0.IN4
pc[29] => Add0.IN3
pc[30] => Add0.IN2
pc[31] => Add0.IN1
x1[0] => Add0.IN64
x1[1] => Add0.IN63
x1[2] => Add0.IN62
x1[3] => Add0.IN61
x1[4] => Add0.IN60
x1[5] => Add0.IN59
x1[6] => Add0.IN58
x1[7] => Add0.IN57
x1[8] => Add0.IN56
x1[9] => Add0.IN55
x1[10] => Add0.IN54
x1[11] => Add0.IN53
x1[12] => Add0.IN52
x1[13] => Add0.IN51
x1[14] => Add0.IN50
x1[15] => Add0.IN49
x1[16] => Add0.IN48
x1[17] => Add0.IN47
x1[18] => Add0.IN46
x1[19] => Add0.IN45
x1[20] => Add0.IN44
x1[21] => Add0.IN43
x1[22] => Add0.IN42
x1[23] => Add0.IN41
x1[24] => Add0.IN40
x1[25] => Add0.IN39
x1[26] => Add0.IN38
x1[27] => Add0.IN37
x1[28] => Add0.IN36
x1[29] => Add0.IN35
x1[30] => Add0.IN34
x1[31] => Add0.IN33
e => p4~31.OUTPUTSELECT
e => p4~30.OUTPUTSELECT
e => p4~29.OUTPUTSELECT
e => p4~28.OUTPUTSELECT
e => p4~27.OUTPUTSELECT
e => p4~26.OUTPUTSELECT
e => p4~25.OUTPUTSELECT
e => p4~24.OUTPUTSELECT
e => p4~23.OUTPUTSELECT
e => p4~22.OUTPUTSELECT
e => p4~21.OUTPUTSELECT
e => p4~20.OUTPUTSELECT
e => p4~19.OUTPUTSELECT
e => p4~18.OUTPUTSELECT
e => p4~17.OUTPUTSELECT
e => p4~16.OUTPUTSELECT
e => p4~15.OUTPUTSELECT
e => p4~14.OUTPUTSELECT
e => p4~13.OUTPUTSELECT
e => p4~12.OUTPUTSELECT
e => p4~11.OUTPUTSELECT
e => p4~10.OUTPUTSELECT
e => p4~9.OUTPUTSELECT
e => p4~8.OUTPUTSELECT
e => p4~7.OUTPUTSELECT
e => p4~6.OUTPUTSELECT
e => p4~5.OUTPUTSELECT
e => p4~4.OUTPUTSELECT
e => p4~3.OUTPUTSELECT
e => p4~2.OUTPUTSELECT
e => p4~1.OUTPUTSELECT
e => p4~0.OUTPUTSELECT
p4[0] <= p4~31.DB_MAX_OUTPUT_PORT_TYPE
p4[1] <= p4~30.DB_MAX_OUTPUT_PORT_TYPE
p4[2] <= p4~29.DB_MAX_OUTPUT_PORT_TYPE
p4[3] <= p4~28.DB_MAX_OUTPUT_PORT_TYPE
p4[4] <= p4~27.DB_MAX_OUTPUT_PORT_TYPE
p4[5] <= p4~26.DB_MAX_OUTPUT_PORT_TYPE
p4[6] <= p4~25.DB_MAX_OUTPUT_PORT_TYPE
p4[7] <= p4~24.DB_MAX_OUTPUT_PORT_TYPE
p4[8] <= p4~23.DB_MAX_OUTPUT_PORT_TYPE
p4[9] <= p4~22.DB_MAX_OUTPUT_PORT_TYPE
p4[10] <= p4~21.DB_MAX_OUTPUT_PORT_TYPE
p4[11] <= p4~20.DB_MAX_OUTPUT_PORT_TYPE
p4[12] <= p4~19.DB_MAX_OUTPUT_PORT_TYPE
p4[13] <= p4~18.DB_MAX_OUTPUT_PORT_TYPE
p4[14] <= p4~17.DB_MAX_OUTPUT_PORT_TYPE
p4[15] <= p4~16.DB_MAX_OUTPUT_PORT_TYPE
p4[16] <= p4~15.DB_MAX_OUTPUT_PORT_TYPE
p4[17] <= p4~14.DB_MAX_OUTPUT_PORT_TYPE
p4[18] <= p4~13.DB_MAX_OUTPUT_PORT_TYPE
p4[19] <= p4~12.DB_MAX_OUTPUT_PORT_TYPE
p4[20] <= p4~11.DB_MAX_OUTPUT_PORT_TYPE
p4[21] <= p4~10.DB_MAX_OUTPUT_PORT_TYPE
p4[22] <= p4~9.DB_MAX_OUTPUT_PORT_TYPE
p4[23] <= p4~8.DB_MAX_OUTPUT_PORT_TYPE
p4[24] <= p4~7.DB_MAX_OUTPUT_PORT_TYPE
p4[25] <= p4~6.DB_MAX_OUTPUT_PORT_TYPE
p4[26] <= p4~5.DB_MAX_OUTPUT_PORT_TYPE
p4[27] <= p4~4.DB_MAX_OUTPUT_PORT_TYPE
p4[28] <= p4~3.DB_MAX_OUTPUT_PORT_TYPE
p4[29] <= p4~2.DB_MAX_OUTPUT_PORT_TYPE
p4[30] <= p4~1.DB_MAX_OUTPUT_PORT_TYPE
p4[31] <= p4~0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeexe:exe_stage|mux2x32:alu_ina
a0[0] => y~31.DATAA
a0[1] => y~30.DATAA
a0[2] => y~29.DATAA
a0[3] => y~28.DATAA
a0[4] => y~27.DATAA
a0[5] => y~26.DATAA
a0[6] => y~25.DATAA
a0[7] => y~24.DATAA
a0[8] => y~23.DATAA
a0[9] => y~22.DATAA
a0[10] => y~21.DATAA
a0[11] => y~20.DATAA
a0[12] => y~19.DATAA
a0[13] => y~18.DATAA
a0[14] => y~17.DATAA
a0[15] => y~16.DATAA
a0[16] => y~15.DATAA
a0[17] => y~14.DATAA
a0[18] => y~13.DATAA
a0[19] => y~12.DATAA
a0[20] => y~11.DATAA
a0[21] => y~10.DATAA
a0[22] => y~9.DATAA
a0[23] => y~8.DATAA
a0[24] => y~7.DATAA
a0[25] => y~6.DATAA
a0[26] => y~5.DATAA
a0[27] => y~4.DATAA
a0[28] => y~3.DATAA
a0[29] => y~2.DATAA
a0[30] => y~1.DATAA
a0[31] => y~0.DATAA
a1[0] => y~31.DATAB
a1[1] => y~30.DATAB
a1[2] => y~29.DATAB
a1[3] => y~28.DATAB
a1[4] => y~27.DATAB
a1[5] => y~26.DATAB
a1[6] => y~25.DATAB
a1[7] => y~24.DATAB
a1[8] => y~23.DATAB
a1[9] => y~22.DATAB
a1[10] => y~21.DATAB
a1[11] => y~20.DATAB
a1[12] => y~19.DATAB
a1[13] => y~18.DATAB
a1[14] => y~17.DATAB
a1[15] => y~16.DATAB
a1[16] => y~15.DATAB
a1[17] => y~14.DATAB
a1[18] => y~13.DATAB
a1[19] => y~12.DATAB
a1[20] => y~11.DATAB
a1[21] => y~10.DATAB
a1[22] => y~9.DATAB
a1[23] => y~8.DATAB
a1[24] => y~7.DATAB
a1[25] => y~6.DATAB
a1[26] => y~5.DATAB
a1[27] => y~4.DATAB
a1[28] => y~3.DATAB
a1[29] => y~2.DATAB
a1[30] => y~1.DATAB
a1[31] => y~0.DATAB
s => y~31.OUTPUTSELECT
s => y~30.OUTPUTSELECT
s => y~29.OUTPUTSELECT
s => y~28.OUTPUTSELECT
s => y~27.OUTPUTSELECT
s => y~26.OUTPUTSELECT
s => y~25.OUTPUTSELECT
s => y~24.OUTPUTSELECT
s => y~23.OUTPUTSELECT
s => y~22.OUTPUTSELECT
s => y~21.OUTPUTSELECT
s => y~20.OUTPUTSELECT
s => y~19.OUTPUTSELECT
s => y~18.OUTPUTSELECT
s => y~17.OUTPUTSELECT
s => y~16.OUTPUTSELECT
s => y~15.OUTPUTSELECT
s => y~14.OUTPUTSELECT
s => y~13.OUTPUTSELECT
s => y~12.OUTPUTSELECT
s => y~11.OUTPUTSELECT
s => y~10.OUTPUTSELECT
s => y~9.OUTPUTSELECT
s => y~8.OUTPUTSELECT
s => y~7.OUTPUTSELECT
s => y~6.OUTPUTSELECT
s => y~5.OUTPUTSELECT
s => y~4.OUTPUTSELECT
s => y~3.OUTPUTSELECT
s => y~2.OUTPUTSELECT
s => y~1.OUTPUTSELECT
s => y~0.OUTPUTSELECT
y[0] <= y~31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y~30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y~29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y~28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y~27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y~26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y~25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y~24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y~23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y~22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y~21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y~20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y~19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y~18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y~17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y~16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y~15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y~14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y~13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y~12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y~11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y~10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y~9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y~8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y~7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y~6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y~5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y~4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y~3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y~2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y~1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y~0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeexe:exe_stage|mux2x32:alu_inb
a0[0] => y~31.DATAA
a0[1] => y~30.DATAA
a0[2] => y~29.DATAA
a0[3] => y~28.DATAA
a0[4] => y~27.DATAA
a0[5] => y~26.DATAA
a0[6] => y~25.DATAA
a0[7] => y~24.DATAA
a0[8] => y~23.DATAA
a0[9] => y~22.DATAA
a0[10] => y~21.DATAA
a0[11] => y~20.DATAA
a0[12] => y~19.DATAA
a0[13] => y~18.DATAA
a0[14] => y~17.DATAA
a0[15] => y~16.DATAA
a0[16] => y~15.DATAA
a0[17] => y~14.DATAA
a0[18] => y~13.DATAA
a0[19] => y~12.DATAA
a0[20] => y~11.DATAA
a0[21] => y~10.DATAA
a0[22] => y~9.DATAA
a0[23] => y~8.DATAA
a0[24] => y~7.DATAA
a0[25] => y~6.DATAA
a0[26] => y~5.DATAA
a0[27] => y~4.DATAA
a0[28] => y~3.DATAA
a0[29] => y~2.DATAA
a0[30] => y~1.DATAA
a0[31] => y~0.DATAA
a1[0] => y~31.DATAB
a1[1] => y~30.DATAB
a1[2] => y~29.DATAB
a1[3] => y~28.DATAB
a1[4] => y~27.DATAB
a1[5] => y~26.DATAB
a1[6] => y~25.DATAB
a1[7] => y~24.DATAB
a1[8] => y~23.DATAB
a1[9] => y~22.DATAB
a1[10] => y~21.DATAB
a1[11] => y~20.DATAB
a1[12] => y~19.DATAB
a1[13] => y~18.DATAB
a1[14] => y~17.DATAB
a1[15] => y~16.DATAB
a1[16] => y~15.DATAB
a1[17] => y~14.DATAB
a1[18] => y~13.DATAB
a1[19] => y~12.DATAB
a1[20] => y~11.DATAB
a1[21] => y~10.DATAB
a1[22] => y~9.DATAB
a1[23] => y~8.DATAB
a1[24] => y~7.DATAB
a1[25] => y~6.DATAB
a1[26] => y~5.DATAB
a1[27] => y~4.DATAB
a1[28] => y~3.DATAB
a1[29] => y~2.DATAB
a1[30] => y~1.DATAB
a1[31] => y~0.DATAB
s => y~31.OUTPUTSELECT
s => y~30.OUTPUTSELECT
s => y~29.OUTPUTSELECT
s => y~28.OUTPUTSELECT
s => y~27.OUTPUTSELECT
s => y~26.OUTPUTSELECT
s => y~25.OUTPUTSELECT
s => y~24.OUTPUTSELECT
s => y~23.OUTPUTSELECT
s => y~22.OUTPUTSELECT
s => y~21.OUTPUTSELECT
s => y~20.OUTPUTSELECT
s => y~19.OUTPUTSELECT
s => y~18.OUTPUTSELECT
s => y~17.OUTPUTSELECT
s => y~16.OUTPUTSELECT
s => y~15.OUTPUTSELECT
s => y~14.OUTPUTSELECT
s => y~13.OUTPUTSELECT
s => y~12.OUTPUTSELECT
s => y~11.OUTPUTSELECT
s => y~10.OUTPUTSELECT
s => y~9.OUTPUTSELECT
s => y~8.OUTPUTSELECT
s => y~7.OUTPUTSELECT
s => y~6.OUTPUTSELECT
s => y~5.OUTPUTSELECT
s => y~4.OUTPUTSELECT
s => y~3.OUTPUTSELECT
s => y~2.OUTPUTSELECT
s => y~1.OUTPUTSELECT
s => y~0.OUTPUTSELECT
y[0] <= y~31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y~30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y~29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y~28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y~27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y~26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y~25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y~24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y~23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y~22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y~21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y~20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y~19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y~18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y~17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y~16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y~15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y~14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y~13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y~12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y~11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y~10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y~9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y~8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y~7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y~6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y~5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y~4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y~3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y~2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y~1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y~0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeexe:exe_stage|mux2x32:save_pc8
a0[0] => y~31.DATAA
a0[1] => y~30.DATAA
a0[2] => y~29.DATAA
a0[3] => y~28.DATAA
a0[4] => y~27.DATAA
a0[5] => y~26.DATAA
a0[6] => y~25.DATAA
a0[7] => y~24.DATAA
a0[8] => y~23.DATAA
a0[9] => y~22.DATAA
a0[10] => y~21.DATAA
a0[11] => y~20.DATAA
a0[12] => y~19.DATAA
a0[13] => y~18.DATAA
a0[14] => y~17.DATAA
a0[15] => y~16.DATAA
a0[16] => y~15.DATAA
a0[17] => y~14.DATAA
a0[18] => y~13.DATAA
a0[19] => y~12.DATAA
a0[20] => y~11.DATAA
a0[21] => y~10.DATAA
a0[22] => y~9.DATAA
a0[23] => y~8.DATAA
a0[24] => y~7.DATAA
a0[25] => y~6.DATAA
a0[26] => y~5.DATAA
a0[27] => y~4.DATAA
a0[28] => y~3.DATAA
a0[29] => y~2.DATAA
a0[30] => y~1.DATAA
a0[31] => y~0.DATAA
a1[0] => y~31.DATAB
a1[1] => y~30.DATAB
a1[2] => y~29.DATAB
a1[3] => y~28.DATAB
a1[4] => y~27.DATAB
a1[5] => y~26.DATAB
a1[6] => y~25.DATAB
a1[7] => y~24.DATAB
a1[8] => y~23.DATAB
a1[9] => y~22.DATAB
a1[10] => y~21.DATAB
a1[11] => y~20.DATAB
a1[12] => y~19.DATAB
a1[13] => y~18.DATAB
a1[14] => y~17.DATAB
a1[15] => y~16.DATAB
a1[16] => y~15.DATAB
a1[17] => y~14.DATAB
a1[18] => y~13.DATAB
a1[19] => y~12.DATAB
a1[20] => y~11.DATAB
a1[21] => y~10.DATAB
a1[22] => y~9.DATAB
a1[23] => y~8.DATAB
a1[24] => y~7.DATAB
a1[25] => y~6.DATAB
a1[26] => y~5.DATAB
a1[27] => y~4.DATAB
a1[28] => y~3.DATAB
a1[29] => y~2.DATAB
a1[30] => y~1.DATAB
a1[31] => y~0.DATAB
s => y~31.OUTPUTSELECT
s => y~30.OUTPUTSELECT
s => y~29.OUTPUTSELECT
s => y~28.OUTPUTSELECT
s => y~27.OUTPUTSELECT
s => y~26.OUTPUTSELECT
s => y~25.OUTPUTSELECT
s => y~24.OUTPUTSELECT
s => y~23.OUTPUTSELECT
s => y~22.OUTPUTSELECT
s => y~21.OUTPUTSELECT
s => y~20.OUTPUTSELECT
s => y~19.OUTPUTSELECT
s => y~18.OUTPUTSELECT
s => y~17.OUTPUTSELECT
s => y~16.OUTPUTSELECT
s => y~15.OUTPUTSELECT
s => y~14.OUTPUTSELECT
s => y~13.OUTPUTSELECT
s => y~12.OUTPUTSELECT
s => y~11.OUTPUTSELECT
s => y~10.OUTPUTSELECT
s => y~9.OUTPUTSELECT
s => y~8.OUTPUTSELECT
s => y~7.OUTPUTSELECT
s => y~6.OUTPUTSELECT
s => y~5.OUTPUTSELECT
s => y~4.OUTPUTSELECT
s => y~3.OUTPUTSELECT
s => y~2.OUTPUTSELECT
s => y~1.OUTPUTSELECT
s => y~0.OUTPUTSELECT
y[0] <= y~31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y~30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y~29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y~28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y~27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y~26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y~25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y~24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y~23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y~22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y~21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y~20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y~19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y~18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y~17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y~16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y~15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y~14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y~13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y~12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y~11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y~10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y~9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y~8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y~7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y~6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y~5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y~4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y~3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y~2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y~1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y~0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeexe:exe_stage|alu:al_unit
a[0] => ShiftRight1.IN31
a[0] => ShiftRight0.IN32
a[0] => ShiftLeft0.IN32
a[0] => Div0.IN7
a[0] => Mult0.IN31
a[0] => s~64.IN0
a[0] => s~32.IN0
a[0] => s~0.IN0
a[0] => Add1.IN64
a[0] => Add0.IN32
a[1] => ShiftRight1.IN30
a[1] => ShiftRight0.IN31
a[1] => ShiftLeft0.IN31
a[1] => Div0.IN6
a[1] => Mult0.IN30
a[1] => s~65.IN0
a[1] => s~33.IN0
a[1] => s~1.IN0
a[1] => Add1.IN63
a[1] => Add0.IN31
a[2] => ShiftRight1.IN29
a[2] => ShiftRight0.IN30
a[2] => ShiftLeft0.IN30
a[2] => Div0.IN5
a[2] => Mult0.IN29
a[2] => s~66.IN0
a[2] => s~34.IN0
a[2] => s~2.IN0
a[2] => Add1.IN62
a[2] => Add0.IN30
a[3] => ShiftRight1.IN28
a[3] => ShiftRight0.IN29
a[3] => ShiftLeft0.IN29
a[3] => Div0.IN4
a[3] => Mult0.IN28
a[3] => s~67.IN0
a[3] => s~35.IN0
a[3] => s~3.IN0
a[3] => Add1.IN61
a[3] => Add0.IN29
a[4] => ShiftRight1.IN27
a[4] => ShiftRight0.IN28
a[4] => ShiftLeft0.IN28
a[4] => Div0.IN3
a[4] => Mult0.IN27
a[4] => s~68.IN0
a[4] => s~36.IN0
a[4] => s~4.IN0
a[4] => Add1.IN60
a[4] => Add0.IN28
a[5] => ShiftRight1.IN26
a[5] => ShiftRight0.IN27
a[5] => ShiftLeft0.IN27
a[5] => Div0.IN2
a[5] => Mult0.IN26
a[5] => s~69.IN0
a[5] => s~37.IN0
a[5] => s~5.IN0
a[5] => Add1.IN59
a[5] => Add0.IN27
a[6] => ShiftRight1.IN25
a[6] => ShiftRight0.IN26
a[6] => ShiftLeft0.IN26
a[6] => Div0.IN1
a[6] => Mult0.IN25
a[6] => s~70.IN0
a[6] => s~38.IN0
a[6] => s~6.IN0
a[6] => Add1.IN58
a[6] => Add0.IN26
a[7] => ShiftRight1.IN24
a[7] => ShiftRight0.IN25
a[7] => ShiftLeft0.IN25
a[7] => Div0.IN0
a[7] => Mult0.IN24
a[7] => s~71.IN0
a[7] => s~39.IN0
a[7] => s~7.IN0
a[7] => Add1.IN57
a[7] => Add0.IN25
a[8] => ShiftRight1.IN23
a[8] => ShiftRight0.IN24
a[8] => ShiftLeft0.IN24
a[8] => Mult0.IN23
a[8] => s~72.IN0
a[8] => s~40.IN0
a[8] => s~8.IN0
a[8] => Add1.IN56
a[8] => Add0.IN24
a[9] => ShiftRight1.IN22
a[9] => ShiftRight0.IN23
a[9] => ShiftLeft0.IN23
a[9] => Mult0.IN22
a[9] => s~73.IN0
a[9] => s~41.IN0
a[9] => s~9.IN0
a[9] => Add1.IN55
a[9] => Add0.IN23
a[10] => ShiftRight1.IN21
a[10] => ShiftRight0.IN22
a[10] => ShiftLeft0.IN22
a[10] => Mult0.IN21
a[10] => s~74.IN0
a[10] => s~42.IN0
a[10] => s~10.IN0
a[10] => Add1.IN54
a[10] => Add0.IN22
a[11] => ShiftRight1.IN20
a[11] => ShiftRight0.IN21
a[11] => ShiftLeft0.IN21
a[11] => Mult0.IN20
a[11] => s~75.IN0
a[11] => s~43.IN0
a[11] => s~11.IN0
a[11] => Add1.IN53
a[11] => Add0.IN21
a[12] => ShiftRight1.IN19
a[12] => ShiftRight0.IN20
a[12] => ShiftLeft0.IN20
a[12] => Mult0.IN19
a[12] => s~76.IN0
a[12] => s~44.IN0
a[12] => s~12.IN0
a[12] => Add1.IN52
a[12] => Add0.IN20
a[13] => ShiftRight1.IN18
a[13] => ShiftRight0.IN19
a[13] => ShiftLeft0.IN19
a[13] => Mult0.IN18
a[13] => s~77.IN0
a[13] => s~45.IN0
a[13] => s~13.IN0
a[13] => Add1.IN51
a[13] => Add0.IN19
a[14] => ShiftRight1.IN17
a[14] => ShiftRight0.IN18
a[14] => ShiftLeft0.IN18
a[14] => Mult0.IN17
a[14] => s~78.IN0
a[14] => s~46.IN0
a[14] => s~14.IN0
a[14] => Add1.IN50
a[14] => Add0.IN18
a[15] => ShiftRight1.IN16
a[15] => ShiftRight0.IN17
a[15] => ShiftLeft0.IN17
a[15] => Mult0.IN16
a[15] => s~79.IN0
a[15] => s~47.IN0
a[15] => s~15.IN0
a[15] => Add1.IN49
a[15] => Add0.IN17
a[16] => ShiftRight1.IN15
a[16] => ShiftRight0.IN16
a[16] => ShiftLeft0.IN16
a[16] => Mult0.IN15
a[16] => s~80.IN0
a[16] => s~48.IN0
a[16] => s~16.IN0
a[16] => Add1.IN48
a[16] => Add0.IN16
a[17] => ShiftRight1.IN14
a[17] => ShiftRight0.IN15
a[17] => ShiftLeft0.IN15
a[17] => Mult0.IN14
a[17] => s~81.IN0
a[17] => s~49.IN0
a[17] => s~17.IN0
a[17] => Add1.IN47
a[17] => Add0.IN15
a[18] => ShiftRight1.IN13
a[18] => ShiftRight0.IN14
a[18] => ShiftLeft0.IN14
a[18] => Mult0.IN13
a[18] => s~82.IN0
a[18] => s~50.IN0
a[18] => s~18.IN0
a[18] => Add1.IN46
a[18] => Add0.IN14
a[19] => ShiftRight1.IN12
a[19] => ShiftRight0.IN13
a[19] => ShiftLeft0.IN13
a[19] => Mult0.IN12
a[19] => s~83.IN0
a[19] => s~51.IN0
a[19] => s~19.IN0
a[19] => Add1.IN45
a[19] => Add0.IN13
a[20] => ShiftRight1.IN11
a[20] => ShiftRight0.IN12
a[20] => ShiftLeft0.IN12
a[20] => Mult0.IN11
a[20] => s~84.IN0
a[20] => s~52.IN0
a[20] => s~20.IN0
a[20] => Add1.IN44
a[20] => Add0.IN12
a[21] => ShiftRight1.IN10
a[21] => ShiftRight0.IN11
a[21] => ShiftLeft0.IN11
a[21] => Mult0.IN10
a[21] => s~85.IN0
a[21] => s~53.IN0
a[21] => s~21.IN0
a[21] => Add1.IN43
a[21] => Add0.IN11
a[22] => ShiftRight1.IN9
a[22] => ShiftRight0.IN10
a[22] => ShiftLeft0.IN10
a[22] => Mult0.IN9
a[22] => s~86.IN0
a[22] => s~54.IN0
a[22] => s~22.IN0
a[22] => Add1.IN42
a[22] => Add0.IN10
a[23] => ShiftRight1.IN8
a[23] => ShiftRight0.IN9
a[23] => ShiftLeft0.IN9
a[23] => Mult0.IN8
a[23] => s~87.IN0
a[23] => s~55.IN0
a[23] => s~23.IN0
a[23] => Add1.IN41
a[23] => Add0.IN9
a[24] => ShiftRight1.IN7
a[24] => ShiftRight0.IN8
a[24] => ShiftLeft0.IN8
a[24] => Mult0.IN7
a[24] => s~88.IN0
a[24] => s~56.IN0
a[24] => s~24.IN0
a[24] => Add1.IN40
a[24] => Add0.IN8
a[25] => ShiftRight1.IN6
a[25] => ShiftRight0.IN7
a[25] => ShiftLeft0.IN7
a[25] => Mult0.IN6
a[25] => s~89.IN0
a[25] => s~57.IN0
a[25] => s~25.IN0
a[25] => Add1.IN39
a[25] => Add0.IN7
a[26] => ShiftRight1.IN5
a[26] => ShiftRight0.IN6
a[26] => ShiftLeft0.IN6
a[26] => Mult0.IN5
a[26] => s~90.IN0
a[26] => s~58.IN0
a[26] => s~26.IN0
a[26] => Add1.IN38
a[26] => Add0.IN6
a[27] => ShiftRight1.IN4
a[27] => ShiftRight0.IN5
a[27] => ShiftLeft0.IN5
a[27] => Mult0.IN4
a[27] => s~91.IN0
a[27] => s~59.IN0
a[27] => s~27.IN0
a[27] => Add1.IN37
a[27] => Add0.IN5
a[28] => ShiftRight1.IN3
a[28] => ShiftRight0.IN4
a[28] => ShiftLeft0.IN4
a[28] => Mult0.IN3
a[28] => s~92.IN0
a[28] => s~60.IN0
a[28] => s~28.IN0
a[28] => Add1.IN36
a[28] => Add0.IN4
a[29] => ShiftRight1.IN2
a[29] => ShiftRight0.IN3
a[29] => ShiftLeft0.IN3
a[29] => Mult0.IN2
a[29] => s~93.IN0
a[29] => s~61.IN0
a[29] => s~29.IN0
a[29] => Add1.IN35
a[29] => Add0.IN3
a[30] => ShiftRight1.IN1
a[30] => ShiftRight0.IN2
a[30] => ShiftLeft0.IN2
a[30] => Mult0.IN1
a[30] => s~94.IN0
a[30] => s~62.IN0
a[30] => s~30.IN0
a[30] => Add1.IN34
a[30] => Add0.IN2
a[31] => ShiftRight1.IN0
a[31] => ShiftRight0.IN1
a[31] => ShiftLeft0.IN1
a[31] => Mult0.IN0
a[31] => s~95.IN0
a[31] => s~63.IN0
a[31] => s~31.IN0
a[31] => Add1.IN33
a[31] => Add0.IN1
b[0] => Mux15.IN14
b[0] => Mux15.IN15
b[0] => ShiftRight1.IN64
b[0] => ShiftRight0.IN64
b[0] => ShiftLeft0.IN64
b[0] => Div0.IN15
b[0] => Mult0.IN63
b[0] => s~64.IN1
b[0] => s~32.IN1
b[0] => s~0.IN1
b[0] => Add0.IN64
b[0] => Add1.IN32
b[1] => Mux14.IN14
b[1] => Mux14.IN15
b[1] => ShiftRight1.IN63
b[1] => ShiftRight0.IN63
b[1] => ShiftLeft0.IN63
b[1] => Div0.IN14
b[1] => Mult0.IN62
b[1] => s~65.IN1
b[1] => s~33.IN1
b[1] => s~1.IN1
b[1] => Add0.IN63
b[1] => Add1.IN31
b[2] => Mux13.IN14
b[2] => Mux13.IN15
b[2] => ShiftRight1.IN62
b[2] => ShiftRight0.IN62
b[2] => ShiftLeft0.IN62
b[2] => Div0.IN13
b[2] => Mult0.IN61
b[2] => s~66.IN1
b[2] => s~34.IN1
b[2] => s~2.IN1
b[2] => Add0.IN62
b[2] => Add1.IN30
b[3] => Mux12.IN14
b[3] => Mux12.IN15
b[3] => ShiftRight1.IN61
b[3] => ShiftRight0.IN61
b[3] => ShiftLeft0.IN61
b[3] => Div0.IN12
b[3] => Mult0.IN60
b[3] => s~67.IN1
b[3] => s~35.IN1
b[3] => s~3.IN1
b[3] => Add0.IN61
b[3] => Add1.IN29
b[4] => Mux11.IN14
b[4] => Mux11.IN15
b[4] => ShiftRight1.IN60
b[4] => ShiftRight0.IN60
b[4] => ShiftLeft0.IN60
b[4] => Div0.IN11
b[4] => Mult0.IN59
b[4] => s~68.IN1
b[4] => s~36.IN1
b[4] => s~4.IN1
b[4] => Add0.IN60
b[4] => Add1.IN28
b[5] => Mux10.IN14
b[5] => Mux10.IN15
b[5] => ShiftRight1.IN59
b[5] => ShiftRight0.IN59
b[5] => ShiftLeft0.IN59
b[5] => Div0.IN10
b[5] => Mult0.IN58
b[5] => s~69.IN1
b[5] => s~37.IN1
b[5] => s~5.IN1
b[5] => Add0.IN59
b[5] => Add1.IN27
b[6] => Mux9.IN14
b[6] => Mux9.IN15
b[6] => ShiftRight1.IN58
b[6] => ShiftRight0.IN58
b[6] => ShiftLeft0.IN58
b[6] => Div0.IN9
b[6] => Mult0.IN57
b[6] => s~70.IN1
b[6] => s~38.IN1
b[6] => s~6.IN1
b[6] => Add0.IN58
b[6] => Add1.IN26
b[7] => Mux8.IN14
b[7] => Mux8.IN15
b[7] => ShiftRight1.IN57
b[7] => ShiftRight0.IN57
b[7] => ShiftLeft0.IN57
b[7] => Div0.IN8
b[7] => Mult0.IN56
b[7] => s~71.IN1
b[7] => s~39.IN1
b[7] => s~7.IN1
b[7] => Add0.IN57
b[7] => Add1.IN25
b[8] => Mux7.IN14
b[8] => Mux7.IN15
b[8] => ShiftRight1.IN56
b[8] => ShiftRight0.IN56
b[8] => ShiftLeft0.IN56
b[8] => Mult0.IN55
b[8] => s~72.IN1
b[8] => s~40.IN1
b[8] => s~8.IN1
b[8] => Add0.IN56
b[8] => Add1.IN24
b[9] => Mux6.IN14
b[9] => Mux6.IN15
b[9] => ShiftRight1.IN55
b[9] => ShiftRight0.IN55
b[9] => ShiftLeft0.IN55
b[9] => Mult0.IN54
b[9] => s~73.IN1
b[9] => s~41.IN1
b[9] => s~9.IN1
b[9] => Add0.IN55
b[9] => Add1.IN23
b[10] => Mux5.IN14
b[10] => Mux5.IN15
b[10] => ShiftRight1.IN54
b[10] => ShiftRight0.IN54
b[10] => ShiftLeft0.IN54
b[10] => Mult0.IN53
b[10] => s~74.IN1
b[10] => s~42.IN1
b[10] => s~10.IN1
b[10] => Add0.IN54
b[10] => Add1.IN22
b[11] => Mux4.IN14
b[11] => Mux4.IN15
b[11] => ShiftRight1.IN53
b[11] => ShiftRight0.IN53
b[11] => ShiftLeft0.IN53
b[11] => Mult0.IN52
b[11] => s~75.IN1
b[11] => s~43.IN1
b[11] => s~11.IN1
b[11] => Add0.IN53
b[11] => Add1.IN21
b[12] => Mux3.IN14
b[12] => Mux3.IN15
b[12] => ShiftRight1.IN52
b[12] => ShiftRight0.IN52
b[12] => ShiftLeft0.IN52
b[12] => Mult0.IN51
b[12] => s~76.IN1
b[12] => s~44.IN1
b[12] => s~12.IN1
b[12] => Add0.IN52
b[12] => Add1.IN20
b[13] => Mux2.IN14
b[13] => Mux2.IN15
b[13] => ShiftRight1.IN51
b[13] => ShiftRight0.IN51
b[13] => ShiftLeft0.IN51
b[13] => Mult0.IN50
b[13] => s~77.IN1
b[13] => s~45.IN1
b[13] => s~13.IN1
b[13] => Add0.IN51
b[13] => Add1.IN19
b[14] => Mux1.IN14
b[14] => Mux1.IN15
b[14] => ShiftRight1.IN50
b[14] => ShiftRight0.IN50
b[14] => ShiftLeft0.IN50
b[14] => Mult0.IN49
b[14] => s~78.IN1
b[14] => s~46.IN1
b[14] => s~14.IN1
b[14] => Add0.IN50
b[14] => Add1.IN18
b[15] => Mux0.IN14
b[15] => Mux0.IN15
b[15] => ShiftRight1.IN49
b[15] => ShiftRight0.IN49
b[15] => ShiftLeft0.IN49
b[15] => Mult0.IN48
b[15] => s~79.IN1
b[15] => s~47.IN1
b[15] => s~15.IN1
b[15] => Add0.IN49
b[15] => Add1.IN17
b[16] => ShiftRight1.IN48
b[16] => ShiftRight0.IN48
b[16] => ShiftLeft0.IN48
b[16] => Mult0.IN47
b[16] => s~80.IN1
b[16] => s~48.IN1
b[16] => s~16.IN1
b[16] => Add0.IN48
b[16] => Add1.IN16
b[17] => ShiftRight1.IN47
b[17] => ShiftRight0.IN47
b[17] => ShiftLeft0.IN47
b[17] => Mult0.IN46
b[17] => s~81.IN1
b[17] => s~49.IN1
b[17] => s~17.IN1
b[17] => Add0.IN47
b[17] => Add1.IN15
b[18] => ShiftRight1.IN46
b[18] => ShiftRight0.IN46
b[18] => ShiftLeft0.IN46
b[18] => Mult0.IN45
b[18] => s~82.IN1
b[18] => s~50.IN1
b[18] => s~18.IN1
b[18] => Add0.IN46
b[18] => Add1.IN14
b[19] => ShiftRight1.IN45
b[19] => ShiftRight0.IN45
b[19] => ShiftLeft0.IN45
b[19] => Mult0.IN44
b[19] => s~83.IN1
b[19] => s~51.IN1
b[19] => s~19.IN1
b[19] => Add0.IN45
b[19] => Add1.IN13
b[20] => ShiftRight1.IN44
b[20] => ShiftRight0.IN44
b[20] => ShiftLeft0.IN44
b[20] => Mult0.IN43
b[20] => s~84.IN1
b[20] => s~52.IN1
b[20] => s~20.IN1
b[20] => Add0.IN44
b[20] => Add1.IN12
b[21] => ShiftRight1.IN43
b[21] => ShiftRight0.IN43
b[21] => ShiftLeft0.IN43
b[21] => Mult0.IN42
b[21] => s~85.IN1
b[21] => s~53.IN1
b[21] => s~21.IN1
b[21] => Add0.IN43
b[21] => Add1.IN11
b[22] => ShiftRight1.IN42
b[22] => ShiftRight0.IN42
b[22] => ShiftLeft0.IN42
b[22] => Mult0.IN41
b[22] => s~86.IN1
b[22] => s~54.IN1
b[22] => s~22.IN1
b[22] => Add0.IN42
b[22] => Add1.IN10
b[23] => ShiftRight1.IN41
b[23] => ShiftRight0.IN41
b[23] => ShiftLeft0.IN41
b[23] => Mult0.IN40
b[23] => s~87.IN1
b[23] => s~55.IN1
b[23] => s~23.IN1
b[23] => Add0.IN41
b[23] => Add1.IN9
b[24] => ShiftRight1.IN40
b[24] => ShiftRight0.IN40
b[24] => ShiftLeft0.IN40
b[24] => Mult0.IN39
b[24] => s~88.IN1
b[24] => s~56.IN1
b[24] => s~24.IN1
b[24] => Add0.IN40
b[24] => Add1.IN8
b[25] => ShiftRight1.IN39
b[25] => ShiftRight0.IN39
b[25] => ShiftLeft0.IN39
b[25] => Mult0.IN38
b[25] => s~89.IN1
b[25] => s~57.IN1
b[25] => s~25.IN1
b[25] => Add0.IN39
b[25] => Add1.IN7
b[26] => ShiftRight1.IN38
b[26] => ShiftRight0.IN38
b[26] => ShiftLeft0.IN38
b[26] => Mult0.IN37
b[26] => s~90.IN1
b[26] => s~58.IN1
b[26] => s~26.IN1
b[26] => Add0.IN38
b[26] => Add1.IN6
b[27] => ShiftRight1.IN37
b[27] => ShiftRight0.IN37
b[27] => ShiftLeft0.IN37
b[27] => Mult0.IN36
b[27] => s~91.IN1
b[27] => s~59.IN1
b[27] => s~27.IN1
b[27] => Add0.IN37
b[27] => Add1.IN5
b[28] => ShiftRight1.IN36
b[28] => ShiftRight0.IN36
b[28] => ShiftLeft0.IN36
b[28] => Mult0.IN35
b[28] => s~92.IN1
b[28] => s~60.IN1
b[28] => s~28.IN1
b[28] => Add0.IN36
b[28] => Add1.IN4
b[29] => ShiftRight1.IN35
b[29] => ShiftRight0.IN35
b[29] => ShiftLeft0.IN35
b[29] => Mult0.IN34
b[29] => s~93.IN1
b[29] => s~61.IN1
b[29] => s~29.IN1
b[29] => Add0.IN35
b[29] => Add1.IN3
b[30] => ShiftRight1.IN34
b[30] => ShiftRight0.IN34
b[30] => ShiftLeft0.IN34
b[30] => Mult0.IN33
b[30] => s~94.IN1
b[30] => s~62.IN1
b[30] => s~30.IN1
b[30] => Add0.IN34
b[30] => Add1.IN2
b[31] => ShiftRight1.IN32
b[31] => ShiftRight1.IN33
b[31] => ShiftRight0.IN33
b[31] => ShiftLeft0.IN33
b[31] => Mult0.IN32
b[31] => s~95.IN1
b[31] => s~63.IN1
b[31] => s~31.IN1
b[31] => Add0.IN33
b[31] => Add1.IN1
aluc[0] => Mux31.IN19
aluc[0] => Mux30.IN19
aluc[0] => Mux29.IN19
aluc[0] => Mux28.IN19
aluc[0] => Mux27.IN19
aluc[0] => Mux26.IN19
aluc[0] => Mux25.IN19
aluc[0] => Mux24.IN19
aluc[0] => Mux23.IN19
aluc[0] => Mux22.IN19
aluc[0] => Mux21.IN19
aluc[0] => Mux20.IN19
aluc[0] => Mux19.IN19
aluc[0] => Mux18.IN19
aluc[0] => Mux17.IN19
aluc[0] => Mux16.IN19
aluc[0] => Mux15.IN19
aluc[0] => Mux14.IN19
aluc[0] => Mux13.IN19
aluc[0] => Mux12.IN19
aluc[0] => Mux11.IN19
aluc[0] => Mux10.IN19
aluc[0] => Mux9.IN19
aluc[0] => Mux8.IN19
aluc[0] => Mux7.IN19
aluc[0] => Mux6.IN19
aluc[0] => Mux5.IN19
aluc[0] => Mux4.IN19
aluc[0] => Mux3.IN19
aluc[0] => Mux2.IN19
aluc[0] => Mux1.IN19
aluc[0] => Mux0.IN19
aluc[1] => Mux31.IN18
aluc[1] => Mux30.IN18
aluc[1] => Mux29.IN18
aluc[1] => Mux28.IN18
aluc[1] => Mux27.IN18
aluc[1] => Mux26.IN18
aluc[1] => Mux25.IN18
aluc[1] => Mux24.IN18
aluc[1] => Mux23.IN18
aluc[1] => Mux22.IN18
aluc[1] => Mux21.IN18
aluc[1] => Mux20.IN18
aluc[1] => Mux19.IN18
aluc[1] => Mux18.IN18
aluc[1] => Mux17.IN18
aluc[1] => Mux16.IN18
aluc[1] => Mux15.IN18
aluc[1] => Mux14.IN18
aluc[1] => Mux13.IN18
aluc[1] => Mux12.IN18
aluc[1] => Mux11.IN18
aluc[1] => Mux10.IN18
aluc[1] => Mux9.IN18
aluc[1] => Mux8.IN18
aluc[1] => Mux7.IN18
aluc[1] => Mux6.IN18
aluc[1] => Mux5.IN18
aluc[1] => Mux4.IN18
aluc[1] => Mux3.IN18
aluc[1] => Mux2.IN18
aluc[1] => Mux1.IN18
aluc[1] => Mux0.IN18
aluc[2] => Mux31.IN17
aluc[2] => Mux30.IN17
aluc[2] => Mux29.IN17
aluc[2] => Mux28.IN17
aluc[2] => Mux27.IN17
aluc[2] => Mux26.IN17
aluc[2] => Mux25.IN17
aluc[2] => Mux24.IN17
aluc[2] => Mux23.IN17
aluc[2] => Mux22.IN17
aluc[2] => Mux21.IN17
aluc[2] => Mux20.IN17
aluc[2] => Mux19.IN17
aluc[2] => Mux18.IN17
aluc[2] => Mux17.IN17
aluc[2] => Mux16.IN17
aluc[2] => Mux15.IN17
aluc[2] => Mux14.IN17
aluc[2] => Mux13.IN17
aluc[2] => Mux12.IN17
aluc[2] => Mux11.IN17
aluc[2] => Mux10.IN17
aluc[2] => Mux9.IN17
aluc[2] => Mux8.IN17
aluc[2] => Mux7.IN17
aluc[2] => Mux6.IN17
aluc[2] => Mux5.IN17
aluc[2] => Mux4.IN17
aluc[2] => Mux3.IN17
aluc[2] => Mux2.IN17
aluc[2] => Mux1.IN17
aluc[2] => Mux0.IN17
aluc[3] => Mux31.IN16
aluc[3] => Mux30.IN16
aluc[3] => Mux29.IN16
aluc[3] => Mux28.IN16
aluc[3] => Mux27.IN16
aluc[3] => Mux26.IN16
aluc[3] => Mux25.IN16
aluc[3] => Mux24.IN16
aluc[3] => Mux23.IN16
aluc[3] => Mux22.IN16
aluc[3] => Mux21.IN16
aluc[3] => Mux20.IN16
aluc[3] => Mux19.IN16
aluc[3] => Mux18.IN16
aluc[3] => Mux17.IN16
aluc[3] => Mux16.IN16
aluc[3] => Mux15.IN16
aluc[3] => Mux14.IN16
aluc[3] => Mux13.IN16
aluc[3] => Mux12.IN16
aluc[3] => Mux11.IN16
aluc[3] => Mux10.IN16
aluc[3] => Mux9.IN16
aluc[3] => Mux8.IN16
aluc[3] => Mux7.IN16
aluc[3] => Mux6.IN16
aluc[3] => Mux5.IN16
aluc[3] => Mux4.IN16
aluc[3] => Mux3.IN16
aluc[3] => Mux2.IN16
aluc[3] => Mux1.IN16
aluc[3] => Mux0.IN16
s[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipeemreg:em_reg
ewreg => mwreg~reg0.DATAIN
em2reg => mm2reg~reg0.DATAIN
ewmem => mwmem~reg0.DATAIN
ealu[0] => malu[0]~reg0.DATAIN
ealu[1] => malu[1]~reg0.DATAIN
ealu[2] => malu[2]~reg0.DATAIN
ealu[3] => malu[3]~reg0.DATAIN
ealu[4] => malu[4]~reg0.DATAIN
ealu[5] => malu[5]~reg0.DATAIN
ealu[6] => malu[6]~reg0.DATAIN
ealu[7] => malu[7]~reg0.DATAIN
ealu[8] => malu[8]~reg0.DATAIN
ealu[9] => malu[9]~reg0.DATAIN
ealu[10] => malu[10]~reg0.DATAIN
ealu[11] => malu[11]~reg0.DATAIN
ealu[12] => malu[12]~reg0.DATAIN
ealu[13] => malu[13]~reg0.DATAIN
ealu[14] => malu[14]~reg0.DATAIN
ealu[15] => malu[15]~reg0.DATAIN
ealu[16] => malu[16]~reg0.DATAIN
ealu[17] => malu[17]~reg0.DATAIN
ealu[18] => malu[18]~reg0.DATAIN
ealu[19] => malu[19]~reg0.DATAIN
ealu[20] => malu[20]~reg0.DATAIN
ealu[21] => malu[21]~reg0.DATAIN
ealu[22] => malu[22]~reg0.DATAIN
ealu[23] => malu[23]~reg0.DATAIN
ealu[24] => malu[24]~reg0.DATAIN
ealu[25] => malu[25]~reg0.DATAIN
ealu[26] => malu[26]~reg0.DATAIN
ealu[27] => malu[27]~reg0.DATAIN
ealu[28] => malu[28]~reg0.DATAIN
ealu[29] => malu[29]~reg0.DATAIN
ealu[30] => malu[30]~reg0.DATAIN
ealu[31] => malu[31]~reg0.DATAIN
eb[0] => mb[0]~reg0.DATAIN
eb[1] => mb[1]~reg0.DATAIN
eb[2] => mb[2]~reg0.DATAIN
eb[3] => mb[3]~reg0.DATAIN
eb[4] => mb[4]~reg0.DATAIN
eb[5] => mb[5]~reg0.DATAIN
eb[6] => mb[6]~reg0.DATAIN
eb[7] => mb[7]~reg0.DATAIN
eb[8] => mb[8]~reg0.DATAIN
eb[9] => mb[9]~reg0.DATAIN
eb[10] => mb[10]~reg0.DATAIN
eb[11] => mb[11]~reg0.DATAIN
eb[12] => mb[12]~reg0.DATAIN
eb[13] => mb[13]~reg0.DATAIN
eb[14] => mb[14]~reg0.DATAIN
eb[15] => mb[15]~reg0.DATAIN
eb[16] => mb[16]~reg0.DATAIN
eb[17] => mb[17]~reg0.DATAIN
eb[18] => mb[18]~reg0.DATAIN
eb[19] => mb[19]~reg0.DATAIN
eb[20] => mb[20]~reg0.DATAIN
eb[21] => mb[21]~reg0.DATAIN
eb[22] => mb[22]~reg0.DATAIN
eb[23] => mb[23]~reg0.DATAIN
eb[24] => mb[24]~reg0.DATAIN
eb[25] => mb[25]~reg0.DATAIN
eb[26] => mb[26]~reg0.DATAIN
eb[27] => mb[27]~reg0.DATAIN
eb[28] => mb[28]~reg0.DATAIN
eb[29] => mb[29]~reg0.DATAIN
eb[30] => mb[30]~reg0.DATAIN
eb[31] => mb[31]~reg0.DATAIN
ern[0] => mrn[0]~reg0.DATAIN
ern[1] => mrn[1]~reg0.DATAIN
ern[2] => mrn[2]~reg0.DATAIN
ern[3] => mrn[3]~reg0.DATAIN
ern[4] => mrn[4]~reg0.DATAIN
clk => malu[31]~reg0.CLK
clk => malu[30]~reg0.CLK
clk => malu[29]~reg0.CLK
clk => malu[28]~reg0.CLK
clk => malu[27]~reg0.CLK
clk => malu[26]~reg0.CLK
clk => malu[25]~reg0.CLK
clk => malu[24]~reg0.CLK
clk => malu[23]~reg0.CLK
clk => malu[22]~reg0.CLK
clk => malu[21]~reg0.CLK
clk => malu[20]~reg0.CLK
clk => malu[19]~reg0.CLK
clk => malu[18]~reg0.CLK
clk => malu[17]~reg0.CLK
clk => malu[16]~reg0.CLK
clk => malu[15]~reg0.CLK
clk => malu[14]~reg0.CLK
clk => malu[13]~reg0.CLK
clk => malu[12]~reg0.CLK
clk => malu[11]~reg0.CLK
clk => malu[10]~reg0.CLK
clk => malu[9]~reg0.CLK
clk => malu[8]~reg0.CLK
clk => malu[7]~reg0.CLK
clk => malu[6]~reg0.CLK
clk => malu[5]~reg0.CLK
clk => malu[4]~reg0.CLK
clk => malu[3]~reg0.CLK
clk => malu[2]~reg0.CLK
clk => malu[1]~reg0.CLK
clk => malu[0]~reg0.CLK
clk => mb[31]~reg0.CLK
clk => mb[30]~reg0.CLK
clk => mb[29]~reg0.CLK
clk => mb[28]~reg0.CLK
clk => mb[27]~reg0.CLK
clk => mb[26]~reg0.CLK
clk => mb[25]~reg0.CLK
clk => mb[24]~reg0.CLK
clk => mb[23]~reg0.CLK
clk => mb[22]~reg0.CLK
clk => mb[21]~reg0.CLK
clk => mb[20]~reg0.CLK
clk => mb[19]~reg0.CLK
clk => mb[18]~reg0.CLK
clk => mb[17]~reg0.CLK
clk => mb[16]~reg0.CLK
clk => mb[15]~reg0.CLK
clk => mb[14]~reg0.CLK
clk => mb[13]~reg0.CLK
clk => mb[12]~reg0.CLK
clk => mb[11]~reg0.CLK
clk => mb[10]~reg0.CLK
clk => mb[9]~reg0.CLK
clk => mb[8]~reg0.CLK
clk => mb[7]~reg0.CLK
clk => mb[6]~reg0.CLK
clk => mb[5]~reg0.CLK
clk => mb[4]~reg0.CLK
clk => mb[3]~reg0.CLK
clk => mb[2]~reg0.CLK
clk => mb[1]~reg0.CLK
clk => mb[0]~reg0.CLK
clk => mrn[4]~reg0.CLK
clk => mrn[3]~reg0.CLK
clk => mrn[2]~reg0.CLK
clk => mrn[1]~reg0.CLK
clk => mrn[0]~reg0.CLK
clk => mwreg~reg0.CLK
clk => mm2reg~reg0.CLK
clk => mwmem~reg0.CLK
clrn => malu[31]~reg0.ACLR
clrn => malu[30]~reg0.ACLR
clrn => malu[29]~reg0.ACLR
clrn => malu[28]~reg0.ACLR
clrn => malu[27]~reg0.ACLR
clrn => malu[26]~reg0.ACLR
clrn => malu[25]~reg0.ACLR
clrn => malu[24]~reg0.ACLR
clrn => malu[23]~reg0.ACLR
clrn => malu[22]~reg0.ACLR
clrn => malu[21]~reg0.ACLR
clrn => malu[20]~reg0.ACLR
clrn => malu[19]~reg0.ACLR
clrn => malu[18]~reg0.ACLR
clrn => malu[17]~reg0.ACLR
clrn => malu[16]~reg0.ACLR
clrn => malu[15]~reg0.ACLR
clrn => malu[14]~reg0.ACLR
clrn => malu[13]~reg0.ACLR
clrn => malu[12]~reg0.ACLR
clrn => malu[11]~reg0.ACLR
clrn => malu[10]~reg0.ACLR
clrn => malu[9]~reg0.ACLR
clrn => malu[8]~reg0.ACLR
clrn => malu[7]~reg0.ACLR
clrn => malu[6]~reg0.ACLR
clrn => malu[5]~reg0.ACLR
clrn => malu[4]~reg0.ACLR
clrn => malu[3]~reg0.ACLR
clrn => malu[2]~reg0.ACLR
clrn => malu[1]~reg0.ACLR
clrn => malu[0]~reg0.ACLR
clrn => mb[31]~reg0.ACLR
clrn => mb[30]~reg0.ACLR
clrn => mb[29]~reg0.ACLR
clrn => mb[28]~reg0.ACLR
clrn => mb[27]~reg0.ACLR
clrn => mb[26]~reg0.ACLR
clrn => mb[25]~reg0.ACLR
clrn => mb[24]~reg0.ACLR
clrn => mb[23]~reg0.ACLR
clrn => mb[22]~reg0.ACLR
clrn => mb[21]~reg0.ACLR
clrn => mb[20]~reg0.ACLR
clrn => mb[19]~reg0.ACLR
clrn => mb[18]~reg0.ACLR
clrn => mb[17]~reg0.ACLR
clrn => mb[16]~reg0.ACLR
clrn => mb[15]~reg0.ACLR
clrn => mb[14]~reg0.ACLR
clrn => mb[13]~reg0.ACLR
clrn => mb[12]~reg0.ACLR
clrn => mb[11]~reg0.ACLR
clrn => mb[10]~reg0.ACLR
clrn => mb[9]~reg0.ACLR
clrn => mb[8]~reg0.ACLR
clrn => mb[7]~reg0.ACLR
clrn => mb[6]~reg0.ACLR
clrn => mb[5]~reg0.ACLR
clrn => mb[4]~reg0.ACLR
clrn => mb[3]~reg0.ACLR
clrn => mb[2]~reg0.ACLR
clrn => mb[1]~reg0.ACLR
clrn => mb[0]~reg0.ACLR
clrn => mrn[4]~reg0.ACLR
clrn => mrn[3]~reg0.ACLR
clrn => mrn[2]~reg0.ACLR
clrn => mrn[1]~reg0.ACLR
clrn => mrn[0]~reg0.ACLR
clrn => mwreg~reg0.ACLR
clrn => mm2reg~reg0.ACLR
clrn => mwmem~reg0.ACLR
mwreg <= mwreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
mm2reg <= mm2reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
mwmem <= mwmem~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[0] <= malu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[1] <= malu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[2] <= malu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[3] <= malu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[4] <= malu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[5] <= malu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[6] <= malu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[7] <= malu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[8] <= malu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[9] <= malu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[10] <= malu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[11] <= malu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[12] <= malu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[13] <= malu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[14] <= malu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[15] <= malu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[16] <= malu[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[17] <= malu[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[18] <= malu[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[19] <= malu[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[20] <= malu[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[21] <= malu[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[22] <= malu[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[23] <= malu[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[24] <= malu[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[25] <= malu[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[26] <= malu[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[27] <= malu[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[28] <= malu[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[29] <= malu[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[30] <= malu[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[31] <= malu[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[0] <= mb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[1] <= mb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[2] <= mb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[3] <= mb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[4] <= mb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[5] <= mb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[6] <= mb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[7] <= mb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[8] <= mb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[9] <= mb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[10] <= mb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[11] <= mb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[12] <= mb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[13] <= mb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[14] <= mb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[15] <= mb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[16] <= mb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[17] <= mb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[18] <= mb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[19] <= mb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[20] <= mb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[21] <= mb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[22] <= mb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[23] <= mb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[24] <= mb[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[25] <= mb[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[26] <= mb[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[27] <= mb[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[28] <= mb[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[29] <= mb[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[30] <= mb[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[31] <= mb[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrn[0] <= mrn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrn[1] <= mrn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrn[2] <= mrn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrn[3] <= mrn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrn[4] <= mrn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipemem:mem_stage
we => comb~1.IN1
we => comb~0.IN1
addr[0] => addr[0]~31.IN2
addr[1] => addr[1]~30.IN2
addr[2] => addr[2]~29.IN3
addr[3] => addr[3]~28.IN3
addr[4] => addr[4]~27.IN3
addr[5] => addr[5]~26.IN3
addr[6] => addr[6]~25.IN3
addr[7] => addr[7]~24.IN3
addr[8] => addr[8]~23.IN2
addr[9] => addr[9]~22.IN2
addr[10] => addr[10]~21.IN2
addr[11] => addr[11]~20.IN2
addr[12] => addr[12]~19.IN2
addr[13] => addr[13]~18.IN2
addr[14] => addr[14]~17.IN2
addr[15] => addr[15]~16.IN2
addr[16] => addr[16]~15.IN2
addr[17] => addr[17]~14.IN2
addr[18] => addr[18]~13.IN2
addr[19] => addr[19]~12.IN2
addr[20] => addr[20]~11.IN2
addr[21] => addr[21]~10.IN2
addr[22] => addr[22]~9.IN2
addr[23] => addr[23]~8.IN2
addr[24] => addr[24]~7.IN2
addr[25] => addr[25]~6.IN2
addr[26] => addr[26]~5.IN2
addr[27] => addr[27]~4.IN2
addr[28] => addr[28]~3.IN2
addr[29] => addr[29]~2.IN2
addr[30] => addr[30]~1.IN2
addr[31] => addr[31]~0.IN2
datain[0] => datain[0]~31.IN2
datain[1] => datain[1]~30.IN2
datain[2] => datain[2]~29.IN2
datain[3] => datain[3]~28.IN2
datain[4] => datain[4]~27.IN2
datain[5] => datain[5]~26.IN2
datain[6] => datain[6]~25.IN2
datain[7] => datain[7]~24.IN2
datain[8] => datain[8]~23.IN2
datain[9] => datain[9]~22.IN2
datain[10] => datain[10]~21.IN2
datain[11] => datain[11]~20.IN2
datain[12] => datain[12]~19.IN2
datain[13] => datain[13]~18.IN2
datain[14] => datain[14]~17.IN2
datain[15] => datain[15]~16.IN2
datain[16] => datain[16]~15.IN2
datain[17] => datain[17]~14.IN2
datain[18] => datain[18]~13.IN2
datain[19] => datain[19]~12.IN2
datain[20] => datain[20]~11.IN2
datain[21] => datain[21]~10.IN2
datain[22] => datain[22]~9.IN2
datain[23] => datain[23]~8.IN2
datain[24] => datain[24]~7.IN2
datain[25] => datain[25]~6.IN2
datain[26] => datain[26]~5.IN2
datain[27] => datain[27]~4.IN2
datain[28] => datain[28]~3.IN2
datain[29] => datain[29]~2.IN2
datain[30] => datain[30]~1.IN2
datain[31] => datain[31]~0.IN2
clk => ~NO_FANOUT~
ram_clk => ram_clk~0.IN3
dataout[0] <= mux2x32:mem_io_dataout_mux.port3
dataout[1] <= mux2x32:mem_io_dataout_mux.port3
dataout[2] <= mux2x32:mem_io_dataout_mux.port3
dataout[3] <= mux2x32:mem_io_dataout_mux.port3
dataout[4] <= mux2x32:mem_io_dataout_mux.port3
dataout[5] <= mux2x32:mem_io_dataout_mux.port3
dataout[6] <= mux2x32:mem_io_dataout_mux.port3
dataout[7] <= mux2x32:mem_io_dataout_mux.port3
dataout[8] <= mux2x32:mem_io_dataout_mux.port3
dataout[9] <= mux2x32:mem_io_dataout_mux.port3
dataout[10] <= mux2x32:mem_io_dataout_mux.port3
dataout[11] <= mux2x32:mem_io_dataout_mux.port3
dataout[12] <= mux2x32:mem_io_dataout_mux.port3
dataout[13] <= mux2x32:mem_io_dataout_mux.port3
dataout[14] <= mux2x32:mem_io_dataout_mux.port3
dataout[15] <= mux2x32:mem_io_dataout_mux.port3
dataout[16] <= mux2x32:mem_io_dataout_mux.port3
dataout[17] <= mux2x32:mem_io_dataout_mux.port3
dataout[18] <= mux2x32:mem_io_dataout_mux.port3
dataout[19] <= mux2x32:mem_io_dataout_mux.port3
dataout[20] <= mux2x32:mem_io_dataout_mux.port3
dataout[21] <= mux2x32:mem_io_dataout_mux.port3
dataout[22] <= mux2x32:mem_io_dataout_mux.port3
dataout[23] <= mux2x32:mem_io_dataout_mux.port3
dataout[24] <= mux2x32:mem_io_dataout_mux.port3
dataout[25] <= mux2x32:mem_io_dataout_mux.port3
dataout[26] <= mux2x32:mem_io_dataout_mux.port3
dataout[27] <= mux2x32:mem_io_dataout_mux.port3
dataout[28] <= mux2x32:mem_io_dataout_mux.port3
dataout[29] <= mux2x32:mem_io_dataout_mux.port3
dataout[30] <= mux2x32:mem_io_dataout_mux.port3
dataout[31] <= mux2x32:mem_io_dataout_mux.port3
clrn => clrn~0.IN1
in_port0[0] => in_port0[0]~31.IN1
in_port0[1] => in_port0[1]~30.IN1
in_port0[2] => in_port0[2]~29.IN1
in_port0[3] => in_port0[3]~28.IN1
in_port0[4] => in_port0[4]~27.IN1
in_port0[5] => in_port0[5]~26.IN1
in_port0[6] => in_port0[6]~25.IN1
in_port0[7] => in_port0[7]~24.IN1
in_port0[8] => in_port0[8]~23.IN1
in_port0[9] => in_port0[9]~22.IN1
in_port0[10] => in_port0[10]~21.IN1
in_port0[11] => in_port0[11]~20.IN1
in_port0[12] => in_port0[12]~19.IN1
in_port0[13] => in_port0[13]~18.IN1
in_port0[14] => in_port0[14]~17.IN1
in_port0[15] => in_port0[15]~16.IN1
in_port0[16] => in_port0[16]~15.IN1
in_port0[17] => in_port0[17]~14.IN1
in_port0[18] => in_port0[18]~13.IN1
in_port0[19] => in_port0[19]~12.IN1
in_port0[20] => in_port0[20]~11.IN1
in_port0[21] => in_port0[21]~10.IN1
in_port0[22] => in_port0[22]~9.IN1
in_port0[23] => in_port0[23]~8.IN1
in_port0[24] => in_port0[24]~7.IN1
in_port0[25] => in_port0[25]~6.IN1
in_port0[26] => in_port0[26]~5.IN1
in_port0[27] => in_port0[27]~4.IN1
in_port0[28] => in_port0[28]~3.IN1
in_port0[29] => in_port0[29]~2.IN1
in_port0[30] => in_port0[30]~1.IN1
in_port0[31] => in_port0[31]~0.IN1
in_port1[0] => in_port1[0]~31.IN1
in_port1[1] => in_port1[1]~30.IN1
in_port1[2] => in_port1[2]~29.IN1
in_port1[3] => in_port1[3]~28.IN1
in_port1[4] => in_port1[4]~27.IN1
in_port1[5] => in_port1[5]~26.IN1
in_port1[6] => in_port1[6]~25.IN1
in_port1[7] => in_port1[7]~24.IN1
in_port1[8] => in_port1[8]~23.IN1
in_port1[9] => in_port1[9]~22.IN1
in_port1[10] => in_port1[10]~21.IN1
in_port1[11] => in_port1[11]~20.IN1
in_port1[12] => in_port1[12]~19.IN1
in_port1[13] => in_port1[13]~18.IN1
in_port1[14] => in_port1[14]~17.IN1
in_port1[15] => in_port1[15]~16.IN1
in_port1[16] => in_port1[16]~15.IN1
in_port1[17] => in_port1[17]~14.IN1
in_port1[18] => in_port1[18]~13.IN1
in_port1[19] => in_port1[19]~12.IN1
in_port1[20] => in_port1[20]~11.IN1
in_port1[21] => in_port1[21]~10.IN1
in_port1[22] => in_port1[22]~9.IN1
in_port1[23] => in_port1[23]~8.IN1
in_port1[24] => in_port1[24]~7.IN1
in_port1[25] => in_port1[25]~6.IN1
in_port1[26] => in_port1[26]~5.IN1
in_port1[27] => in_port1[27]~4.IN1
in_port1[28] => in_port1[28]~3.IN1
in_port1[29] => in_port1[29]~2.IN1
in_port1[30] => in_port1[30]~1.IN1
in_port1[31] => in_port1[31]~0.IN1
in_port2[0] => in_port2[0]~31.IN1
in_port2[1] => in_port2[1]~30.IN1
in_port2[2] => in_port2[2]~29.IN1
in_port2[3] => in_port2[3]~28.IN1
in_port2[4] => in_port2[4]~27.IN1
in_port2[5] => in_port2[5]~26.IN1
in_port2[6] => in_port2[6]~25.IN1
in_port2[7] => in_port2[7]~24.IN1
in_port2[8] => in_port2[8]~23.IN1
in_port2[9] => in_port2[9]~22.IN1
in_port2[10] => in_port2[10]~21.IN1
in_port2[11] => in_port2[11]~20.IN1
in_port2[12] => in_port2[12]~19.IN1
in_port2[13] => in_port2[13]~18.IN1
in_port2[14] => in_port2[14]~17.IN1
in_port2[15] => in_port2[15]~16.IN1
in_port2[16] => in_port2[16]~15.IN1
in_port2[17] => in_port2[17]~14.IN1
in_port2[18] => in_port2[18]~13.IN1
in_port2[19] => in_port2[19]~12.IN1
in_port2[20] => in_port2[20]~11.IN1
in_port2[21] => in_port2[21]~10.IN1
in_port2[22] => in_port2[22]~9.IN1
in_port2[23] => in_port2[23]~8.IN1
in_port2[24] => in_port2[24]~7.IN1
in_port2[25] => in_port2[25]~6.IN1
in_port2[26] => in_port2[26]~5.IN1
in_port2[27] => in_port2[27]~4.IN1
in_port2[28] => in_port2[28]~3.IN1
in_port2[29] => in_port2[29]~2.IN1
in_port2[30] => in_port2[30]~1.IN1
in_port2[31] => in_port2[31]~0.IN1
out_port0[0] <= io_output_reg:io_output_regx2.port5
out_port0[1] <= io_output_reg:io_output_regx2.port5
out_port0[2] <= io_output_reg:io_output_regx2.port5
out_port0[3] <= io_output_reg:io_output_regx2.port5
out_port0[4] <= io_output_reg:io_output_regx2.port5
out_port0[5] <= io_output_reg:io_output_regx2.port5
out_port0[6] <= io_output_reg:io_output_regx2.port5
out_port0[7] <= io_output_reg:io_output_regx2.port5
out_port0[8] <= io_output_reg:io_output_regx2.port5
out_port0[9] <= io_output_reg:io_output_regx2.port5
out_port0[10] <= io_output_reg:io_output_regx2.port5
out_port0[11] <= io_output_reg:io_output_regx2.port5
out_port0[12] <= io_output_reg:io_output_regx2.port5
out_port0[13] <= io_output_reg:io_output_regx2.port5
out_port0[14] <= io_output_reg:io_output_regx2.port5
out_port0[15] <= io_output_reg:io_output_regx2.port5
out_port0[16] <= io_output_reg:io_output_regx2.port5
out_port0[17] <= io_output_reg:io_output_regx2.port5
out_port0[18] <= io_output_reg:io_output_regx2.port5
out_port0[19] <= io_output_reg:io_output_regx2.port5
out_port0[20] <= io_output_reg:io_output_regx2.port5
out_port0[21] <= io_output_reg:io_output_regx2.port5
out_port0[22] <= io_output_reg:io_output_regx2.port5
out_port0[23] <= io_output_reg:io_output_regx2.port5
out_port0[24] <= io_output_reg:io_output_regx2.port5
out_port0[25] <= io_output_reg:io_output_regx2.port5
out_port0[26] <= io_output_reg:io_output_regx2.port5
out_port0[27] <= io_output_reg:io_output_regx2.port5
out_port0[28] <= io_output_reg:io_output_regx2.port5
out_port0[29] <= io_output_reg:io_output_regx2.port5
out_port0[30] <= io_output_reg:io_output_regx2.port5
out_port0[31] <= io_output_reg:io_output_regx2.port5
out_port1[0] <= io_output_reg:io_output_regx2.port6
out_port1[1] <= io_output_reg:io_output_regx2.port6
out_port1[2] <= io_output_reg:io_output_regx2.port6
out_port1[3] <= io_output_reg:io_output_regx2.port6
out_port1[4] <= io_output_reg:io_output_regx2.port6
out_port1[5] <= io_output_reg:io_output_regx2.port6
out_port1[6] <= io_output_reg:io_output_regx2.port6
out_port1[7] <= io_output_reg:io_output_regx2.port6
out_port1[8] <= io_output_reg:io_output_regx2.port6
out_port1[9] <= io_output_reg:io_output_regx2.port6
out_port1[10] <= io_output_reg:io_output_regx2.port6
out_port1[11] <= io_output_reg:io_output_regx2.port6
out_port1[12] <= io_output_reg:io_output_regx2.port6
out_port1[13] <= io_output_reg:io_output_regx2.port6
out_port1[14] <= io_output_reg:io_output_regx2.port6
out_port1[15] <= io_output_reg:io_output_regx2.port6
out_port1[16] <= io_output_reg:io_output_regx2.port6
out_port1[17] <= io_output_reg:io_output_regx2.port6
out_port1[18] <= io_output_reg:io_output_regx2.port6
out_port1[19] <= io_output_reg:io_output_regx2.port6
out_port1[20] <= io_output_reg:io_output_regx2.port6
out_port1[21] <= io_output_reg:io_output_regx2.port6
out_port1[22] <= io_output_reg:io_output_regx2.port6
out_port1[23] <= io_output_reg:io_output_regx2.port6
out_port1[24] <= io_output_reg:io_output_regx2.port6
out_port1[25] <= io_output_reg:io_output_regx2.port6
out_port1[26] <= io_output_reg:io_output_regx2.port6
out_port1[27] <= io_output_reg:io_output_regx2.port6
out_port1[28] <= io_output_reg:io_output_regx2.port6
out_port1[29] <= io_output_reg:io_output_regx2.port6
out_port1[30] <= io_output_reg:io_output_regx2.port6
out_port1[31] <= io_output_reg:io_output_regx2.port6
out_port2[0] <= io_output_reg:io_output_regx2.port7
out_port2[1] <= io_output_reg:io_output_regx2.port7
out_port2[2] <= io_output_reg:io_output_regx2.port7
out_port2[3] <= io_output_reg:io_output_regx2.port7
out_port2[4] <= io_output_reg:io_output_regx2.port7
out_port2[5] <= io_output_reg:io_output_regx2.port7
out_port2[6] <= io_output_reg:io_output_regx2.port7
out_port2[7] <= io_output_reg:io_output_regx2.port7
out_port2[8] <= io_output_reg:io_output_regx2.port7
out_port2[9] <= io_output_reg:io_output_regx2.port7
out_port2[10] <= io_output_reg:io_output_regx2.port7
out_port2[11] <= io_output_reg:io_output_regx2.port7
out_port2[12] <= io_output_reg:io_output_regx2.port7
out_port2[13] <= io_output_reg:io_output_regx2.port7
out_port2[14] <= io_output_reg:io_output_regx2.port7
out_port2[15] <= io_output_reg:io_output_regx2.port7
out_port2[16] <= io_output_reg:io_output_regx2.port7
out_port2[17] <= io_output_reg:io_output_regx2.port7
out_port2[18] <= io_output_reg:io_output_regx2.port7
out_port2[19] <= io_output_reg:io_output_regx2.port7
out_port2[20] <= io_output_reg:io_output_regx2.port7
out_port2[21] <= io_output_reg:io_output_regx2.port7
out_port2[22] <= io_output_reg:io_output_regx2.port7
out_port2[23] <= io_output_reg:io_output_regx2.port7
out_port2[24] <= io_output_reg:io_output_regx2.port7
out_port2[25] <= io_output_reg:io_output_regx2.port7
out_port2[26] <= io_output_reg:io_output_regx2.port7
out_port2[27] <= io_output_reg:io_output_regx2.port7
out_port2[28] <= io_output_reg:io_output_regx2.port7
out_port2[29] <= io_output_reg:io_output_regx2.port7
out_port2[30] <= io_output_reg:io_output_regx2.port7
out_port2[31] <= io_output_reg:io_output_regx2.port7


|pipelined_computer|pipemem:mem_stage|mux2x32:mem_io_dataout_mux
a0[0] => y~31.DATAA
a0[1] => y~30.DATAA
a0[2] => y~29.DATAA
a0[3] => y~28.DATAA
a0[4] => y~27.DATAA
a0[5] => y~26.DATAA
a0[6] => y~25.DATAA
a0[7] => y~24.DATAA
a0[8] => y~23.DATAA
a0[9] => y~22.DATAA
a0[10] => y~21.DATAA
a0[11] => y~20.DATAA
a0[12] => y~19.DATAA
a0[13] => y~18.DATAA
a0[14] => y~17.DATAA
a0[15] => y~16.DATAA
a0[16] => y~15.DATAA
a0[17] => y~14.DATAA
a0[18] => y~13.DATAA
a0[19] => y~12.DATAA
a0[20] => y~11.DATAA
a0[21] => y~10.DATAA
a0[22] => y~9.DATAA
a0[23] => y~8.DATAA
a0[24] => y~7.DATAA
a0[25] => y~6.DATAA
a0[26] => y~5.DATAA
a0[27] => y~4.DATAA
a0[28] => y~3.DATAA
a0[29] => y~2.DATAA
a0[30] => y~1.DATAA
a0[31] => y~0.DATAA
a1[0] => y~31.DATAB
a1[1] => y~30.DATAB
a1[2] => y~29.DATAB
a1[3] => y~28.DATAB
a1[4] => y~27.DATAB
a1[5] => y~26.DATAB
a1[6] => y~25.DATAB
a1[7] => y~24.DATAB
a1[8] => y~23.DATAB
a1[9] => y~22.DATAB
a1[10] => y~21.DATAB
a1[11] => y~20.DATAB
a1[12] => y~19.DATAB
a1[13] => y~18.DATAB
a1[14] => y~17.DATAB
a1[15] => y~16.DATAB
a1[16] => y~15.DATAB
a1[17] => y~14.DATAB
a1[18] => y~13.DATAB
a1[19] => y~12.DATAB
a1[20] => y~11.DATAB
a1[21] => y~10.DATAB
a1[22] => y~9.DATAB
a1[23] => y~8.DATAB
a1[24] => y~7.DATAB
a1[25] => y~6.DATAB
a1[26] => y~5.DATAB
a1[27] => y~4.DATAB
a1[28] => y~3.DATAB
a1[29] => y~2.DATAB
a1[30] => y~1.DATAB
a1[31] => y~0.DATAB
s => y~31.OUTPUTSELECT
s => y~30.OUTPUTSELECT
s => y~29.OUTPUTSELECT
s => y~28.OUTPUTSELECT
s => y~27.OUTPUTSELECT
s => y~26.OUTPUTSELECT
s => y~25.OUTPUTSELECT
s => y~24.OUTPUTSELECT
s => y~23.OUTPUTSELECT
s => y~22.OUTPUTSELECT
s => y~21.OUTPUTSELECT
s => y~20.OUTPUTSELECT
s => y~19.OUTPUTSELECT
s => y~18.OUTPUTSELECT
s => y~17.OUTPUTSELECT
s => y~16.OUTPUTSELECT
s => y~15.OUTPUTSELECT
s => y~14.OUTPUTSELECT
s => y~13.OUTPUTSELECT
s => y~12.OUTPUTSELECT
s => y~11.OUTPUTSELECT
s => y~10.OUTPUTSELECT
s => y~9.OUTPUTSELECT
s => y~8.OUTPUTSELECT
s => y~7.OUTPUTSELECT
s => y~6.OUTPUTSELECT
s => y~5.OUTPUTSELECT
s => y~4.OUTPUTSELECT
s => y~3.OUTPUTSELECT
s => y~2.OUTPUTSELECT
s => y~1.OUTPUTSELECT
s => y~0.OUTPUTSELECT
y[0] <= y~31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y~30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y~29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y~28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y~27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y~26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y~25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y~24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y~23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y~22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y~21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y~20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y~19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y~18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y~17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y~16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y~15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y~14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y~13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y~12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y~11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y~10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y~9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y~8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y~7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y~6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y~5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y~4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y~3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y~2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y~1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y~0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipemem:mem_stage|lpm_ram_dq_dram:dram
address[0] => address[0]~4.IN1
address[1] => address[1]~3.IN1
address[2] => address[2]~2.IN1
address[3] => address[3]~1.IN1
address[4] => address[4]~0.IN1
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|pipelined_computer|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component
wren_a => altsyncram_i0e1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i0e1:auto_generated.data_a[0]
data_a[1] => altsyncram_i0e1:auto_generated.data_a[1]
data_a[2] => altsyncram_i0e1:auto_generated.data_a[2]
data_a[3] => altsyncram_i0e1:auto_generated.data_a[3]
data_a[4] => altsyncram_i0e1:auto_generated.data_a[4]
data_a[5] => altsyncram_i0e1:auto_generated.data_a[5]
data_a[6] => altsyncram_i0e1:auto_generated.data_a[6]
data_a[7] => altsyncram_i0e1:auto_generated.data_a[7]
data_a[8] => altsyncram_i0e1:auto_generated.data_a[8]
data_a[9] => altsyncram_i0e1:auto_generated.data_a[9]
data_a[10] => altsyncram_i0e1:auto_generated.data_a[10]
data_a[11] => altsyncram_i0e1:auto_generated.data_a[11]
data_a[12] => altsyncram_i0e1:auto_generated.data_a[12]
data_a[13] => altsyncram_i0e1:auto_generated.data_a[13]
data_a[14] => altsyncram_i0e1:auto_generated.data_a[14]
data_a[15] => altsyncram_i0e1:auto_generated.data_a[15]
data_a[16] => altsyncram_i0e1:auto_generated.data_a[16]
data_a[17] => altsyncram_i0e1:auto_generated.data_a[17]
data_a[18] => altsyncram_i0e1:auto_generated.data_a[18]
data_a[19] => altsyncram_i0e1:auto_generated.data_a[19]
data_a[20] => altsyncram_i0e1:auto_generated.data_a[20]
data_a[21] => altsyncram_i0e1:auto_generated.data_a[21]
data_a[22] => altsyncram_i0e1:auto_generated.data_a[22]
data_a[23] => altsyncram_i0e1:auto_generated.data_a[23]
data_a[24] => altsyncram_i0e1:auto_generated.data_a[24]
data_a[25] => altsyncram_i0e1:auto_generated.data_a[25]
data_a[26] => altsyncram_i0e1:auto_generated.data_a[26]
data_a[27] => altsyncram_i0e1:auto_generated.data_a[27]
data_a[28] => altsyncram_i0e1:auto_generated.data_a[28]
data_a[29] => altsyncram_i0e1:auto_generated.data_a[29]
data_a[30] => altsyncram_i0e1:auto_generated.data_a[30]
data_a[31] => altsyncram_i0e1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i0e1:auto_generated.address_a[0]
address_a[1] => altsyncram_i0e1:auto_generated.address_a[1]
address_a[2] => altsyncram_i0e1:auto_generated.address_a[2]
address_a[3] => altsyncram_i0e1:auto_generated.address_a[3]
address_a[4] => altsyncram_i0e1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i0e1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i0e1:auto_generated.q_a[0]
q_a[1] <= altsyncram_i0e1:auto_generated.q_a[1]
q_a[2] <= altsyncram_i0e1:auto_generated.q_a[2]
q_a[3] <= altsyncram_i0e1:auto_generated.q_a[3]
q_a[4] <= altsyncram_i0e1:auto_generated.q_a[4]
q_a[5] <= altsyncram_i0e1:auto_generated.q_a[5]
q_a[6] <= altsyncram_i0e1:auto_generated.q_a[6]
q_a[7] <= altsyncram_i0e1:auto_generated.q_a[7]
q_a[8] <= altsyncram_i0e1:auto_generated.q_a[8]
q_a[9] <= altsyncram_i0e1:auto_generated.q_a[9]
q_a[10] <= altsyncram_i0e1:auto_generated.q_a[10]
q_a[11] <= altsyncram_i0e1:auto_generated.q_a[11]
q_a[12] <= altsyncram_i0e1:auto_generated.q_a[12]
q_a[13] <= altsyncram_i0e1:auto_generated.q_a[13]
q_a[14] <= altsyncram_i0e1:auto_generated.q_a[14]
q_a[15] <= altsyncram_i0e1:auto_generated.q_a[15]
q_a[16] <= altsyncram_i0e1:auto_generated.q_a[16]
q_a[17] <= altsyncram_i0e1:auto_generated.q_a[17]
q_a[18] <= altsyncram_i0e1:auto_generated.q_a[18]
q_a[19] <= altsyncram_i0e1:auto_generated.q_a[19]
q_a[20] <= altsyncram_i0e1:auto_generated.q_a[20]
q_a[21] <= altsyncram_i0e1:auto_generated.q_a[21]
q_a[22] <= altsyncram_i0e1:auto_generated.q_a[22]
q_a[23] <= altsyncram_i0e1:auto_generated.q_a[23]
q_a[24] <= altsyncram_i0e1:auto_generated.q_a[24]
q_a[25] <= altsyncram_i0e1:auto_generated.q_a[25]
q_a[26] <= altsyncram_i0e1:auto_generated.q_a[26]
q_a[27] <= altsyncram_i0e1:auto_generated.q_a[27]
q_a[28] <= altsyncram_i0e1:auto_generated.q_a[28]
q_a[29] <= altsyncram_i0e1:auto_generated.q_a[29]
q_a[30] <= altsyncram_i0e1:auto_generated.q_a[30]
q_a[31] <= altsyncram_i0e1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pipelined_computer|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_i0e1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|pipelined_computer|pipemem:mem_stage|io_output_reg:io_output_regx2
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => Decoder0.IN5
addr[3] => Decoder0.IN4
addr[4] => Decoder0.IN3
addr[5] => Decoder0.IN2
addr[6] => Decoder0.IN1
addr[7] => Decoder0.IN0
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
datain[0] => out_port0~31.DATAB
datain[0] => out_port1~31.DATAB
datain[0] => out_port2~31.DATAB
datain[1] => out_port0~30.DATAB
datain[1] => out_port1~30.DATAB
datain[1] => out_port2~30.DATAB
datain[2] => out_port0~29.DATAB
datain[2] => out_port1~29.DATAB
datain[2] => out_port2~29.DATAB
datain[3] => out_port0~28.DATAB
datain[3] => out_port1~28.DATAB
datain[3] => out_port2~28.DATAB
datain[4] => out_port0~27.DATAB
datain[4] => out_port1~27.DATAB
datain[4] => out_port2~27.DATAB
datain[5] => out_port0~26.DATAB
datain[5] => out_port1~26.DATAB
datain[5] => out_port2~26.DATAB
datain[6] => out_port0~25.DATAB
datain[6] => out_port1~25.DATAB
datain[6] => out_port2~25.DATAB
datain[7] => out_port0~24.DATAB
datain[7] => out_port1~24.DATAB
datain[7] => out_port2~24.DATAB
datain[8] => out_port0~23.DATAB
datain[8] => out_port1~23.DATAB
datain[8] => out_port2~23.DATAB
datain[9] => out_port0~22.DATAB
datain[9] => out_port1~22.DATAB
datain[9] => out_port2~22.DATAB
datain[10] => out_port0~21.DATAB
datain[10] => out_port1~21.DATAB
datain[10] => out_port2~21.DATAB
datain[11] => out_port0~20.DATAB
datain[11] => out_port1~20.DATAB
datain[11] => out_port2~20.DATAB
datain[12] => out_port0~19.DATAB
datain[12] => out_port1~19.DATAB
datain[12] => out_port2~19.DATAB
datain[13] => out_port0~18.DATAB
datain[13] => out_port1~18.DATAB
datain[13] => out_port2~18.DATAB
datain[14] => out_port0~17.DATAB
datain[14] => out_port1~17.DATAB
datain[14] => out_port2~17.DATAB
datain[15] => out_port0~16.DATAB
datain[15] => out_port1~16.DATAB
datain[15] => out_port2~16.DATAB
datain[16] => out_port0~15.DATAB
datain[16] => out_port1~15.DATAB
datain[16] => out_port2~15.DATAB
datain[17] => out_port0~14.DATAB
datain[17] => out_port1~14.DATAB
datain[17] => out_port2~14.DATAB
datain[18] => out_port0~13.DATAB
datain[18] => out_port1~13.DATAB
datain[18] => out_port2~13.DATAB
datain[19] => out_port0~12.DATAB
datain[19] => out_port1~12.DATAB
datain[19] => out_port2~12.DATAB
datain[20] => out_port0~11.DATAB
datain[20] => out_port1~11.DATAB
datain[20] => out_port2~11.DATAB
datain[21] => out_port0~10.DATAB
datain[21] => out_port1~10.DATAB
datain[21] => out_port2~10.DATAB
datain[22] => out_port0~9.DATAB
datain[22] => out_port1~9.DATAB
datain[22] => out_port2~9.DATAB
datain[23] => out_port0~8.DATAB
datain[23] => out_port1~8.DATAB
datain[23] => out_port2~8.DATAB
datain[24] => out_port0~7.DATAB
datain[24] => out_port1~7.DATAB
datain[24] => out_port2~7.DATAB
datain[25] => out_port0~6.DATAB
datain[25] => out_port1~6.DATAB
datain[25] => out_port2~6.DATAB
datain[26] => out_port0~5.DATAB
datain[26] => out_port1~5.DATAB
datain[26] => out_port2~5.DATAB
datain[27] => out_port0~4.DATAB
datain[27] => out_port1~4.DATAB
datain[27] => out_port2~4.DATAB
datain[28] => out_port0~3.DATAB
datain[28] => out_port1~3.DATAB
datain[28] => out_port2~3.DATAB
datain[29] => out_port0~2.DATAB
datain[29] => out_port1~2.DATAB
datain[29] => out_port2~2.DATAB
datain[30] => out_port0~1.DATAB
datain[30] => out_port1~1.DATAB
datain[30] => out_port2~1.DATAB
datain[31] => out_port0~0.DATAB
datain[31] => out_port1~0.DATAB
datain[31] => out_port2~0.DATAB
write_io_enable => out_port2[0]~reg0.ENA
write_io_enable => out_port0[31]~reg0.ENA
write_io_enable => out_port0[30]~reg0.ENA
write_io_enable => out_port0[29]~reg0.ENA
write_io_enable => out_port0[28]~reg0.ENA
write_io_enable => out_port0[27]~reg0.ENA
write_io_enable => out_port0[26]~reg0.ENA
write_io_enable => out_port0[25]~reg0.ENA
write_io_enable => out_port0[24]~reg0.ENA
write_io_enable => out_port0[23]~reg0.ENA
write_io_enable => out_port0[22]~reg0.ENA
write_io_enable => out_port0[21]~reg0.ENA
write_io_enable => out_port0[20]~reg0.ENA
write_io_enable => out_port0[19]~reg0.ENA
write_io_enable => out_port0[18]~reg0.ENA
write_io_enable => out_port0[17]~reg0.ENA
write_io_enable => out_port0[16]~reg0.ENA
write_io_enable => out_port0[15]~reg0.ENA
write_io_enable => out_port0[14]~reg0.ENA
write_io_enable => out_port0[13]~reg0.ENA
write_io_enable => out_port0[12]~reg0.ENA
write_io_enable => out_port0[11]~reg0.ENA
write_io_enable => out_port0[10]~reg0.ENA
write_io_enable => out_port0[9]~reg0.ENA
write_io_enable => out_port0[8]~reg0.ENA
write_io_enable => out_port0[7]~reg0.ENA
write_io_enable => out_port0[6]~reg0.ENA
write_io_enable => out_port0[5]~reg0.ENA
write_io_enable => out_port0[4]~reg0.ENA
write_io_enable => out_port0[3]~reg0.ENA
write_io_enable => out_port0[2]~reg0.ENA
write_io_enable => out_port0[1]~reg0.ENA
write_io_enable => out_port0[0]~reg0.ENA
write_io_enable => out_port1[31]~reg0.ENA
write_io_enable => out_port1[30]~reg0.ENA
write_io_enable => out_port1[29]~reg0.ENA
write_io_enable => out_port1[28]~reg0.ENA
write_io_enable => out_port1[27]~reg0.ENA
write_io_enable => out_port1[26]~reg0.ENA
write_io_enable => out_port1[25]~reg0.ENA
write_io_enable => out_port1[24]~reg0.ENA
write_io_enable => out_port1[23]~reg0.ENA
write_io_enable => out_port1[22]~reg0.ENA
write_io_enable => out_port1[21]~reg0.ENA
write_io_enable => out_port1[20]~reg0.ENA
write_io_enable => out_port1[19]~reg0.ENA
write_io_enable => out_port1[18]~reg0.ENA
write_io_enable => out_port1[17]~reg0.ENA
write_io_enable => out_port1[16]~reg0.ENA
write_io_enable => out_port1[15]~reg0.ENA
write_io_enable => out_port1[14]~reg0.ENA
write_io_enable => out_port1[13]~reg0.ENA
write_io_enable => out_port1[12]~reg0.ENA
write_io_enable => out_port1[11]~reg0.ENA
write_io_enable => out_port1[10]~reg0.ENA
write_io_enable => out_port1[9]~reg0.ENA
write_io_enable => out_port1[8]~reg0.ENA
write_io_enable => out_port1[7]~reg0.ENA
write_io_enable => out_port1[6]~reg0.ENA
write_io_enable => out_port1[5]~reg0.ENA
write_io_enable => out_port1[4]~reg0.ENA
write_io_enable => out_port1[3]~reg0.ENA
write_io_enable => out_port1[2]~reg0.ENA
write_io_enable => out_port1[1]~reg0.ENA
write_io_enable => out_port1[0]~reg0.ENA
write_io_enable => out_port2[31]~reg0.ENA
write_io_enable => out_port2[30]~reg0.ENA
write_io_enable => out_port2[29]~reg0.ENA
write_io_enable => out_port2[28]~reg0.ENA
write_io_enable => out_port2[27]~reg0.ENA
write_io_enable => out_port2[26]~reg0.ENA
write_io_enable => out_port2[25]~reg0.ENA
write_io_enable => out_port2[24]~reg0.ENA
write_io_enable => out_port2[23]~reg0.ENA
write_io_enable => out_port2[22]~reg0.ENA
write_io_enable => out_port2[21]~reg0.ENA
write_io_enable => out_port2[20]~reg0.ENA
write_io_enable => out_port2[19]~reg0.ENA
write_io_enable => out_port2[18]~reg0.ENA
write_io_enable => out_port2[17]~reg0.ENA
write_io_enable => out_port2[16]~reg0.ENA
write_io_enable => out_port2[15]~reg0.ENA
write_io_enable => out_port2[14]~reg0.ENA
write_io_enable => out_port2[13]~reg0.ENA
write_io_enable => out_port2[12]~reg0.ENA
write_io_enable => out_port2[11]~reg0.ENA
write_io_enable => out_port2[10]~reg0.ENA
write_io_enable => out_port2[9]~reg0.ENA
write_io_enable => out_port2[8]~reg0.ENA
write_io_enable => out_port2[7]~reg0.ENA
write_io_enable => out_port2[6]~reg0.ENA
write_io_enable => out_port2[5]~reg0.ENA
write_io_enable => out_port2[4]~reg0.ENA
write_io_enable => out_port2[3]~reg0.ENA
write_io_enable => out_port2[2]~reg0.ENA
write_io_enable => out_port2[1]~reg0.ENA
io_clk => out_port0[31]~reg0.CLK
io_clk => out_port0[30]~reg0.CLK
io_clk => out_port0[29]~reg0.CLK
io_clk => out_port0[28]~reg0.CLK
io_clk => out_port0[27]~reg0.CLK
io_clk => out_port0[26]~reg0.CLK
io_clk => out_port0[25]~reg0.CLK
io_clk => out_port0[24]~reg0.CLK
io_clk => out_port0[23]~reg0.CLK
io_clk => out_port0[22]~reg0.CLK
io_clk => out_port0[21]~reg0.CLK
io_clk => out_port0[20]~reg0.CLK
io_clk => out_port0[19]~reg0.CLK
io_clk => out_port0[18]~reg0.CLK
io_clk => out_port0[17]~reg0.CLK
io_clk => out_port0[16]~reg0.CLK
io_clk => out_port0[15]~reg0.CLK
io_clk => out_port0[14]~reg0.CLK
io_clk => out_port0[13]~reg0.CLK
io_clk => out_port0[12]~reg0.CLK
io_clk => out_port0[11]~reg0.CLK
io_clk => out_port0[10]~reg0.CLK
io_clk => out_port0[9]~reg0.CLK
io_clk => out_port0[8]~reg0.CLK
io_clk => out_port0[7]~reg0.CLK
io_clk => out_port0[6]~reg0.CLK
io_clk => out_port0[5]~reg0.CLK
io_clk => out_port0[4]~reg0.CLK
io_clk => out_port0[3]~reg0.CLK
io_clk => out_port0[2]~reg0.CLK
io_clk => out_port0[1]~reg0.CLK
io_clk => out_port0[0]~reg0.CLK
io_clk => out_port1[31]~reg0.CLK
io_clk => out_port1[30]~reg0.CLK
io_clk => out_port1[29]~reg0.CLK
io_clk => out_port1[28]~reg0.CLK
io_clk => out_port1[27]~reg0.CLK
io_clk => out_port1[26]~reg0.CLK
io_clk => out_port1[25]~reg0.CLK
io_clk => out_port1[24]~reg0.CLK
io_clk => out_port1[23]~reg0.CLK
io_clk => out_port1[22]~reg0.CLK
io_clk => out_port1[21]~reg0.CLK
io_clk => out_port1[20]~reg0.CLK
io_clk => out_port1[19]~reg0.CLK
io_clk => out_port1[18]~reg0.CLK
io_clk => out_port1[17]~reg0.CLK
io_clk => out_port1[16]~reg0.CLK
io_clk => out_port1[15]~reg0.CLK
io_clk => out_port1[14]~reg0.CLK
io_clk => out_port1[13]~reg0.CLK
io_clk => out_port1[12]~reg0.CLK
io_clk => out_port1[11]~reg0.CLK
io_clk => out_port1[10]~reg0.CLK
io_clk => out_port1[9]~reg0.CLK
io_clk => out_port1[8]~reg0.CLK
io_clk => out_port1[7]~reg0.CLK
io_clk => out_port1[6]~reg0.CLK
io_clk => out_port1[5]~reg0.CLK
io_clk => out_port1[4]~reg0.CLK
io_clk => out_port1[3]~reg0.CLK
io_clk => out_port1[2]~reg0.CLK
io_clk => out_port1[1]~reg0.CLK
io_clk => out_port1[0]~reg0.CLK
io_clk => out_port2[31]~reg0.CLK
io_clk => out_port2[30]~reg0.CLK
io_clk => out_port2[29]~reg0.CLK
io_clk => out_port2[28]~reg0.CLK
io_clk => out_port2[27]~reg0.CLK
io_clk => out_port2[26]~reg0.CLK
io_clk => out_port2[25]~reg0.CLK
io_clk => out_port2[24]~reg0.CLK
io_clk => out_port2[23]~reg0.CLK
io_clk => out_port2[22]~reg0.CLK
io_clk => out_port2[21]~reg0.CLK
io_clk => out_port2[20]~reg0.CLK
io_clk => out_port2[19]~reg0.CLK
io_clk => out_port2[18]~reg0.CLK
io_clk => out_port2[17]~reg0.CLK
io_clk => out_port2[16]~reg0.CLK
io_clk => out_port2[15]~reg0.CLK
io_clk => out_port2[14]~reg0.CLK
io_clk => out_port2[13]~reg0.CLK
io_clk => out_port2[12]~reg0.CLK
io_clk => out_port2[11]~reg0.CLK
io_clk => out_port2[10]~reg0.CLK
io_clk => out_port2[9]~reg0.CLK
io_clk => out_port2[8]~reg0.CLK
io_clk => out_port2[7]~reg0.CLK
io_clk => out_port2[6]~reg0.CLK
io_clk => out_port2[5]~reg0.CLK
io_clk => out_port2[4]~reg0.CLK
io_clk => out_port2[3]~reg0.CLK
io_clk => out_port2[2]~reg0.CLK
io_clk => out_port2[1]~reg0.CLK
io_clk => out_port2[0]~reg0.CLK
clrn => out_port0[31]~reg0.ACLR
clrn => out_port0[30]~reg0.ACLR
clrn => out_port0[29]~reg0.ACLR
clrn => out_port0[28]~reg0.ACLR
clrn => out_port0[27]~reg0.ACLR
clrn => out_port0[26]~reg0.ACLR
clrn => out_port0[25]~reg0.ACLR
clrn => out_port0[24]~reg0.ACLR
clrn => out_port0[23]~reg0.ACLR
clrn => out_port0[22]~reg0.ACLR
clrn => out_port0[21]~reg0.ACLR
clrn => out_port0[20]~reg0.ACLR
clrn => out_port0[19]~reg0.ACLR
clrn => out_port0[18]~reg0.ACLR
clrn => out_port0[17]~reg0.ACLR
clrn => out_port0[16]~reg0.ACLR
clrn => out_port0[15]~reg0.ACLR
clrn => out_port0[14]~reg0.ACLR
clrn => out_port0[13]~reg0.ACLR
clrn => out_port0[12]~reg0.ACLR
clrn => out_port0[11]~reg0.ACLR
clrn => out_port0[10]~reg0.ACLR
clrn => out_port0[9]~reg0.ACLR
clrn => out_port0[8]~reg0.ACLR
clrn => out_port0[7]~reg0.ACLR
clrn => out_port0[6]~reg0.ACLR
clrn => out_port0[5]~reg0.ACLR
clrn => out_port0[4]~reg0.ACLR
clrn => out_port0[3]~reg0.ACLR
clrn => out_port0[2]~reg0.ACLR
clrn => out_port0[1]~reg0.ACLR
clrn => out_port0[0]~reg0.ACLR
clrn => out_port1[31]~reg0.ACLR
clrn => out_port1[30]~reg0.ACLR
clrn => out_port1[29]~reg0.ACLR
clrn => out_port1[28]~reg0.ACLR
clrn => out_port1[27]~reg0.ACLR
clrn => out_port1[26]~reg0.ACLR
clrn => out_port1[25]~reg0.ACLR
clrn => out_port1[24]~reg0.ACLR
clrn => out_port1[23]~reg0.ACLR
clrn => out_port1[22]~reg0.ACLR
clrn => out_port1[21]~reg0.ACLR
clrn => out_port1[20]~reg0.ACLR
clrn => out_port1[19]~reg0.ACLR
clrn => out_port1[18]~reg0.ACLR
clrn => out_port1[17]~reg0.ACLR
clrn => out_port1[16]~reg0.ACLR
clrn => out_port1[15]~reg0.ACLR
clrn => out_port1[14]~reg0.ACLR
clrn => out_port1[13]~reg0.ACLR
clrn => out_port1[12]~reg0.ACLR
clrn => out_port1[11]~reg0.ACLR
clrn => out_port1[10]~reg0.ACLR
clrn => out_port1[9]~reg0.ACLR
clrn => out_port1[8]~reg0.ACLR
clrn => out_port1[7]~reg0.ACLR
clrn => out_port1[6]~reg0.ACLR
clrn => out_port1[5]~reg0.ACLR
clrn => out_port1[4]~reg0.ACLR
clrn => out_port1[3]~reg0.ACLR
clrn => out_port1[2]~reg0.ACLR
clrn => out_port1[1]~reg0.ACLR
clrn => out_port1[0]~reg0.ACLR
clrn => out_port2[31]~reg0.ACLR
clrn => out_port2[30]~reg0.ACLR
clrn => out_port2[29]~reg0.ACLR
clrn => out_port2[28]~reg0.ACLR
clrn => out_port2[27]~reg0.ACLR
clrn => out_port2[26]~reg0.ACLR
clrn => out_port2[25]~reg0.ACLR
clrn => out_port2[24]~reg0.ACLR
clrn => out_port2[23]~reg0.ACLR
clrn => out_port2[22]~reg0.ACLR
clrn => out_port2[21]~reg0.ACLR
clrn => out_port2[20]~reg0.ACLR
clrn => out_port2[19]~reg0.ACLR
clrn => out_port2[18]~reg0.ACLR
clrn => out_port2[17]~reg0.ACLR
clrn => out_port2[16]~reg0.ACLR
clrn => out_port2[15]~reg0.ACLR
clrn => out_port2[14]~reg0.ACLR
clrn => out_port2[13]~reg0.ACLR
clrn => out_port2[12]~reg0.ACLR
clrn => out_port2[11]~reg0.ACLR
clrn => out_port2[10]~reg0.ACLR
clrn => out_port2[9]~reg0.ACLR
clrn => out_port2[8]~reg0.ACLR
clrn => out_port2[7]~reg0.ACLR
clrn => out_port2[6]~reg0.ACLR
clrn => out_port2[5]~reg0.ACLR
clrn => out_port2[4]~reg0.ACLR
clrn => out_port2[3]~reg0.ACLR
clrn => out_port2[2]~reg0.ACLR
clrn => out_port2[1]~reg0.ACLR
clrn => out_port2[0]~reg0.ACLR
out_port0[0] <= out_port0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[1] <= out_port0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[2] <= out_port0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[3] <= out_port0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[4] <= out_port0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[5] <= out_port0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[6] <= out_port0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[7] <= out_port0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[8] <= out_port0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[9] <= out_port0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[10] <= out_port0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[11] <= out_port0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[12] <= out_port0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[13] <= out_port0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[14] <= out_port0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[15] <= out_port0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[16] <= out_port0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[17] <= out_port0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[18] <= out_port0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[19] <= out_port0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[20] <= out_port0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[21] <= out_port0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[22] <= out_port0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[23] <= out_port0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[24] <= out_port0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[25] <= out_port0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[26] <= out_port0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[27] <= out_port0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[28] <= out_port0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[29] <= out_port0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[30] <= out_port0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port0[31] <= out_port0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[0] <= out_port1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[1] <= out_port1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[2] <= out_port1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[3] <= out_port1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[4] <= out_port1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[5] <= out_port1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[6] <= out_port1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[7] <= out_port1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[8] <= out_port1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[9] <= out_port1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[10] <= out_port1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[11] <= out_port1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[12] <= out_port1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[13] <= out_port1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[14] <= out_port1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[15] <= out_port1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[16] <= out_port1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[17] <= out_port1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[18] <= out_port1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[19] <= out_port1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[20] <= out_port1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[21] <= out_port1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[22] <= out_port1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[23] <= out_port1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[24] <= out_port1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[25] <= out_port1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[26] <= out_port1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[27] <= out_port1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[28] <= out_port1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[29] <= out_port1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[30] <= out_port1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port1[31] <= out_port1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[0] <= out_port2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[1] <= out_port2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[2] <= out_port2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[3] <= out_port2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[4] <= out_port2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[5] <= out_port2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[6] <= out_port2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[7] <= out_port2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[8] <= out_port2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[9] <= out_port2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[10] <= out_port2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[11] <= out_port2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[12] <= out_port2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[13] <= out_port2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[14] <= out_port2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[15] <= out_port2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[16] <= out_port2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[17] <= out_port2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[18] <= out_port2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[19] <= out_port2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[20] <= out_port2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[21] <= out_port2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[22] <= out_port2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[23] <= out_port2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[24] <= out_port2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[25] <= out_port2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[26] <= out_port2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[27] <= out_port2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[28] <= out_port2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[29] <= out_port2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[30] <= out_port2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_port2[31] <= out_port2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => addr[2]~5.IN1
addr[3] => addr[3]~4.IN1
addr[4] => addr[4]~3.IN1
addr[5] => addr[5]~2.IN1
addr[6] => addr[6]~1.IN1
addr[7] => addr[7]~0.IN1
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
io_clk => in_reg0[31].CLK
io_clk => in_reg0[30].CLK
io_clk => in_reg0[29].CLK
io_clk => in_reg0[28].CLK
io_clk => in_reg0[27].CLK
io_clk => in_reg0[26].CLK
io_clk => in_reg0[25].CLK
io_clk => in_reg0[24].CLK
io_clk => in_reg0[23].CLK
io_clk => in_reg0[22].CLK
io_clk => in_reg0[21].CLK
io_clk => in_reg0[20].CLK
io_clk => in_reg0[19].CLK
io_clk => in_reg0[18].CLK
io_clk => in_reg0[17].CLK
io_clk => in_reg0[16].CLK
io_clk => in_reg0[15].CLK
io_clk => in_reg0[14].CLK
io_clk => in_reg0[13].CLK
io_clk => in_reg0[12].CLK
io_clk => in_reg0[11].CLK
io_clk => in_reg0[10].CLK
io_clk => in_reg0[9].CLK
io_clk => in_reg0[8].CLK
io_clk => in_reg0[7].CLK
io_clk => in_reg0[6].CLK
io_clk => in_reg0[5].CLK
io_clk => in_reg0[4].CLK
io_clk => in_reg0[3].CLK
io_clk => in_reg0[2].CLK
io_clk => in_reg0[1].CLK
io_clk => in_reg0[0].CLK
io_clk => in_reg1[31].CLK
io_clk => in_reg1[30].CLK
io_clk => in_reg1[29].CLK
io_clk => in_reg1[28].CLK
io_clk => in_reg1[27].CLK
io_clk => in_reg1[26].CLK
io_clk => in_reg1[25].CLK
io_clk => in_reg1[24].CLK
io_clk => in_reg1[23].CLK
io_clk => in_reg1[22].CLK
io_clk => in_reg1[21].CLK
io_clk => in_reg1[20].CLK
io_clk => in_reg1[19].CLK
io_clk => in_reg1[18].CLK
io_clk => in_reg1[17].CLK
io_clk => in_reg1[16].CLK
io_clk => in_reg1[15].CLK
io_clk => in_reg1[14].CLK
io_clk => in_reg1[13].CLK
io_clk => in_reg1[12].CLK
io_clk => in_reg1[11].CLK
io_clk => in_reg1[10].CLK
io_clk => in_reg1[9].CLK
io_clk => in_reg1[8].CLK
io_clk => in_reg1[7].CLK
io_clk => in_reg1[6].CLK
io_clk => in_reg1[5].CLK
io_clk => in_reg1[4].CLK
io_clk => in_reg1[3].CLK
io_clk => in_reg1[2].CLK
io_clk => in_reg1[1].CLK
io_clk => in_reg1[0].CLK
io_clk => in_reg2[31].CLK
io_clk => in_reg2[30].CLK
io_clk => in_reg2[29].CLK
io_clk => in_reg2[28].CLK
io_clk => in_reg2[27].CLK
io_clk => in_reg2[26].CLK
io_clk => in_reg2[25].CLK
io_clk => in_reg2[24].CLK
io_clk => in_reg2[23].CLK
io_clk => in_reg2[22].CLK
io_clk => in_reg2[21].CLK
io_clk => in_reg2[20].CLK
io_clk => in_reg2[19].CLK
io_clk => in_reg2[18].CLK
io_clk => in_reg2[17].CLK
io_clk => in_reg2[16].CLK
io_clk => in_reg2[15].CLK
io_clk => in_reg2[14].CLK
io_clk => in_reg2[13].CLK
io_clk => in_reg2[12].CLK
io_clk => in_reg2[11].CLK
io_clk => in_reg2[10].CLK
io_clk => in_reg2[9].CLK
io_clk => in_reg2[8].CLK
io_clk => in_reg2[7].CLK
io_clk => in_reg2[6].CLK
io_clk => in_reg2[5].CLK
io_clk => in_reg2[4].CLK
io_clk => in_reg2[3].CLK
io_clk => in_reg2[2].CLK
io_clk => in_reg2[1].CLK
io_clk => in_reg2[0].CLK
io_read_data[0] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[1] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[2] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[3] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[4] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[5] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[6] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[7] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[8] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[9] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[10] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[11] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[12] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[13] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[14] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[15] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[16] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[17] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[18] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[19] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[20] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[21] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[22] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[23] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[24] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[25] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[26] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[27] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[28] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[29] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[30] <= io_input_mux:io_imput_mux2x32.port4
io_read_data[31] <= io_input_mux:io_imput_mux2x32.port4
in_port0[0] => in_reg0[0].DATAIN
in_port0[1] => in_reg0[1].DATAIN
in_port0[2] => in_reg0[2].DATAIN
in_port0[3] => in_reg0[3].DATAIN
in_port0[4] => in_reg0[4].DATAIN
in_port0[5] => in_reg0[5].DATAIN
in_port0[6] => in_reg0[6].DATAIN
in_port0[7] => in_reg0[7].DATAIN
in_port0[8] => in_reg0[8].DATAIN
in_port0[9] => in_reg0[9].DATAIN
in_port0[10] => in_reg0[10].DATAIN
in_port0[11] => in_reg0[11].DATAIN
in_port0[12] => in_reg0[12].DATAIN
in_port0[13] => in_reg0[13].DATAIN
in_port0[14] => in_reg0[14].DATAIN
in_port0[15] => in_reg0[15].DATAIN
in_port0[16] => in_reg0[16].DATAIN
in_port0[17] => in_reg0[17].DATAIN
in_port0[18] => in_reg0[18].DATAIN
in_port0[19] => in_reg0[19].DATAIN
in_port0[20] => in_reg0[20].DATAIN
in_port0[21] => in_reg0[21].DATAIN
in_port0[22] => in_reg0[22].DATAIN
in_port0[23] => in_reg0[23].DATAIN
in_port0[24] => in_reg0[24].DATAIN
in_port0[25] => in_reg0[25].DATAIN
in_port0[26] => in_reg0[26].DATAIN
in_port0[27] => in_reg0[27].DATAIN
in_port0[28] => in_reg0[28].DATAIN
in_port0[29] => in_reg0[29].DATAIN
in_port0[30] => in_reg0[30].DATAIN
in_port0[31] => in_reg0[31].DATAIN
in_port1[0] => in_reg1[0].DATAIN
in_port1[1] => in_reg1[1].DATAIN
in_port1[2] => in_reg1[2].DATAIN
in_port1[3] => in_reg1[3].DATAIN
in_port1[4] => in_reg1[4].DATAIN
in_port1[5] => in_reg1[5].DATAIN
in_port1[6] => in_reg1[6].DATAIN
in_port1[7] => in_reg1[7].DATAIN
in_port1[8] => in_reg1[8].DATAIN
in_port1[9] => in_reg1[9].DATAIN
in_port1[10] => in_reg1[10].DATAIN
in_port1[11] => in_reg1[11].DATAIN
in_port1[12] => in_reg1[12].DATAIN
in_port1[13] => in_reg1[13].DATAIN
in_port1[14] => in_reg1[14].DATAIN
in_port1[15] => in_reg1[15].DATAIN
in_port1[16] => in_reg1[16].DATAIN
in_port1[17] => in_reg1[17].DATAIN
in_port1[18] => in_reg1[18].DATAIN
in_port1[19] => in_reg1[19].DATAIN
in_port1[20] => in_reg1[20].DATAIN
in_port1[21] => in_reg1[21].DATAIN
in_port1[22] => in_reg1[22].DATAIN
in_port1[23] => in_reg1[23].DATAIN
in_port1[24] => in_reg1[24].DATAIN
in_port1[25] => in_reg1[25].DATAIN
in_port1[26] => in_reg1[26].DATAIN
in_port1[27] => in_reg1[27].DATAIN
in_port1[28] => in_reg1[28].DATAIN
in_port1[29] => in_reg1[29].DATAIN
in_port1[30] => in_reg1[30].DATAIN
in_port1[31] => in_reg1[31].DATAIN
in_port2[0] => in_reg2[0].DATAIN
in_port2[1] => in_reg2[1].DATAIN
in_port2[2] => in_reg2[2].DATAIN
in_port2[3] => in_reg2[3].DATAIN
in_port2[4] => in_reg2[4].DATAIN
in_port2[5] => in_reg2[5].DATAIN
in_port2[6] => in_reg2[6].DATAIN
in_port2[7] => in_reg2[7].DATAIN
in_port2[8] => in_reg2[8].DATAIN
in_port2[9] => in_reg2[9].DATAIN
in_port2[10] => in_reg2[10].DATAIN
in_port2[11] => in_reg2[11].DATAIN
in_port2[12] => in_reg2[12].DATAIN
in_port2[13] => in_reg2[13].DATAIN
in_port2[14] => in_reg2[14].DATAIN
in_port2[15] => in_reg2[15].DATAIN
in_port2[16] => in_reg2[16].DATAIN
in_port2[17] => in_reg2[17].DATAIN
in_port2[18] => in_reg2[18].DATAIN
in_port2[19] => in_reg2[19].DATAIN
in_port2[20] => in_reg2[20].DATAIN
in_port2[21] => in_reg2[21].DATAIN
in_port2[22] => in_reg2[22].DATAIN
in_port2[23] => in_reg2[23].DATAIN
in_port2[24] => in_reg2[24].DATAIN
in_port2[25] => in_reg2[25].DATAIN
in_port2[26] => in_reg2[26].DATAIN
in_port2[27] => in_reg2[27].DATAIN
in_port2[28] => in_reg2[28].DATAIN
in_port2[29] => in_reg2[29].DATAIN
in_port2[30] => in_reg2[30].DATAIN
in_port2[31] => in_reg2[31].DATAIN


|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32
a0[0] => Selector31.IN5
a0[1] => Selector30.IN5
a0[2] => Selector29.IN5
a0[3] => Selector28.IN5
a0[4] => Selector27.IN5
a0[5] => Selector26.IN5
a0[6] => Selector25.IN5
a0[7] => Selector24.IN5
a0[8] => Selector23.IN5
a0[9] => Selector22.IN5
a0[10] => Selector21.IN5
a0[11] => Selector20.IN5
a0[12] => Selector19.IN5
a0[13] => Selector18.IN5
a0[14] => Selector17.IN5
a0[15] => Selector16.IN5
a0[16] => Selector15.IN5
a0[17] => Selector14.IN5
a0[18] => Selector13.IN5
a0[19] => Selector12.IN5
a0[20] => Selector11.IN5
a0[21] => Selector10.IN5
a0[22] => Selector9.IN5
a0[23] => Selector8.IN5
a0[24] => Selector7.IN5
a0[25] => Selector6.IN5
a0[26] => Selector5.IN5
a0[27] => Selector4.IN5
a0[28] => Selector3.IN5
a0[29] => Selector2.IN5
a0[30] => Selector1.IN5
a0[31] => Selector0.IN5
a1[0] => Selector31.IN6
a1[1] => Selector30.IN6
a1[2] => Selector29.IN6
a1[3] => Selector28.IN6
a1[4] => Selector27.IN6
a1[5] => Selector26.IN6
a1[6] => Selector25.IN6
a1[7] => Selector24.IN6
a1[8] => Selector23.IN6
a1[9] => Selector22.IN6
a1[10] => Selector21.IN6
a1[11] => Selector20.IN6
a1[12] => Selector19.IN6
a1[13] => Selector18.IN6
a1[14] => Selector17.IN6
a1[15] => Selector16.IN6
a1[16] => Selector15.IN6
a1[17] => Selector14.IN6
a1[18] => Selector13.IN6
a1[19] => Selector12.IN6
a1[20] => Selector11.IN6
a1[21] => Selector10.IN6
a1[22] => Selector9.IN6
a1[23] => Selector8.IN6
a1[24] => Selector7.IN6
a1[25] => Selector6.IN6
a1[26] => Selector5.IN6
a1[27] => Selector4.IN6
a1[28] => Selector3.IN6
a1[29] => Selector2.IN6
a1[30] => Selector1.IN6
a1[31] => Selector0.IN6
a2[0] => Selector31.IN7
a2[1] => Selector30.IN7
a2[2] => Selector29.IN7
a2[3] => Selector28.IN7
a2[4] => Selector27.IN7
a2[5] => Selector26.IN7
a2[6] => Selector25.IN7
a2[7] => Selector24.IN7
a2[8] => Selector23.IN7
a2[9] => Selector22.IN7
a2[10] => Selector21.IN7
a2[11] => Selector20.IN7
a2[12] => Selector19.IN7
a2[13] => Selector18.IN7
a2[14] => Selector17.IN7
a2[15] => Selector16.IN7
a2[16] => Selector15.IN7
a2[17] => Selector14.IN7
a2[18] => Selector13.IN7
a2[19] => Selector12.IN7
a2[20] => Selector11.IN7
a2[21] => Selector10.IN7
a2[22] => Selector9.IN7
a2[23] => Selector8.IN7
a2[24] => Selector7.IN7
a2[25] => Selector6.IN7
a2[26] => Selector5.IN7
a2[27] => Selector4.IN7
a2[28] => Selector3.IN7
a2[29] => Selector2.IN7
a2[30] => Selector1.IN7
a2[31] => Selector0.IN7
sel_addr[0] => Decoder0.IN5
sel_addr[1] => Decoder0.IN4
sel_addr[2] => Decoder0.IN3
sel_addr[3] => Decoder0.IN2
sel_addr[4] => Decoder0.IN1
sel_addr[5] => Decoder0.IN0
y[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|pipemwreg:mw_reg
mwreg => wwreg~reg0.DATAIN
mm2reg => wm2reg~reg0.DATAIN
mmo[0] => wmo[0]~reg0.DATAIN
mmo[1] => wmo[1]~reg0.DATAIN
mmo[2] => wmo[2]~reg0.DATAIN
mmo[3] => wmo[3]~reg0.DATAIN
mmo[4] => wmo[4]~reg0.DATAIN
mmo[5] => wmo[5]~reg0.DATAIN
mmo[6] => wmo[6]~reg0.DATAIN
mmo[7] => wmo[7]~reg0.DATAIN
mmo[8] => wmo[8]~reg0.DATAIN
mmo[9] => wmo[9]~reg0.DATAIN
mmo[10] => wmo[10]~reg0.DATAIN
mmo[11] => wmo[11]~reg0.DATAIN
mmo[12] => wmo[12]~reg0.DATAIN
mmo[13] => wmo[13]~reg0.DATAIN
mmo[14] => wmo[14]~reg0.DATAIN
mmo[15] => wmo[15]~reg0.DATAIN
mmo[16] => wmo[16]~reg0.DATAIN
mmo[17] => wmo[17]~reg0.DATAIN
mmo[18] => wmo[18]~reg0.DATAIN
mmo[19] => wmo[19]~reg0.DATAIN
mmo[20] => wmo[20]~reg0.DATAIN
mmo[21] => wmo[21]~reg0.DATAIN
mmo[22] => wmo[22]~reg0.DATAIN
mmo[23] => wmo[23]~reg0.DATAIN
mmo[24] => wmo[24]~reg0.DATAIN
mmo[25] => wmo[25]~reg0.DATAIN
mmo[26] => wmo[26]~reg0.DATAIN
mmo[27] => wmo[27]~reg0.DATAIN
mmo[28] => wmo[28]~reg0.DATAIN
mmo[29] => wmo[29]~reg0.DATAIN
mmo[30] => wmo[30]~reg0.DATAIN
mmo[31] => wmo[31]~reg0.DATAIN
malu[0] => walu[0]~reg0.DATAIN
malu[1] => walu[1]~reg0.DATAIN
malu[2] => walu[2]~reg0.DATAIN
malu[3] => walu[3]~reg0.DATAIN
malu[4] => walu[4]~reg0.DATAIN
malu[5] => walu[5]~reg0.DATAIN
malu[6] => walu[6]~reg0.DATAIN
malu[7] => walu[7]~reg0.DATAIN
malu[8] => walu[8]~reg0.DATAIN
malu[9] => walu[9]~reg0.DATAIN
malu[10] => walu[10]~reg0.DATAIN
malu[11] => walu[11]~reg0.DATAIN
malu[12] => walu[12]~reg0.DATAIN
malu[13] => walu[13]~reg0.DATAIN
malu[14] => walu[14]~reg0.DATAIN
malu[15] => walu[15]~reg0.DATAIN
malu[16] => walu[16]~reg0.DATAIN
malu[17] => walu[17]~reg0.DATAIN
malu[18] => walu[18]~reg0.DATAIN
malu[19] => walu[19]~reg0.DATAIN
malu[20] => walu[20]~reg0.DATAIN
malu[21] => walu[21]~reg0.DATAIN
malu[22] => walu[22]~reg0.DATAIN
malu[23] => walu[23]~reg0.DATAIN
malu[24] => walu[24]~reg0.DATAIN
malu[25] => walu[25]~reg0.DATAIN
malu[26] => walu[26]~reg0.DATAIN
malu[27] => walu[27]~reg0.DATAIN
malu[28] => walu[28]~reg0.DATAIN
malu[29] => walu[29]~reg0.DATAIN
malu[30] => walu[30]~reg0.DATAIN
malu[31] => walu[31]~reg0.DATAIN
mrn[0] => wrn[0]~reg0.DATAIN
mrn[1] => wrn[1]~reg0.DATAIN
mrn[2] => wrn[2]~reg0.DATAIN
mrn[3] => wrn[3]~reg0.DATAIN
mrn[4] => wrn[4]~reg0.DATAIN
clk => wmo[31]~reg0.CLK
clk => wmo[30]~reg0.CLK
clk => wmo[29]~reg0.CLK
clk => wmo[28]~reg0.CLK
clk => wmo[27]~reg0.CLK
clk => wmo[26]~reg0.CLK
clk => wmo[25]~reg0.CLK
clk => wmo[24]~reg0.CLK
clk => wmo[23]~reg0.CLK
clk => wmo[22]~reg0.CLK
clk => wmo[21]~reg0.CLK
clk => wmo[20]~reg0.CLK
clk => wmo[19]~reg0.CLK
clk => wmo[18]~reg0.CLK
clk => wmo[17]~reg0.CLK
clk => wmo[16]~reg0.CLK
clk => wmo[15]~reg0.CLK
clk => wmo[14]~reg0.CLK
clk => wmo[13]~reg0.CLK
clk => wmo[12]~reg0.CLK
clk => wmo[11]~reg0.CLK
clk => wmo[10]~reg0.CLK
clk => wmo[9]~reg0.CLK
clk => wmo[8]~reg0.CLK
clk => wmo[7]~reg0.CLK
clk => wmo[6]~reg0.CLK
clk => wmo[5]~reg0.CLK
clk => wmo[4]~reg0.CLK
clk => wmo[3]~reg0.CLK
clk => wmo[2]~reg0.CLK
clk => wmo[1]~reg0.CLK
clk => wmo[0]~reg0.CLK
clk => walu[31]~reg0.CLK
clk => walu[30]~reg0.CLK
clk => walu[29]~reg0.CLK
clk => walu[28]~reg0.CLK
clk => walu[27]~reg0.CLK
clk => walu[26]~reg0.CLK
clk => walu[25]~reg0.CLK
clk => walu[24]~reg0.CLK
clk => walu[23]~reg0.CLK
clk => walu[22]~reg0.CLK
clk => walu[21]~reg0.CLK
clk => walu[20]~reg0.CLK
clk => walu[19]~reg0.CLK
clk => walu[18]~reg0.CLK
clk => walu[17]~reg0.CLK
clk => walu[16]~reg0.CLK
clk => walu[15]~reg0.CLK
clk => walu[14]~reg0.CLK
clk => walu[13]~reg0.CLK
clk => walu[12]~reg0.CLK
clk => walu[11]~reg0.CLK
clk => walu[10]~reg0.CLK
clk => walu[9]~reg0.CLK
clk => walu[8]~reg0.CLK
clk => walu[7]~reg0.CLK
clk => walu[6]~reg0.CLK
clk => walu[5]~reg0.CLK
clk => walu[4]~reg0.CLK
clk => walu[3]~reg0.CLK
clk => walu[2]~reg0.CLK
clk => walu[1]~reg0.CLK
clk => walu[0]~reg0.CLK
clk => wrn[4]~reg0.CLK
clk => wrn[3]~reg0.CLK
clk => wrn[2]~reg0.CLK
clk => wrn[1]~reg0.CLK
clk => wrn[0]~reg0.CLK
clk => wwreg~reg0.CLK
clk => wm2reg~reg0.CLK
clrn => wmo[31]~reg0.ACLR
clrn => wmo[30]~reg0.ACLR
clrn => wmo[29]~reg0.ACLR
clrn => wmo[28]~reg0.ACLR
clrn => wmo[27]~reg0.ACLR
clrn => wmo[26]~reg0.ACLR
clrn => wmo[25]~reg0.ACLR
clrn => wmo[24]~reg0.ACLR
clrn => wmo[23]~reg0.ACLR
clrn => wmo[22]~reg0.ACLR
clrn => wmo[21]~reg0.ACLR
clrn => wmo[20]~reg0.ACLR
clrn => wmo[19]~reg0.ACLR
clrn => wmo[18]~reg0.ACLR
clrn => wmo[17]~reg0.ACLR
clrn => wmo[16]~reg0.ACLR
clrn => wmo[15]~reg0.ACLR
clrn => wmo[14]~reg0.ACLR
clrn => wmo[13]~reg0.ACLR
clrn => wmo[12]~reg0.ACLR
clrn => wmo[11]~reg0.ACLR
clrn => wmo[10]~reg0.ACLR
clrn => wmo[9]~reg0.ACLR
clrn => wmo[8]~reg0.ACLR
clrn => wmo[7]~reg0.ACLR
clrn => wmo[6]~reg0.ACLR
clrn => wmo[5]~reg0.ACLR
clrn => wmo[4]~reg0.ACLR
clrn => wmo[3]~reg0.ACLR
clrn => wmo[2]~reg0.ACLR
clrn => wmo[1]~reg0.ACLR
clrn => wmo[0]~reg0.ACLR
clrn => walu[31]~reg0.ACLR
clrn => walu[30]~reg0.ACLR
clrn => walu[29]~reg0.ACLR
clrn => walu[28]~reg0.ACLR
clrn => walu[27]~reg0.ACLR
clrn => walu[26]~reg0.ACLR
clrn => walu[25]~reg0.ACLR
clrn => walu[24]~reg0.ACLR
clrn => walu[23]~reg0.ACLR
clrn => walu[22]~reg0.ACLR
clrn => walu[21]~reg0.ACLR
clrn => walu[20]~reg0.ACLR
clrn => walu[19]~reg0.ACLR
clrn => walu[18]~reg0.ACLR
clrn => walu[17]~reg0.ACLR
clrn => walu[16]~reg0.ACLR
clrn => walu[15]~reg0.ACLR
clrn => walu[14]~reg0.ACLR
clrn => walu[13]~reg0.ACLR
clrn => walu[12]~reg0.ACLR
clrn => walu[11]~reg0.ACLR
clrn => walu[10]~reg0.ACLR
clrn => walu[9]~reg0.ACLR
clrn => walu[8]~reg0.ACLR
clrn => walu[7]~reg0.ACLR
clrn => walu[6]~reg0.ACLR
clrn => walu[5]~reg0.ACLR
clrn => walu[4]~reg0.ACLR
clrn => walu[3]~reg0.ACLR
clrn => walu[2]~reg0.ACLR
clrn => walu[1]~reg0.ACLR
clrn => walu[0]~reg0.ACLR
clrn => wrn[4]~reg0.ACLR
clrn => wrn[3]~reg0.ACLR
clrn => wrn[2]~reg0.ACLR
clrn => wrn[1]~reg0.ACLR
clrn => wrn[0]~reg0.ACLR
clrn => wwreg~reg0.ACLR
clrn => wm2reg~reg0.ACLR
wwreg <= wwreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
wm2reg <= wm2reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[0] <= wmo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[1] <= wmo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[2] <= wmo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[3] <= wmo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[4] <= wmo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[5] <= wmo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[6] <= wmo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[7] <= wmo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[8] <= wmo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[9] <= wmo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[10] <= wmo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[11] <= wmo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[12] <= wmo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[13] <= wmo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[14] <= wmo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[15] <= wmo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[16] <= wmo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[17] <= wmo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[18] <= wmo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[19] <= wmo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[20] <= wmo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[21] <= wmo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[22] <= wmo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[23] <= wmo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[24] <= wmo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[25] <= wmo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[26] <= wmo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[27] <= wmo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[28] <= wmo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[29] <= wmo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[30] <= wmo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[31] <= wmo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[0] <= walu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[1] <= walu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[2] <= walu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[3] <= walu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[4] <= walu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[5] <= walu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[6] <= walu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[7] <= walu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[8] <= walu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[9] <= walu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[10] <= walu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[11] <= walu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[12] <= walu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[13] <= walu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[14] <= walu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[15] <= walu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[16] <= walu[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[17] <= walu[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[18] <= walu[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[19] <= walu[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[20] <= walu[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[21] <= walu[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[22] <= walu[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[23] <= walu[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[24] <= walu[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[25] <= walu[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[26] <= walu[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[27] <= walu[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[28] <= walu[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[29] <= walu[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[30] <= walu[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[31] <= walu[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrn[0] <= wrn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrn[1] <= wrn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrn[2] <= wrn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrn[3] <= wrn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrn[4] <= wrn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipelined_computer|mux2x32:wb_stage
a0[0] => y~31.DATAA
a0[1] => y~30.DATAA
a0[2] => y~29.DATAA
a0[3] => y~28.DATAA
a0[4] => y~27.DATAA
a0[5] => y~26.DATAA
a0[6] => y~25.DATAA
a0[7] => y~24.DATAA
a0[8] => y~23.DATAA
a0[9] => y~22.DATAA
a0[10] => y~21.DATAA
a0[11] => y~20.DATAA
a0[12] => y~19.DATAA
a0[13] => y~18.DATAA
a0[14] => y~17.DATAA
a0[15] => y~16.DATAA
a0[16] => y~15.DATAA
a0[17] => y~14.DATAA
a0[18] => y~13.DATAA
a0[19] => y~12.DATAA
a0[20] => y~11.DATAA
a0[21] => y~10.DATAA
a0[22] => y~9.DATAA
a0[23] => y~8.DATAA
a0[24] => y~7.DATAA
a0[25] => y~6.DATAA
a0[26] => y~5.DATAA
a0[27] => y~4.DATAA
a0[28] => y~3.DATAA
a0[29] => y~2.DATAA
a0[30] => y~1.DATAA
a0[31] => y~0.DATAA
a1[0] => y~31.DATAB
a1[1] => y~30.DATAB
a1[2] => y~29.DATAB
a1[3] => y~28.DATAB
a1[4] => y~27.DATAB
a1[5] => y~26.DATAB
a1[6] => y~25.DATAB
a1[7] => y~24.DATAB
a1[8] => y~23.DATAB
a1[9] => y~22.DATAB
a1[10] => y~21.DATAB
a1[11] => y~20.DATAB
a1[12] => y~19.DATAB
a1[13] => y~18.DATAB
a1[14] => y~17.DATAB
a1[15] => y~16.DATAB
a1[16] => y~15.DATAB
a1[17] => y~14.DATAB
a1[18] => y~13.DATAB
a1[19] => y~12.DATAB
a1[20] => y~11.DATAB
a1[21] => y~10.DATAB
a1[22] => y~9.DATAB
a1[23] => y~8.DATAB
a1[24] => y~7.DATAB
a1[25] => y~6.DATAB
a1[26] => y~5.DATAB
a1[27] => y~4.DATAB
a1[28] => y~3.DATAB
a1[29] => y~2.DATAB
a1[30] => y~1.DATAB
a1[31] => y~0.DATAB
s => y~31.OUTPUTSELECT
s => y~30.OUTPUTSELECT
s => y~29.OUTPUTSELECT
s => y~28.OUTPUTSELECT
s => y~27.OUTPUTSELECT
s => y~26.OUTPUTSELECT
s => y~25.OUTPUTSELECT
s => y~24.OUTPUTSELECT
s => y~23.OUTPUTSELECT
s => y~22.OUTPUTSELECT
s => y~21.OUTPUTSELECT
s => y~20.OUTPUTSELECT
s => y~19.OUTPUTSELECT
s => y~18.OUTPUTSELECT
s => y~17.OUTPUTSELECT
s => y~16.OUTPUTSELECT
s => y~15.OUTPUTSELECT
s => y~14.OUTPUTSELECT
s => y~13.OUTPUTSELECT
s => y~12.OUTPUTSELECT
s => y~11.OUTPUTSELECT
s => y~10.OUTPUTSELECT
s => y~9.OUTPUTSELECT
s => y~8.OUTPUTSELECT
s => y~7.OUTPUTSELECT
s => y~6.OUTPUTSELECT
s => y~5.OUTPUTSELECT
s => y~4.OUTPUTSELECT
s => y~3.OUTPUTSELECT
s => y~2.OUTPUTSELECT
s => y~1.OUTPUTSELECT
s => y~0.OUTPUTSELECT
y[0] <= y~31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y~30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y~29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y~28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y~27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y~26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y~25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y~24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y~23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y~22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y~21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y~20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y~19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y~18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y~17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y~16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y~15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y~14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y~13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y~12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y~11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y~10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y~9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y~8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y~7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y~6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y~5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y~4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y~3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y~2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y~1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y~0.DB_MAX_OUTPUT_PORT_TYPE


