static inline void i2c_writel(struct rk3x_i2c *i2c, u32 value,\r\nunsigned int offset)\r\n{\r\nwritel(value, i2c->regs + offset);\r\n}\r\nstatic inline u32 i2c_readl(struct rk3x_i2c *i2c, unsigned int offset)\r\n{\r\nreturn readl(i2c->regs + offset);\r\n}\r\nstatic inline void rk3x_i2c_clean_ipd(struct rk3x_i2c *i2c)\r\n{\r\ni2c_writel(i2c, REG_INT_ALL, REG_IPD);\r\n}\r\nstatic void rk3x_i2c_start(struct rk3x_i2c *i2c)\r\n{\r\nu32 val = i2c_readl(i2c, REG_CON) & REG_CON_TUNING_MASK;\r\ni2c_writel(i2c, REG_INT_START, REG_IEN);\r\nval |= REG_CON_EN | REG_CON_MOD(i2c->mode) | REG_CON_START;\r\nif (!(i2c->msg->flags & I2C_M_IGNORE_NAK))\r\nval |= REG_CON_ACTACK;\r\ni2c_writel(i2c, val, REG_CON);\r\n}\r\nstatic void rk3x_i2c_stop(struct rk3x_i2c *i2c, int error)\r\n{\r\nunsigned int ctrl;\r\ni2c->processed = 0;\r\ni2c->msg = NULL;\r\ni2c->error = error;\r\nif (i2c->is_last_msg) {\r\ni2c_writel(i2c, REG_INT_STOP, REG_IEN);\r\ni2c->state = STATE_STOP;\r\nctrl = i2c_readl(i2c, REG_CON);\r\nctrl |= REG_CON_STOP;\r\ni2c_writel(i2c, ctrl, REG_CON);\r\n} else {\r\ni2c->busy = false;\r\ni2c->state = STATE_IDLE;\r\nctrl = i2c_readl(i2c, REG_CON) & REG_CON_TUNING_MASK;\r\ni2c_writel(i2c, ctrl, REG_CON);\r\nwake_up(&i2c->wait);\r\n}\r\n}\r\nstatic void rk3x_i2c_prepare_read(struct rk3x_i2c *i2c)\r\n{\r\nunsigned int len = i2c->msg->len - i2c->processed;\r\nu32 con;\r\ncon = i2c_readl(i2c, REG_CON);\r\nif (len > 32) {\r\nlen = 32;\r\ncon &= ~REG_CON_LASTACK;\r\n} else {\r\ncon |= REG_CON_LASTACK;\r\n}\r\nif (i2c->processed != 0) {\r\ncon &= ~REG_CON_MOD_MASK;\r\ncon |= REG_CON_MOD(REG_CON_MOD_RX);\r\n}\r\ni2c_writel(i2c, con, REG_CON);\r\ni2c_writel(i2c, len, REG_MRXCNT);\r\n}\r\nstatic void rk3x_i2c_fill_transmit_buf(struct rk3x_i2c *i2c)\r\n{\r\nunsigned int i, j;\r\nu32 cnt = 0;\r\nu32 val;\r\nu8 byte;\r\nfor (i = 0; i < 8; ++i) {\r\nval = 0;\r\nfor (j = 0; j < 4; ++j) {\r\nif ((i2c->processed == i2c->msg->len) && (cnt != 0))\r\nbreak;\r\nif (i2c->processed == 0 && cnt == 0)\r\nbyte = (i2c->addr & 0x7f) << 1;\r\nelse\r\nbyte = i2c->msg->buf[i2c->processed++];\r\nval |= byte << (j * 8);\r\ncnt++;\r\n}\r\ni2c_writel(i2c, val, TXBUFFER_BASE + 4 * i);\r\nif (i2c->processed == i2c->msg->len)\r\nbreak;\r\n}\r\ni2c_writel(i2c, cnt, REG_MTXCNT);\r\n}\r\nstatic void rk3x_i2c_handle_start(struct rk3x_i2c *i2c, unsigned int ipd)\r\n{\r\nif (!(ipd & REG_INT_START)) {\r\nrk3x_i2c_stop(i2c, -EIO);\r\ndev_warn(i2c->dev, "unexpected irq in START: 0x%x\n", ipd);\r\nrk3x_i2c_clean_ipd(i2c);\r\nreturn;\r\n}\r\ni2c_writel(i2c, REG_INT_START, REG_IPD);\r\ni2c_writel(i2c, i2c_readl(i2c, REG_CON) & ~REG_CON_START, REG_CON);\r\nif (i2c->mode == REG_CON_MOD_TX) {\r\ni2c_writel(i2c, REG_INT_MBTF | REG_INT_NAKRCV, REG_IEN);\r\ni2c->state = STATE_WRITE;\r\nrk3x_i2c_fill_transmit_buf(i2c);\r\n} else {\r\ni2c_writel(i2c, REG_INT_MBRF | REG_INT_NAKRCV, REG_IEN);\r\ni2c->state = STATE_READ;\r\nrk3x_i2c_prepare_read(i2c);\r\n}\r\n}\r\nstatic void rk3x_i2c_handle_write(struct rk3x_i2c *i2c, unsigned int ipd)\r\n{\r\nif (!(ipd & REG_INT_MBTF)) {\r\nrk3x_i2c_stop(i2c, -EIO);\r\ndev_err(i2c->dev, "unexpected irq in WRITE: 0x%x\n", ipd);\r\nrk3x_i2c_clean_ipd(i2c);\r\nreturn;\r\n}\r\ni2c_writel(i2c, REG_INT_MBTF, REG_IPD);\r\nif (i2c->processed == i2c->msg->len)\r\nrk3x_i2c_stop(i2c, i2c->error);\r\nelse\r\nrk3x_i2c_fill_transmit_buf(i2c);\r\n}\r\nstatic void rk3x_i2c_handle_read(struct rk3x_i2c *i2c, unsigned int ipd)\r\n{\r\nunsigned int i;\r\nunsigned int len = i2c->msg->len - i2c->processed;\r\nu32 uninitialized_var(val);\r\nu8 byte;\r\nif (!(ipd & REG_INT_MBRF))\r\nreturn;\r\ni2c_writel(i2c, REG_INT_MBRF, REG_IPD);\r\nif (len > 32)\r\nlen = 32;\r\nfor (i = 0; i < len; ++i) {\r\nif (i % 4 == 0)\r\nval = i2c_readl(i2c, RXBUFFER_BASE + (i / 4) * 4);\r\nbyte = (val >> ((i % 4) * 8)) & 0xff;\r\ni2c->msg->buf[i2c->processed++] = byte;\r\n}\r\nif (i2c->processed == i2c->msg->len)\r\nrk3x_i2c_stop(i2c, i2c->error);\r\nelse\r\nrk3x_i2c_prepare_read(i2c);\r\n}\r\nstatic void rk3x_i2c_handle_stop(struct rk3x_i2c *i2c, unsigned int ipd)\r\n{\r\nunsigned int con;\r\nif (!(ipd & REG_INT_STOP)) {\r\nrk3x_i2c_stop(i2c, -EIO);\r\ndev_err(i2c->dev, "unexpected irq in STOP: 0x%x\n", ipd);\r\nrk3x_i2c_clean_ipd(i2c);\r\nreturn;\r\n}\r\ni2c_writel(i2c, REG_INT_STOP, REG_IPD);\r\ncon = i2c_readl(i2c, REG_CON);\r\ncon &= ~REG_CON_STOP;\r\ni2c_writel(i2c, con, REG_CON);\r\ni2c->busy = false;\r\ni2c->state = STATE_IDLE;\r\nwake_up(&i2c->wait);\r\n}\r\nstatic irqreturn_t rk3x_i2c_irq(int irqno, void *dev_id)\r\n{\r\nstruct rk3x_i2c *i2c = dev_id;\r\nunsigned int ipd;\r\nspin_lock(&i2c->lock);\r\nipd = i2c_readl(i2c, REG_IPD);\r\nif (i2c->state == STATE_IDLE) {\r\ndev_warn(i2c->dev, "irq in STATE_IDLE, ipd = 0x%x\n", ipd);\r\nrk3x_i2c_clean_ipd(i2c);\r\ngoto out;\r\n}\r\ndev_dbg(i2c->dev, "IRQ: state %d, ipd: %x\n", i2c->state, ipd);\r\nipd &= ~(REG_INT_BRF | REG_INT_BTF);\r\nif (ipd & REG_INT_NAKRCV) {\r\ni2c_writel(i2c, REG_INT_NAKRCV, REG_IPD);\r\nipd &= ~REG_INT_NAKRCV;\r\nif (!(i2c->msg->flags & I2C_M_IGNORE_NAK))\r\nrk3x_i2c_stop(i2c, -ENXIO);\r\n}\r\nif ((ipd & REG_INT_ALL) == 0)\r\ngoto out;\r\nswitch (i2c->state) {\r\ncase STATE_START:\r\nrk3x_i2c_handle_start(i2c, ipd);\r\nbreak;\r\ncase STATE_WRITE:\r\nrk3x_i2c_handle_write(i2c, ipd);\r\nbreak;\r\ncase STATE_READ:\r\nrk3x_i2c_handle_read(i2c, ipd);\r\nbreak;\r\ncase STATE_STOP:\r\nrk3x_i2c_handle_stop(i2c, ipd);\r\nbreak;\r\ncase STATE_IDLE:\r\nbreak;\r\n}\r\nout:\r\nspin_unlock(&i2c->lock);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic const struct i2c_spec_values *rk3x_i2c_get_spec(unsigned int speed)\r\n{\r\nif (speed <= 100000)\r\nreturn &standard_mode_spec;\r\nelse if (speed <= 400000)\r\nreturn &fast_mode_spec;\r\nelse\r\nreturn &fast_mode_plus_spec;\r\n}\r\nstatic int rk3x_i2c_v0_calc_timings(unsigned long clk_rate,\r\nstruct i2c_timings *t,\r\nstruct rk3x_i2c_calced_timings *t_calc)\r\n{\r\nunsigned long min_low_ns, min_high_ns;\r\nunsigned long max_low_ns, min_total_ns;\r\nunsigned long clk_rate_khz, scl_rate_khz;\r\nunsigned long min_low_div, min_high_div;\r\nunsigned long max_low_div;\r\nunsigned long min_div_for_hold, min_total_div;\r\nunsigned long extra_div, extra_low_div, ideal_low_div;\r\nunsigned long data_hold_buffer_ns = 50;\r\nconst struct i2c_spec_values *spec;\r\nint ret = 0;\r\nif (WARN_ON(t->bus_freq_hz > 400000))\r\nt->bus_freq_hz = 400000;\r\nif (WARN_ON(t->bus_freq_hz < 1000))\r\nt->bus_freq_hz = 1000;\r\nspec = rk3x_i2c_get_spec(t->bus_freq_hz);\r\nmin_high_ns = t->scl_rise_ns + spec->min_high_ns;\r\nmin_high_ns = max(min_high_ns, DIV_ROUND_UP(\r\n(t->scl_rise_ns + spec->min_setup_start_ns) * 1000, 875));\r\nmin_high_ns = max(min_high_ns, DIV_ROUND_UP(\r\n(t->scl_rise_ns + spec->min_setup_start_ns + t->sda_fall_ns +\r\nspec->min_high_ns), 2));\r\nmin_low_ns = t->scl_fall_ns + spec->min_low_ns;\r\nmax_low_ns = spec->max_data_hold_ns * 2 - data_hold_buffer_ns;\r\nmin_total_ns = min_low_ns + min_high_ns;\r\nclk_rate_khz = DIV_ROUND_UP(clk_rate, 1000);\r\nscl_rate_khz = t->bus_freq_hz / 1000;\r\nmin_total_div = DIV_ROUND_UP(clk_rate_khz, scl_rate_khz * 8);\r\nmin_low_div = DIV_ROUND_UP(clk_rate_khz * min_low_ns, 8 * 1000000);\r\nmin_high_div = DIV_ROUND_UP(clk_rate_khz * min_high_ns, 8 * 1000000);\r\nmin_div_for_hold = (min_low_div + min_high_div);\r\nmax_low_div = clk_rate_khz * max_low_ns / (8 * 1000000);\r\nif (min_low_div > max_low_div) {\r\nWARN_ONCE(true,\r\n"Conflicting, min_low_div %lu, max_low_div %lu\n",\r\nmin_low_div, max_low_div);\r\nmax_low_div = min_low_div;\r\n}\r\nif (min_div_for_hold > min_total_div) {\r\nt_calc->div_low = min_low_div;\r\nt_calc->div_high = min_high_div;\r\n} else {\r\nextra_div = min_total_div - min_div_for_hold;\r\nideal_low_div = DIV_ROUND_UP(clk_rate_khz * min_low_ns,\r\nscl_rate_khz * 8 * min_total_ns);\r\nif (ideal_low_div > max_low_div)\r\nideal_low_div = max_low_div;\r\nif (ideal_low_div > min_low_div + extra_div)\r\nideal_low_div = min_low_div + extra_div;\r\nextra_low_div = ideal_low_div - min_low_div;\r\nt_calc->div_low = ideal_low_div;\r\nt_calc->div_high = min_high_div + (extra_div - extra_low_div);\r\n}\r\nt_calc->div_low--;\r\nt_calc->div_high--;\r\nt_calc->tuning = 0;\r\nif (t_calc->div_low > 0xffff) {\r\nt_calc->div_low = 0xffff;\r\nret = -EINVAL;\r\n}\r\nif (t_calc->div_high > 0xffff) {\r\nt_calc->div_high = 0xffff;\r\nret = -EINVAL;\r\n}\r\nreturn ret;\r\n}\r\nstatic int rk3x_i2c_v1_calc_timings(unsigned long clk_rate,\r\nstruct i2c_timings *t,\r\nstruct rk3x_i2c_calced_timings *t_calc)\r\n{\r\nunsigned long min_low_ns, min_high_ns;\r\nunsigned long min_setup_start_ns, min_setup_data_ns;\r\nunsigned long min_setup_stop_ns, max_hold_data_ns;\r\nunsigned long clk_rate_khz, scl_rate_khz;\r\nunsigned long min_low_div, min_high_div;\r\nunsigned long min_div_for_hold, min_total_div;\r\nunsigned long extra_div, extra_low_div;\r\nunsigned long sda_update_cfg, stp_sta_cfg, stp_sto_cfg;\r\nconst struct i2c_spec_values *spec;\r\nint ret = 0;\r\nif (WARN_ON(t->bus_freq_hz > 1000000))\r\nt->bus_freq_hz = 1000000;\r\nif (WARN_ON(t->bus_freq_hz < 1000))\r\nt->bus_freq_hz = 1000;\r\nspec = rk3x_i2c_get_spec(t->bus_freq_hz);\r\nclk_rate_khz = DIV_ROUND_UP(clk_rate, 1000);\r\nscl_rate_khz = t->bus_freq_hz / 1000;\r\nmin_total_div = DIV_ROUND_UP(clk_rate_khz, scl_rate_khz * 8);\r\nmin_high_ns = t->scl_rise_ns + spec->min_high_ns;\r\nmin_high_div = DIV_ROUND_UP(clk_rate_khz * min_high_ns, 8 * 1000000);\r\nmin_low_ns = t->scl_fall_ns + spec->min_low_ns;\r\nmin_low_div = DIV_ROUND_UP(clk_rate_khz * min_low_ns, 8 * 1000000);\r\nmin_high_div = (min_high_div < 1) ? 2 : min_high_div;\r\nmin_low_div = (min_low_div < 1) ? 2 : min_low_div;\r\nmin_div_for_hold = (min_low_div + min_high_div);\r\nif (min_div_for_hold >= min_total_div) {\r\nt_calc->div_low = min_low_div;\r\nt_calc->div_high = min_high_div;\r\n} else {\r\nextra_div = min_total_div - min_div_for_hold;\r\nextra_low_div = DIV_ROUND_UP(min_low_div * extra_div,\r\nmin_div_for_hold);\r\nt_calc->div_low = min_low_div + extra_low_div;\r\nt_calc->div_high = min_high_div + (extra_div - extra_low_div);\r\n}\r\nfor (sda_update_cfg = 3; sda_update_cfg > 0; sda_update_cfg--) {\r\nmax_hold_data_ns = DIV_ROUND_UP((sda_update_cfg\r\n* (t_calc->div_low) + 1)\r\n* 1000000, clk_rate_khz);\r\nmin_setup_data_ns = DIV_ROUND_UP(((8 - sda_update_cfg)\r\n* (t_calc->div_low) + 1)\r\n* 1000000, clk_rate_khz);\r\nif ((max_hold_data_ns < spec->max_data_hold_ns) &&\r\n(min_setup_data_ns > spec->min_data_setup_ns))\r\nbreak;\r\n}\r\nmin_setup_start_ns = t->scl_rise_ns + spec->min_setup_start_ns;\r\nstp_sta_cfg = DIV_ROUND_UP(clk_rate_khz * min_setup_start_ns\r\n- 1000000, 8 * 1000000 * (t_calc->div_high));\r\nmin_setup_stop_ns = t->scl_rise_ns + spec->min_setup_stop_ns;\r\nstp_sto_cfg = DIV_ROUND_UP(clk_rate_khz * min_setup_stop_ns\r\n- 1000000, 8 * 1000000 * (t_calc->div_high));\r\nt_calc->tuning = REG_CON_SDA_CFG(--sda_update_cfg) |\r\nREG_CON_STA_CFG(--stp_sta_cfg) |\r\nREG_CON_STO_CFG(--stp_sto_cfg);\r\nt_calc->div_low--;\r\nt_calc->div_high--;\r\nif (t_calc->div_low > 0xffff) {\r\nt_calc->div_low = 0xffff;\r\nret = -EINVAL;\r\n}\r\nif (t_calc->div_high > 0xffff) {\r\nt_calc->div_high = 0xffff;\r\nret = -EINVAL;\r\n}\r\nreturn ret;\r\n}\r\nstatic void rk3x_i2c_adapt_div(struct rk3x_i2c *i2c, unsigned long clk_rate)\r\n{\r\nstruct i2c_timings *t = &i2c->t;\r\nstruct rk3x_i2c_calced_timings calc;\r\nu64 t_low_ns, t_high_ns;\r\nunsigned long flags;\r\nu32 val;\r\nint ret;\r\nret = i2c->soc_data->calc_timings(clk_rate, t, &calc);\r\nWARN_ONCE(ret != 0, "Could not reach SCL freq %u", t->bus_freq_hz);\r\nclk_enable(i2c->pclk);\r\nspin_lock_irqsave(&i2c->lock, flags);\r\nval = i2c_readl(i2c, REG_CON);\r\nval &= ~REG_CON_TUNING_MASK;\r\nval |= calc.tuning;\r\ni2c_writel(i2c, val, REG_CON);\r\ni2c_writel(i2c, (calc.div_high << 16) | (calc.div_low & 0xffff),\r\nREG_CLKDIV);\r\nspin_unlock_irqrestore(&i2c->lock, flags);\r\nclk_disable(i2c->pclk);\r\nt_low_ns = div_u64(((u64)calc.div_low + 1) * 8 * 1000000000, clk_rate);\r\nt_high_ns = div_u64(((u64)calc.div_high + 1) * 8 * 1000000000,\r\nclk_rate);\r\ndev_dbg(i2c->dev,\r\n"CLK %lukhz, Req %uns, Act low %lluns high %lluns\n",\r\nclk_rate / 1000,\r\n1000000000 / t->bus_freq_hz,\r\nt_low_ns, t_high_ns);\r\n}\r\nstatic int rk3x_i2c_clk_notifier_cb(struct notifier_block *nb, unsigned long\r\nevent, void *data)\r\n{\r\nstruct clk_notifier_data *ndata = data;\r\nstruct rk3x_i2c *i2c = container_of(nb, struct rk3x_i2c, clk_rate_nb);\r\nstruct rk3x_i2c_calced_timings calc;\r\nswitch (event) {\r\ncase PRE_RATE_CHANGE:\r\nif (i2c->soc_data->calc_timings(ndata->new_rate, &i2c->t,\r\n&calc) != 0)\r\nreturn NOTIFY_STOP;\r\nif (ndata->new_rate > ndata->old_rate)\r\nrk3x_i2c_adapt_div(i2c, ndata->new_rate);\r\nreturn NOTIFY_OK;\r\ncase POST_RATE_CHANGE:\r\nif (ndata->new_rate < ndata->old_rate)\r\nrk3x_i2c_adapt_div(i2c, ndata->new_rate);\r\nreturn NOTIFY_OK;\r\ncase ABORT_RATE_CHANGE:\r\nif (ndata->new_rate > ndata->old_rate)\r\nrk3x_i2c_adapt_div(i2c, ndata->old_rate);\r\nreturn NOTIFY_OK;\r\ndefault:\r\nreturn NOTIFY_DONE;\r\n}\r\n}\r\nstatic int rk3x_i2c_setup(struct rk3x_i2c *i2c, struct i2c_msg *msgs, int num)\r\n{\r\nu32 addr = (msgs[0].addr & 0x7f) << 1;\r\nint ret = 0;\r\nif (num >= 2 && msgs[0].len < 4 &&\r\n!(msgs[0].flags & I2C_M_RD) && (msgs[1].flags & I2C_M_RD)) {\r\nu32 reg_addr = 0;\r\nint i;\r\ndev_dbg(i2c->dev, "Combined write/read from addr 0x%x\n",\r\naddr >> 1);\r\nfor (i = 0; i < msgs[0].len; ++i) {\r\nreg_addr |= msgs[0].buf[i] << (i * 8);\r\nreg_addr |= REG_MRXADDR_VALID(i);\r\n}\r\ni2c->msg = &msgs[1];\r\ni2c->mode = REG_CON_MOD_REGISTER_TX;\r\ni2c_writel(i2c, addr | REG_MRXADDR_VALID(0), REG_MRXADDR);\r\ni2c_writel(i2c, reg_addr, REG_MRXRADDR);\r\nret = 2;\r\n} else {\r\nif (msgs[0].flags & I2C_M_RD) {\r\naddr |= 1;\r\ni2c->mode = REG_CON_MOD_REGISTER_TX;\r\ni2c_writel(i2c, addr | REG_MRXADDR_VALID(0),\r\nREG_MRXADDR);\r\ni2c_writel(i2c, 0, REG_MRXRADDR);\r\n} else {\r\ni2c->mode = REG_CON_MOD_TX;\r\n}\r\ni2c->msg = &msgs[0];\r\nret = 1;\r\n}\r\ni2c->addr = msgs[0].addr;\r\ni2c->busy = true;\r\ni2c->state = STATE_START;\r\ni2c->processed = 0;\r\ni2c->error = 0;\r\nrk3x_i2c_clean_ipd(i2c);\r\nreturn ret;\r\n}\r\nstatic int rk3x_i2c_xfer(struct i2c_adapter *adap,\r\nstruct i2c_msg *msgs, int num)\r\n{\r\nstruct rk3x_i2c *i2c = (struct rk3x_i2c *)adap->algo_data;\r\nunsigned long timeout, flags;\r\nu32 val;\r\nint ret = 0;\r\nint i;\r\nspin_lock_irqsave(&i2c->lock, flags);\r\nclk_enable(i2c->clk);\r\nclk_enable(i2c->pclk);\r\ni2c->is_last_msg = false;\r\nfor (i = 0; i < num; i += ret) {\r\nret = rk3x_i2c_setup(i2c, msgs + i, num - i);\r\nif (ret < 0) {\r\ndev_err(i2c->dev, "rk3x_i2c_setup() failed\n");\r\nbreak;\r\n}\r\nif (i + ret >= num)\r\ni2c->is_last_msg = true;\r\nspin_unlock_irqrestore(&i2c->lock, flags);\r\nrk3x_i2c_start(i2c);\r\ntimeout = wait_event_timeout(i2c->wait, !i2c->busy,\r\nmsecs_to_jiffies(WAIT_TIMEOUT));\r\nspin_lock_irqsave(&i2c->lock, flags);\r\nif (timeout == 0) {\r\ndev_err(i2c->dev, "timeout, ipd: 0x%02x, state: %d\n",\r\ni2c_readl(i2c, REG_IPD), i2c->state);\r\ni2c_writel(i2c, 0, REG_IEN);\r\nval = i2c_readl(i2c, REG_CON) & REG_CON_TUNING_MASK;\r\nval |= REG_CON_EN | REG_CON_STOP;\r\ni2c_writel(i2c, val, REG_CON);\r\ni2c->state = STATE_IDLE;\r\nret = -ETIMEDOUT;\r\nbreak;\r\n}\r\nif (i2c->error) {\r\nret = i2c->error;\r\nbreak;\r\n}\r\n}\r\nclk_disable(i2c->pclk);\r\nclk_disable(i2c->clk);\r\nspin_unlock_irqrestore(&i2c->lock, flags);\r\nreturn ret < 0 ? ret : num;\r\n}\r\nstatic __maybe_unused int rk3x_i2c_resume(struct device *dev)\r\n{\r\nstruct rk3x_i2c *i2c = dev_get_drvdata(dev);\r\nrk3x_i2c_adapt_div(i2c, clk_get_rate(i2c->clk));\r\nreturn 0;\r\n}\r\nstatic u32 rk3x_i2c_func(struct i2c_adapter *adap)\r\n{\r\nreturn I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL | I2C_FUNC_PROTOCOL_MANGLING;\r\n}\r\nstatic int rk3x_i2c_probe(struct platform_device *pdev)\r\n{\r\nstruct device_node *np = pdev->dev.of_node;\r\nconst struct of_device_id *match;\r\nstruct rk3x_i2c *i2c;\r\nstruct resource *mem;\r\nint ret = 0;\r\nint bus_nr;\r\nu32 value;\r\nint irq;\r\nunsigned long clk_rate;\r\ni2c = devm_kzalloc(&pdev->dev, sizeof(struct rk3x_i2c), GFP_KERNEL);\r\nif (!i2c)\r\nreturn -ENOMEM;\r\nmatch = of_match_node(rk3x_i2c_match, np);\r\ni2c->soc_data = (struct rk3x_i2c_soc_data *)match->data;\r\ni2c_parse_fw_timings(&pdev->dev, &i2c->t, true);\r\nstrlcpy(i2c->adap.name, "rk3x-i2c", sizeof(i2c->adap.name));\r\ni2c->adap.owner = THIS_MODULE;\r\ni2c->adap.algo = &rk3x_i2c_algorithm;\r\ni2c->adap.retries = 3;\r\ni2c->adap.dev.of_node = np;\r\ni2c->adap.algo_data = i2c;\r\ni2c->adap.dev.parent = &pdev->dev;\r\ni2c->dev = &pdev->dev;\r\nspin_lock_init(&i2c->lock);\r\ninit_waitqueue_head(&i2c->wait);\r\nmem = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\ni2c->regs = devm_ioremap_resource(&pdev->dev, mem);\r\nif (IS_ERR(i2c->regs))\r\nreturn PTR_ERR(i2c->regs);\r\nbus_nr = of_alias_get_id(np, "i2c");\r\nif (i2c->soc_data->grf_offset >= 0) {\r\nstruct regmap *grf;\r\ngrf = syscon_regmap_lookup_by_phandle(np, "rockchip,grf");\r\nif (IS_ERR(grf)) {\r\ndev_err(&pdev->dev,\r\n"rk3x-i2c needs 'rockchip,grf' property\n");\r\nreturn PTR_ERR(grf);\r\n}\r\nif (bus_nr < 0) {\r\ndev_err(&pdev->dev, "rk3x-i2c needs i2cX alias");\r\nreturn -EINVAL;\r\n}\r\nvalue = BIT(27 + bus_nr) | BIT(11 + bus_nr);\r\nret = regmap_write(grf, i2c->soc_data->grf_offset, value);\r\nif (ret != 0) {\r\ndev_err(i2c->dev, "Could not write to GRF: %d\n", ret);\r\nreturn ret;\r\n}\r\n}\r\nirq = platform_get_irq(pdev, 0);\r\nif (irq < 0) {\r\ndev_err(&pdev->dev, "cannot find rk3x IRQ\n");\r\nreturn irq;\r\n}\r\nret = devm_request_irq(&pdev->dev, irq, rk3x_i2c_irq,\r\n0, dev_name(&pdev->dev), i2c);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "cannot request IRQ\n");\r\nreturn ret;\r\n}\r\nplatform_set_drvdata(pdev, i2c);\r\nif (i2c->soc_data->calc_timings == rk3x_i2c_v0_calc_timings) {\r\ni2c->clk = devm_clk_get(&pdev->dev, NULL);\r\ni2c->pclk = i2c->clk;\r\n} else {\r\ni2c->clk = devm_clk_get(&pdev->dev, "i2c");\r\ni2c->pclk = devm_clk_get(&pdev->dev, "pclk");\r\n}\r\nif (IS_ERR(i2c->clk)) {\r\nret = PTR_ERR(i2c->clk);\r\nif (ret != -EPROBE_DEFER)\r\ndev_err(&pdev->dev, "Can't get bus clk: %d\n", ret);\r\nreturn ret;\r\n}\r\nif (IS_ERR(i2c->pclk)) {\r\nret = PTR_ERR(i2c->pclk);\r\nif (ret != -EPROBE_DEFER)\r\ndev_err(&pdev->dev, "Can't get periph clk: %d\n", ret);\r\nreturn ret;\r\n}\r\nret = clk_prepare(i2c->clk);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "Can't prepare bus clk: %d\n", ret);\r\nreturn ret;\r\n}\r\nret = clk_prepare(i2c->pclk);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "Can't prepare periph clock: %d\n", ret);\r\ngoto err_clk;\r\n}\r\ni2c->clk_rate_nb.notifier_call = rk3x_i2c_clk_notifier_cb;\r\nret = clk_notifier_register(i2c->clk, &i2c->clk_rate_nb);\r\nif (ret != 0) {\r\ndev_err(&pdev->dev, "Unable to register clock notifier\n");\r\ngoto err_pclk;\r\n}\r\nclk_rate = clk_get_rate(i2c->clk);\r\nrk3x_i2c_adapt_div(i2c, clk_rate);\r\nret = i2c_add_adapter(&i2c->adap);\r\nif (ret < 0)\r\ngoto err_clk_notifier;\r\ndev_info(&pdev->dev, "Initialized RK3xxx I2C bus at %p\n", i2c->regs);\r\nreturn 0;\r\nerr_clk_notifier:\r\nclk_notifier_unregister(i2c->clk, &i2c->clk_rate_nb);\r\nerr_pclk:\r\nclk_unprepare(i2c->pclk);\r\nerr_clk:\r\nclk_unprepare(i2c->clk);\r\nreturn ret;\r\n}\r\nstatic int rk3x_i2c_remove(struct platform_device *pdev)\r\n{\r\nstruct rk3x_i2c *i2c = platform_get_drvdata(pdev);\r\ni2c_del_adapter(&i2c->adap);\r\nclk_notifier_unregister(i2c->clk, &i2c->clk_rate_nb);\r\nclk_unprepare(i2c->pclk);\r\nclk_unprepare(i2c->clk);\r\nreturn 0;\r\n}
