# Awesome Pruning [![Awesome](https://awesome.re/badge.svg)](https://awesome.re)

Awesome resources in deep neural network pruning. This collection is prepared and inspired by [he-y/Awesome-Pruning](https://github.com/he-y/Awesome-Pruning).

> [Note: You are welcome to create pull requests and add more interesting papers.]

## Regular Publications


### Journal

**<h3 align='center'>2024</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Toward Pixel-Level Precision for Binary Super-Resolution With Mixed Binary Representation](https://) | IEEE Transactions on Neural Networks and Learning Systems | [Link](#) |

**<h3 align='center'>2023</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [GAAF: Searching Activation Functions for Binary Neural Networks Through Genetic Algorithm](https://) | Tsinghua Science and Technology | [Link](#) |
| [Fault Diagnosis for Modular Multilevel Converter (MMC) Based on Deep Learning: An Edge Implementation Using Binary Neural Network](https://) | IEEE Journal of Emerging and Selected Topics in Power Electronics | [Link](#) |

**<h3 align='center'>2022</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [“Ghost” and Attention in Binary Neural Network](https://) | IEEE Access | [Link](#) |
| [RB-Net: Training Highly Accurate and Efficient Binary Neural Networks With Reshaped Point-Wise Convolution and Balanced Activation](https://) | IEEE Transactions on Circuits and Systems for Video Technology | [Link](#) |
| [An Energy-Efficient High CSNR XNOR and Accumulation Scheme for BNN](https://) | IEEE Transactions on Circuits and Systems II: Express Briefs | [Link](#) |
| [Sub-mW Keyword Spotting on an MCU: Analog Binary Feature Extraction and Binary Neural Networks](https://) | IEEE Transactions on Circuits and Systems I: Regular Papers | [Link](#) |
| [Binary Neural Network for Multispectral Image Classification](https://) | IEEE Geoscience and Remote Sensing Letters | [Link](#) |
| [BiT: Robustly Binarized Multi-distilled Transformer](https://) | Advances in Neural Information Processing Systems | [Link](#) |
| [Distribution-sensitive information retention for accurate binary neural network](https://) | International Journal of Computer Vision | [Link](#) |
| [BiMLP: Compact Binary Architectures for Vision Multi-Layer Perceptrons](https://) | arXiv preprint arXiv:2212.14158 | [Link](#) |
| [TA-BiDet: Task-aligned binary object detector](https://) | Neurocomputing | [Link](#) |
| [BiFSMN: Binary Neural Network for Keyword Spotting](https://) | IJCAI | [Link](#) |
| [BiFSMNv2: Pushing Binary Neural Networks for Keyword Spotting to Real-Network Performance](https://) | IEEE Transactions on Neural Networks and Learning Systems (TNNLS) | [Link](#) |

**<h3 align='center'>2021</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [A Review of Recent Advances of Binary Neural Networks for Edge Computing](https://) | IEEE Journal on Miniaturization for Air and Space Systems | [Link](#) |
| [Global-Gate Controlled One-Transistor One-Digital-Memristor Structure for Low-Bit Neural Network](https://) | IEEE Electron Device Letters | [Link](#) |
| [Multi-prize lottery ticket hypothesis: Finding accurate binary neural networks by pruning a randomly weighted network](https://) | arXiv preprint arXiv:2103.09377 | [Link](#) |
| [Learning frequency domain approximation for binary neural networks](https://) | Advances in Neural Information Processing Systems | [Link](#) |
| [ReCU: Reviving the Dead Weights in Binary Neural Networks](https://) | arXiv preprint arXiv:2103.12369 | [Link](#) |
| [Data-Adaptive Binary Neural Networks for Efficient Object Detection and Recognition](https://) | Pattern Recognition Letters | [Link](#) |
| [Training Multi-Bit Quantized and Binarized Networks with a Learnable Symmetric Quantizer](https://) | IEEE Access | [Link](#) |
| [O3BNN-R: An Out-of-Order Architecture for High-Performance and Regularized BNN Inference](https://) | IEEE Transactions on Parallel and Distributed Systems | [Link](#) |
| [High-Precision Binary Object Detector Based on a BSF-XNOR Convolutional Layer](https://) | IEEE Access | [Link](#) |

**<h3 align='center'>2020</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Fixed-Sign Binary Neural Network: An Efficient Design of Neural Network for Internet-of-Things Devices](https://) | IEEE Access | [Link](#) |
| [An Energy-Efficient Deep Convolutional Neural Network Inference Processor With Enhanced Output Stationary Dataflow in 65-nm CMOS](https://) | IEEE Transactions on Very Large Scale Integration (VLSI) Systems | [Link](#) |
| [Rotation Consistent Margin Loss for Efficient Low-bit Face Recognition](https://) | CoRR | [Link](#) |
| [STBNN: Hardware-friendly spatio-temporal binary neural network with high pattern recognition accuracy](https://) | Neurocomputing | [Link](#) |
| [Bats: Binary architecture search](https://) | arXiv preprint arXiv:2003.01711 | [Link](#) |
| [Training binary neural networks with real-to-binary convolutions](https://) | arXiv preprint arXiv:2003.11535 | [Link](#) |
| [MeliusNet: Can binary neural networks achieve mobilenet-level accuracy?](https://) | arXiv preprint arXiv:2001.05936 | [Link](#) |
| [Rotated Binary Neural Network](https://) | Advances in Neural Information Processing Systems | [Link](#) |
| [Binaryduo: Reducing gradient mismatch in binary activation network by coupling binary activations](https://) | arXiv preprint arXiv:2002.06517 | [Link](#) |
| [Improving Accuracy of Binary Neural Networks using Unbalanced Activation Distribution](https://) | arXiv preprint arXiv:2012.00938 | [Link](#) |
| [BiPointNet: Binary Neural Network for Point Clouds](https://) | arXiv preprint arXiv:2010.05501 | [Link](#) |

**<h3 align='center'>2019</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays](https://) | IEEE Transactions on Circuits and Systems I: Regular Papers | [Link](#) |
| [Learning in Memristive Neural Network Architectures Using Analog Backpropagation Circuits](https://) | IEEE Transactions on Circuits and Systems I: Regular Papers | [Link](#) |
| [XNOR-Net++: Improved Binary Neural Networks](https://) | CoRR | [Link](#) |
| [Improved training of binary networks for human pose estimation and image recognition](https://) | CoRR | [Link](#) |
| [Bayesian Optimized 1-Bit CNNs](https://) | CoRR | [Link](#) |
| [Xnor-net++: Improved binary neural networks](https://) | arXiv preprint arXiv:1909.13863 | [Link](#) |
| [Stochastic quantization for learning accurate low-bit deep neural networks](https://) | International Journal of Computer Vision | [Link](#) |
| [RBCN: Rectified binary convolutional networks for enhancing the performance of 1-bit DCNNs](https://) | arXiv preprint arXiv:1908.07748 | [Link](#) |
| [Binary neural networks for speech recognition](https://) | Frontiers of Information Technology \& Electronic Engineering | [Link](#) |

**<h3 align='center'>2018</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [An Architecture to Accelerate Convolution in Deep Neural Networks](https://) | IEEE Transactions on Circuits and Systems I: Regular Papers | [Link](#) |
| [An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks](https://) | IEEE Transactions on Very Large Scale Integration (VLSI) Systems | [Link](#) |
| [Training Competitive Binary Neural Networks from Scratch](https://) | CoRR | [Link](#) |
| [BNN+: Improved Binary Network Training](https://) | CoRR | [Link](#) |
| [Distilled Binary Neural Network for Monaural Speech Separation](https://) | IJCNN | [Link](#) |
| [DarkRank: Accelerating Deep Metric Learning via Cross Sample Similarities Transfer](https://) | AAAI | [Link](#) |
| [Converging blockchain and next-generation artificial intelligence technologies to decentralize and accelerate biomedical research and healthcare](https://) | Oncotarget | [Link](#) |
| [Regularized binary network training](https://) | arXiv preprint arXiv:1812.11800 | [Link](#) |
| [Fast object detection based on binary deep convolution neural networks](https://) | CAAI Transactions on Intelligence Technology | [Link](#) |

**<h3 align='center'>2017</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [An Energy-Efficient Precision-Scalable ConvNet Processor in 40-nm CMOS](https://) | IEEE Journal of Solid-State Circuits | [Link](#) |
| [A Survey of Model Compression and Acceleration for Deep Neural Networks](https://) | CoRR | [Link](#) |
| [Local binary features for texture classification: Taxonomy and experimental study](https://) | Pattern Recognition | [Link](#) |
| [Towards accurate binary convolutional neural network](https://) | arXiv preprint arXiv:1711.11294 | [Link](#) |
| [Learning accurate low-bit deep neural networks with stochastic quantization](https://) | arXiv preprint arXiv:1708.01001 | [Link](#) |

**<h3 align='center'>2016</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Bitwise Neural Networks](https://) | CoRR | [Link](#) |
| [DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients](https://) | CoRR | [Link](#) |
| [Bitwise neural networks](https://) | arXiv preprint arXiv:1601.06071 | [Link](#) |
| [DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients](https://) | CoRR | [Link](http://arxiv.org/abs/1606.06160) |


### Conference

**<h3 align='center'>Unknown</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [BMXNet: An Open-Source Binary Neural Network Implementation Based on MXNet](https://) | Proceedings of the 2017 ACM on Multimedia Conference | [Link](#) |

**<h3 align='center'>2022</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Unsupervised representation learning for binary networks by joint classifier learning](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition | [Link](#) |
| [Equal bits: Enforcing equally distributed binary network weights](https://) | Proceedings of the AAAI Conference on Artificial Intelligence | [Link](#) |
| [Adabin: Improving binary neural networks with adaptive binary sets](https://) | European Conference on Computer Vision | [Link](#) |
| [Lipschitz continuity retained binary neural network](https://) | European Conference on Computer Vision | [Link](#) |
| [Dynamic Binary Neural Network by Learning Channel-Wise Thresholds](https://) | ICASSP 2022 - 2022 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) | [Link](#) |

**<h3 align='center'>2021</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Improving Accuracy of Binary Neural Networks using Unbalanced Activation Distribution](https://) | 2021 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR) | [Link](#) |
| [Training Dynamical Binary Neural Networks with Equilibrium Propagation](https://) | 2021 IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops (CVPRW) | [Link](#) |
| [Adaptive Binary-Ternary Quantization](https://) | 2021 IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops (CVPRW) | [Link](#) |
| [ReCU: Reviving the Dead Weights in Binary Neural Networks](https://) | 2021 IEEE/CVF International Conference on Computer Vision (ICCV) | [Link](#) |
| [Binarizing Super-Resolution Networks by Pixel-Correlation Knowledge Distillation](https://) | 2021 IEEE International Conference on Image Processing (ICIP) | [Link](#) |
| [“BNN - BN = ?”: Training Binary Neural Networks without Batch Normalization](https://) | 2021 IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops (CVPRW) | [Link](#) |
| [Sub-bit Neural Networks: Learning to Compress and Accelerate Binary Neural Networks](https://) | 2021 IEEE/CVF International Conference on Computer Vision (ICCV) | [Link](#) |
| [Layer-wise Searching for 1-bit Detectors](https://) | 2021 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR) | [Link](#) |
| [Binary neural network based real time emotion detection on an edge computing device to detect passenger anomaly](https://) | 2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID) | [Link](#) |
| [Binary Neural Network Hashing for Image Retrieval](https://) | Proceedings of the 44th International ACM SIGIR Conference on Research and Development in Information Retrieval | [Link](#) |
| [S2-bnn: Bridging the gap between self-supervised real and 1-bit neural networks via guided distribution calibration](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition | [Link](#) |
| [How do adam and training strategies help bnns optimization?](https://) | International Conference on Machine Learning | [Link](#) |
| [" BNN-BN=?": Training Binary Neural Networks Without Batch Normalization](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition | [Link](#) |
| [BCNN: A Binary CNN With All Matrix Ops Quantized To 1 Bit Precision](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition | [Link](#) |
| [Layer-Wise Searching for 1-Bit Detectors](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR) | [Link](#) |
| [Training Dynamical Binary Neural Networks with Equilibrium Propagation](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition | [Link](#) |
| [Sub-bit Neural Networks: Learning to Compress and Accelerate Binary Neural Networks](https://) | Proceedings of the IEEE/CVF International Conference on Computer Vision | [Link](#) |
| [Binary Graph Neural Networks](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition | [Link](#) |
| [1-bit WaveNet: Compressing a Generative Neural Network in Speech Recognition with Two Binarized Methods](https://) | 2021 IEEE 16th Conference on Industrial Electronics and Applications (ICIEA) | [Link](#) |
| [Binary Graph Neural Networks](https://) | 2021 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR) | [Link](https://arxiv.org/abs/2012.15823) |
| [Initialization and Transfer Learning of Stochastic Binary Networks From Real-Valued Ones](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR) Workshops | [Link](#) |

**<h3 align='center'>2020</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [MoBiNet: A Mobile Binary Network for Image Classification](https://) | 2020 IEEE Winter Conference on Applications of Computer Vision (WACV) | [Link](#) |
| [Low Power Tiny Binary Neural Network with improved accuracy in Human Recognition Systems](https://) | 2020 23rd Euromicro Conference on Digital System Design (DSD) | [Link](#) |
| [Phonebit: Efficient gpu-accelerated binary neural network inference engine for mobile phones](https://) | 2020 Design, Automation \& Test in Europe Conference \& Exhibition (DATE) | [Link](#) |
| [Forward and backward information retention for accurate binary neural networks](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition | [Link](#) |
| [Training binary neural networks through learning with noisy supervision](https://) | International Conference on Machine Learning | [Link](#) |
| [High-Capacity Expert Binary Networks](https://) | International Conference on Learning Representations | [Link](#) |
| [Mobinet: A mobile binary network for image classification](https://) | Proceedings of the IEEE/CVF Winter Conference on Applications of Computer Vision | [Link](#) |
| [Learning architectures for binary networks](https://) | European Conference on Computer Vision | [Link](#) |
| [Proxybnn: Learning binarized neural networks via proxy matrices](https://) | Computer Vision--ECCV 2020: 16th European Conference, Glasgow, UK, August 23--28, 2020, Proceedings, Part III 16 | [Link](#) |
| [Reactnet: Towards precise binary neural network with generalized activation functions](https://) | European Conference on Computer Vision | [Link](#) |
| [BMXNet 2: An Open Source Framework for Low-bit Networks-Reproducing, Understanding, Designing and Showcasing](https://) | Proceedings of the 28th ACM International Conference on Multimedia | [Link](#) |
| [Forward and Backward Information Retention for Accurate Binary Neural Networks](https://) | 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR) | [Link](#) |
| [NASB: Neural Architecture Search for Binary Convolutional Neural Networks](https://) | 2020 International Joint Conference on Neural Networks (IJCNN) | [Link](#) |
| [Balanced Binary Neural Networks with Gated Residual](https://) | ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) | [Link](#) |
| [Binary DAD-Net: Binarized Driveable Area Detection Network for Autonomous Driving](https://) | 2020 IEEE International Conference on Robotics and Automation (ICRA) | [Link](#) |

**<h3 align='center'>2019</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Searching for Accurate Binary Neural Architectures](https://) | 2019 IEEE/CVF International Conference on Computer Vision Workshop (ICCVW) | [Link](#) |
| [Effect of Device Variation on Mapping Binary Neural Network to Memristor Crossbar Array](https://) | 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE) | [Link](#) |
| [Binary ensemble neural network: More bits per network or more networks per bit?](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition | [Link](#) |
| [A main/subsidiary network framework for simplifying binary neural networks](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition | [Link](#) |
| [Searching for accurate binary neural architectures](https://) | Proceedings of the IEEE/CVF International Conference on Computer Vision Workshops | [Link](#) |
| [BSTC: A novel binarized-soft-tensor-core design for accelerating bit-based approximated neural nets](https://) | Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis | [Link](#) |
| [Differentiable soft quantization: Bridging full-precision and low-bit neural networks](https://) | Proceedings of the IEEE/CVF International Conference on Computer Vision | [Link](#) |
| [Circulant binary convolutional networks: Enhancing the performance of 1-bit dcnns with circulant back propagation](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition | [Link](#) |
| [Projection convolutional neural networks for 1-bit cnns via discrete back propagation](https://) | Proceedings of the AAAI Conference on Artificial Intelligence | [Link](#) |
| [Bayesian optimized 1-bit cnns](https://) | Proceedings of the IEEE/CVF International Conference on Computer Vision | [Link](#) |
| [Differentiable Soft Quantization: Bridging Full-Precision and Low-Bit Neural Networks](https://) | 2019 IEEE/CVF International Conference on Computer Vision (ICCV) | [Link](#) |
| [Circulant Binary Convolutional Networks: Enhancing the Performance of 1-Bit DCNNs With Circulant Back Propagation](https://) | 2019 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR) | [Link](#) |
| [Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?](https://) | 2019 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR) | [Link](#) |
| [BinaryDenseNet: Developing an Architecture for Binary Neural Networks](https://) | 2019 IEEE/CVF International Conference on Computer Vision Workshop (ICCVW) | [Link](#) |
| [A Main/Subsidiary Network Framework for Simplifying Binary Neural Networks](https://) | 2019 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR) | [Link](#) |
| [Learning channel-wise interactions for binary convolutional neural networks](https://) | Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition | [Link](#) |

**<h3 align='center'>2018</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Distilled Binary Neural Network for Monaural Speech Separation](https://) | 2018 International Joint Conference on Neural Networks (IJCNN) | [Link](#) |
| [An empirical study of binary neural networks' optimisation](https://) | International Conference on Learning Representations | [Link](#) |
| [True gradient-based training of deep binary activated neural networks via continuous binarization](https://) | 2018 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) | [Link](#) |
| [Two-Step Quantization for Low-bit Neural Networks](https://) | 2018 IEEE/CVF Conference on Computer Vision and Pattern Recognition | [Link](#) |

**<h3 align='center'>2017</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [14.3 A 28nm SoC with a 1.2GHz 568nJ/prediction sparse deep-neural-network engine with >0.1 timing error rate tolerance for IoT applications](https://) | 2017 IEEE International Solid-State Circuits Conference (ISSCC) | [Link](#) |
| [Performance guaranteed network acceleration via high-order residual quantization](https://) | Proceedings of the IEEE international conference on computer vision | [Link](#) |
| [How to train a compact binary neural network with high accuracy?](https://) | Proceedings of the AAAI Conference on Artificial Intelligence | [Link](#) |

**<h3 align='center'>2016</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Inside-outside net: Detecting objects in context with skip pooling and recurrent neural networks](https://) | Proceedings of the IEEE conference on computer vision and pattern recognition | [Link](#) |


### Other

**<h3 align='center'>2021</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Efficient Binary Cnn For Medical Image Segmentation](https://) | 2021 IEEE 18th International Symposium on Biomedical Imaging (ISBI) | [Link](#) |
| [Structured Binary Neural Networks for Image Recognition](https://) | No Venue | [Link](#) |

**<h3 align='center'>2020</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [BNN Pruning: Pruning Binary Neural Network Guided by Weight Flipping Frequency](https://) | 2020 21st International Symposium on Quality Electronic Design (ISQED) | [Link](#) |
| [Forward and Backward Information Retention for Accurate Binary Neural Networks](https://) | CVPR | [Link](#) |
| [Balanced Binary Neural Networks with Gated Residual](https://) | ICASSP | [Link](#) |
| [Training binary neural networks with real-to-binary convolutions](https://) | ICLR | [Link](#) |
| [BinaryBERT: Pushing the Limit of BERT Quantization](https://) | No Venue | [Link](#) |
| [Searching for Low-Bit Weights in Quantized Neural Networks](https://) | Advances in Neural Information Processing Systems | [Link](https://proceedings.neurips.cc/paper/2020/file/2a084e55c87b1ebcdaad1f62fdbbac8e-Paper.pdf) |

**<h3 align='center'>2019</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [SeerNet: Predicting Convolutional Neural Network Feature-Map Sparsity Through Low-Bit Quantization](https://) | IEEE CVPR | [Link](#) |
| [A Systematic Study of Binary Neural Networks' Optimisation](https://) | ICLR | [Link](#) |
| [Structured Binary Neural Networks for Accurate Image Classification and Semantic Segmentation](https://) | IEEE CVPR | [Link](#) |
| [daBNN: A Super Fast Inference Framework for Binary Neural Networks on ARM devices](https://) | ACM MM | [Link](#) |

**<h3 align='center'>2018</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Towards Effective Low-Bitwidth Convolutional Neural Networks](https://) | IEEE CVPR | [Link](#) |
| [From Hashing to CNNs: Training Binary Weight Networks via Hashing](https://) | AAAI | [Link](#) |
| [Efficient Deep Learning in Network Compression and Acceleration](https://) | No Venue | [Link](#) |
| [BitStream: Efficient Computing Architecture for Real-Time Low-Power Inference of Binary Neural Networks on CPUs](https://) | ACM MM | [Link](#) |
| [Training Binary Weight Networks via Semi-Binary Decomposition](https://) | ECCV | [Link](#) |
| [BitFlow: Exploiting vector parallelism for binary neural networks on CPU](https://) | 2018 IEEE International Parallel and Distributed Processing Symposium (IPDPS) | [Link](#) |
| [Bi-Real Net: Enhancing the Performance of 1-bit CNNs with Improved Representational Capability and Advanced Training Algorithm](https://) | ECCV | [Link](#) |
| [ReBNet: Residual binarized neural network](https://) | 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) | [Link](#) |

**<h3 align='center'>2017</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [In-datacenter performance analysis of a tensor processing unit](https://) | 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) | [Link](#) |
| [Towards Accurate Binary Convolutional Neural Network](https://) | NeurIPS | [Link](#) |
| [Extremely Low Bit Neural Network: Squeeze the Last Bit Out With ADMM](https://) | AAAI | [Link](#) |
| [Egocentric Gesture Recognition Using Recurrent 3D Convolutional Neural Networks With Spatiotemporal Transformer Modules](https://) | ICCV | [Link](#) |
| [Binary Deep Neural Networks for Speech Recognition.](https://) | INTERSPEECH | [Link](#) |

**<h3 align='center'>2016</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks](https://) | ECCV | [Link](#) |

**<h3 align='center'>2015</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [BinaryConnect: Training Deep Neural Networks with binary weights during propagations](https://) | NeurIPS | [Link](#) |


### Workshop

**<h3 align='center'>2021</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Enabling Binary Neural Network Training on the Edge](https://) | Proceedings of the 5th International Workshop on Embedded and Mobile Deep Learning | [Link](#) |
| [BinaryCoP: Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices](https://) | 2021 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW) | [Link](#) |

**<h3 align='center'>2020</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [DMS: Differentiable Dimension Search for Binary Neural Networks](https://) | ICLR 2020 NAS Workshop | [Link](#) |
| [Amplitude Suppression and Direction Activation in Networks for 1-Bit Faster R-CNN](https://) | Proceedings of the 4th International Workshop on Embedded and Mobile Deep Learning | [Link](https://doi.org/10.1145/3410338.3412340) |

## Special Keyword Publications


### Special Entries

**<h3 align='center'>Unknown</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs](https://) | Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays | [Link](#) |
| [Towards Fast and Energy-Efficient Binarized Neural Network Inference on FPGA](https://) | Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays | [Link](#) |

**<h3 align='center'>2022</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Energy-Efficient In-Memory Binary Neural Network Accelerator Design Based on 8T2C SRAM Cell](https://) | IEEE Solid-State Circuits Letters | [Link](#) |
| [A Deep Learning Accelerator Based on a Streaming Architecture for Binary Neural Networks](https://) | IEEE Access | [Link](#) |
| [Binary Neural Networks for Memory-Efficient and Effective Visual Place Recognition in Changing Environments](https://) | IEEE Transactions on Robotics | [Link](#) |
| [X-Fault: Impact of Faults on Binary Neural Networks in Memristor-Crossbar Arrays with Logic-in-Memory Computation](https://) | 2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS) | [Link](#) |

**<h3 align='center'>2021</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [A 55nm, 0.4V 5526-TOPS/W Compute-in-Memory Binarized CNN Accelerator for AIoT Applications](https://) | IEEE Transactions on Circuits and Systems II: Express Briefs | [Link](#) |
| [TD-SRAM: Time-Domain-Based In-Memory Computing Macro for Binary Neural Networks](https://) | IEEE Transactions on Circuits and Systems I: Regular Papers | [Link](#) |
| [Colonnade: A Reconfigurable SRAM-Based Digital Bit-Serial Compute-In-Memory Macro for Processing Neural Networks](https://) | IEEE Journal of Solid-State Circuits | [Link](#) |
| [MF-Net: Compute-In-Memory SRAM for Multibit Precision Inference Using Memory-Immersed Data Conversion and Multiplication-Free Operators](https://) | IEEE Transactions on Circuits and Systems I: Regular Papers | [Link](#) |
| [Maximizing Parallel Activation of Word-Lines in MRAM-Based Binary Neural Network Accelerators](https://) | IEEE Access | [Link](#) |
| [Binary Neural Network in Robotic Manipulation: Flexible Object Manipulation for Humanoid Robot Using Partially Binarized Auto-Encoder on FPGA](https://) | 2021 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS) | [Link](#) |
| [A 617-TOPS/W All-Digital Binary Neural Network Accelerator in 10-nm FinFET CMOS](https://) | IEEE Journal of Solid-State Circuits | [Link](#) |
| [FracBNN: Accurate and FPGA-efficient binary neural networks with fractional activations](https://) | The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays | [Link](#) |
| [Efficient binary 3D convolutional neural network and hardware accelerator](https://) | Journal of Real-Time Image Processing | [Link](#) |

**<h3 align='center'>2020</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks](https://) | IEEE Journal of Solid-State Circuits | [Link](#) |
| [15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips](https://) | 2020 IEEE International Solid-State Circuits Conference - (ISSCC) | [Link](#) |
| [15.2 A 28nm 64Kb Inference-Training Two-Way Transpose Multibit 6T SRAM Compute-in-Memory Macro for AI Edge Chips](https://) | 2020 IEEE International Solid-State Circuits Conference - (ISSCC) | [Link](#) |
| [A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing](https://) | IEEE Journal of Solid-State Circuits | [Link](#) |
| [Design of High Robustness BNN Inference Accelerator Based on Binary Memristors](https://) | IEEE Transactions on Electron Devices | [Link](#) |
| [LUTNet: Learning FPGA Configurations for Highly Efficient Neural Network Inference](https://) | IEEE Transactions on Computers | [Link](#) |
| [FPGA Implementation of CNN for Handwritten Digit Recognition](https://) | 2020 IEEE 4th Information Technology, Networking, Electronic and Automation Control Conference (ITNEC) | [Link](#) |
| [FPGA-based Low-Batch Training Accelerator for Modern CNNs Featuring High Bandwidth Memory](https://) | 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD) | [Link](#) |
| [In-memory resistive ram implementation of binarized neural networks for medical applications](https://) | 2020 Design, Automation \& Test in Europe Conference \& Exhibition (DATE) | [Link](#) |

**<h3 align='center'>2019</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [An Always-On 3.8 $\mu$ J/86% CIFAR-10 Mixed-Signal Binary CNN Processor With All Memory on Chip in 28-nm CMOS](https://) | IEEE Journal of Solid-State Circuits | [Link](#) |
| [A 64-Tile 2.4-Mb In-Memory-Computing CNN Accelerator Employing Charge-Domain Compute](https://) | IEEE Journal of Solid-State Circuits | [Link](#) |
| [A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors](https://) | IEEE Transactions on Circuits and Systems I: Regular Papers | [Link](#) |
| [24.4 Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation](https://) | 2019 IEEE International Solid-State Circuits Conference - (ISSCC) | [Link](#) |
| [High-Performance FPGA-Based CNN Accelerator With Block-Floating-Point Arithmetic](https://) | IEEE Transactions on Very Large Scale Integration (VLSI) Systems | [Link](#) |
| [UNPU: An Energy-Efficient Deep Neural Network Accelerator With Fully Variable Weight Bit Precision](https://) | IEEE Journal of Solid-State Circuits | [Link](#) |
| [A 20 TOp/s/W Binary Neural Network Accelerator](https://) | 2019 IEEE International Symposium on Circuits and Systems (ISCAS) | [Link](#) |
| [The Implementation of a Power Efficient BCNN-Based Object Detection Acceleration on a Xilinx FPGA-SoC](https://) | 2019 International Conference on Internet of Things (iThings) and IEEE Green Computing and Communications (GreenCom) and IEEE Cyber, Physical and Social Computing (CPSCom) and IEEE Smart Data (SmartData) | [Link](#) |
| [Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices](https://) | IEEE J. Emerg. Sel. Topics Circuits Syst. | [Link](#) |

**<h3 align='center'>2018</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [A Multilevel Cell STT-MRAM-Based Computing In-Memory Accelerator for Binary Convolutional Neural Network](https://) | IEEE Transactions on Magnetics | [Link](#) |
| [Energy-Efficient Architecture for FPGA-based Deep Convolutional Neural Networks with Binary Weights](https://) | 2018 IEEE 23rd International Conference on Digital Signal Processing (DSP) | [Link](#) |
| [XNOR Neural Engine: A Hardware Accelerator IP for 21.6-fJ/op Binary Neural Network Inference](https://) | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems | [Link](#) |
| [XNORBIN: A 95 TOp/s/W hardware accelerator for binary convolutional neural networks](https://) | 2018 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS) | [Link](#) |
| [A Demonstration of FPGA-Based You Only Look Once Version2 (YOLOv2)](https://) | 2018 28th International Conference on Field Programmable Logic and Applications (FPL) | [Link](#) |
| [A Fully Onchip Binarized Convolutional Neural Network FPGA Impelmentation with Accurate Inference](https://) | Proceedings of the International Symposium on Low Power Electronics and Design | [Link](https://doi.org/10.1145/3218603.3218615) |
| [BinaryEye: A 20 kfps Streaming Camera System on FPGA with Real-Time On-Device Image Recognition Using Binary Neural Networks](https://) | 2018 IEEE 13th International Symposium on Industrial Embedded Systems (SIES) | [Link](#) |
| [FP-BNN: Binarized neural network on FPGA](https://) | Neurocomputing | [Link](#) |
| [FBNA: A Fully Binarized Neural Network Accelerator](https://) | 2018 28th International Conference on Field Programmable Logic and Applications (FPL) | [Link](#) |

**<h3 align='center'>2017</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Deep learning binary neural network on an FPGA](https://) | 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS) | [Link](#) |
| [A fully connected layer elimination for a binarizec convolutional neural network on an FPGA](https://) | IEEE FPL | [Link](#) |
| [Deep learning binary neural network on an FPGA](https://) | IEEE MWSCAS | [Link](#) |
| [Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks](https://) | IEEE Journal of Solid-State Circuits | [Link](#) |
| [A fully connected layer elimination for a binarizec convolutional neural network on an FPGA](https://) | 2017 27th International Conference on Field Programmable Logic and Applications (FPL) | [Link](#) |
| [Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs](https://) | Int'l Symp. on Field-Programmable Gate Arrays (FPGA) | [Link](#) |
| [On-Chip Memory Based Binarized Convolutional Deep Neural Network Applying Batch Normalization Free Technique on an FPGA](https://) | IEEE IPDPSW | [Link](#) |

**<h3 align='center'>2016</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC](https://) | 2016 International Conference on Field-Programmable Technology (FPT) | [Link](#) |
| [A high performance FPGA-based accelerator for large-scale convolutional neural networks](https://) | 2016 26th International Conference on Field Programmable Logic and Applications (FPL) | [Link](#) |
| [YodaNN: An Ultra-Low Power Convolutional Neural Network Accelerator Based on Binary Weights](https://) | 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) | [Link](#) |
| [Binary neural network with 16 Mb RRAM macro chip for classification and online training](https://) | 2016 IEEE International Electron Devices Meeting (IEDM) | [Link](#) |
| [Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks](https://) | ISSCC | [Link](#) |
| [A memory-based realization of a binarized deep convolutional neural network](https://) | 2016 International Conference on Field-Programmable Technology (FPT) | [Link](#) |

**<h3 align='center'>2015</h3>**

| Title | Venue | Link |
|:------|:------|:----:|
| [An FPGA-based accelerator implementation for deep convolutional neural networks](https://) | 2015 4th International Conference on Computer Science and Network Technology (ICCSNT) | [Link](#) |

