Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Sep 28 17:44:56 2015
| Host         : crystal.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fb_top_timing_summary_routed.rpt -rpx fb_top_timing_summary_routed.rpx
| Design       : fb_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: rast/rasterControl/current_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rast/rasterControl/current_reg[1]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vfsm/clk_25_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vfsm/clk_50_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.839    -2963.289                   1114                 1495        0.176        0.000                      0                 1495        4.500        0.000                       0                   261  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.839    -2963.289                   1114                 1495        0.176        0.000                      0                 1495        4.500        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1114  Failing Endpoints,  Worst Slack       -6.839ns,  Total Violation    -2963.289ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.839ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.366ns  (logic 5.565ns (34.004%)  route 10.801ns (65.996%))
  Logic Levels:           19  (CARRY4=6 LUT2=2 LUT3=3 LUT4=2 LUT6=6)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.617     4.975    rast/startXBank/CLK
    SLICE_X69Y105        FDRE                                         r  rast/startXBank/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.419     5.394 f  rast/startXBank/Q_reg[3]/Q
                         net (fo=9, routed)           0.992     6.386    rast/startXBank/Q[1]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.297     6.683 r  rast/startXBank/Q[3]_i_36/O
                         net (fo=4, routed)           0.622     7.305    rast/startXBank/Q_reg[3]_3
    SLICE_X69Y107        LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  rast/startXBank/Q[10]_i_38/O
                         net (fo=1, routed)           0.000     7.429    rast/xSub/subtraction/Q_reg[9]_0[1]
    SLICE_X69Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.830 r  rast/xSub/subtraction/Q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.830    rast/xSub/subtraction/Q_reg[10]_i_28_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.052 r  rast/xSub/subtraction/Q_reg[3]_i_15/O[0]
                         net (fo=23, routed)          0.679     8.731    rast/xSub/subtraction/valIn[2]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.299     9.030 f  rast/xSub/subtraction/Q[10]_i_31/O
                         net (fo=3, routed)           0.561     9.591    rast/xSub/subtraction/Q[10]_i_31_n_0
    SLICE_X71Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  rast/xSub/subtraction/Q[10]_i_18/O
                         net (fo=7, routed)           0.582    10.297    rast/xSub/subtraction/Q_reg[10]_0
    SLICE_X71Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  rast/xSub/subtraction/Q[3]_i_24/O
                         net (fo=1, routed)           0.000    10.421    rast/xSub/subtraction/Q[3]_i_24_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.912 r  rast/xSub/subtraction/Q_reg[3]_i_14/CO[1]
                         net (fo=55, routed)          0.681    11.594    rast/yZone
    SLICE_X72Y110        LUT3 (Prop_lut3_I1_O)        0.329    11.923 r  rast/blockRam_i_i_87/O
                         net (fo=9, routed)           0.343    12.266    rast/blockRam_i_i_87_n_0
    SLICE_X72Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  rast/blockRam_i_i_107/O
                         net (fo=1, routed)           0.000    12.390    rast/blockRam_i_i_107_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.940 r  rast/blockRam_i_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.940    rast/blockRam_i_i_78_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.253 r  rast/blockRam_i_i_36/O[3]
                         net (fo=4, routed)           1.064    14.316    rast/blockRam_i_i_36_n_4
    SLICE_X71Y113        LUT4 (Prop_lut4_I2_O)        0.306    14.622 r  rast/blockRam_i_i_41/O
                         net (fo=1, routed)           0.000    14.622    rast/majorCounter/Q_reg[5]_2[1]
    SLICE_X71Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.262 f  rast/majorCounter/blockRam_i_i_27/O[3]
                         net (fo=2, routed)           0.373    15.635    fbc/bramB/w_addr[11]
    SLICE_X70Y113        LUT3 (Prop_lut3_I0_O)        0.306    15.941 f  fbc/bramB/blockRam_i_i_2__0/O
                         net (fo=16, routed)          1.177    17.119    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[17]
    SLICE_X81Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.243 f  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_9/O
                         net (fo=10, routed)          0.842    18.084    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_9_n_0
    SLICE_X78Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.208 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_18__0/O
                         net (fo=1, routed)           0.656    18.864    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_18__0_n_0
    SLICE_X79Y102        LUT6 (Prop_lut6_I5_O)        0.124    18.988 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__0/O
                         net (fo=1, routed)           1.054    20.042    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__0_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.166 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__2/O
                         net (fo=6, routed)           1.176    21.341    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    RAMB36_X3Y14         RAMB36E1                                     r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.623    14.808    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.173    14.981    
                         clock uncertainty           -0.035    14.946    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.503    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -21.341    
  -------------------------------------------------------------------
                         slack                                 -6.839    

Slack (VIOLATED) :        -6.761ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.295ns  (logic 5.565ns (34.152%)  route 10.730ns (65.847%))
  Logic Levels:           19  (CARRY4=6 LUT2=2 LUT3=3 LUT4=2 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.617     4.975    rast/startXBank/CLK
    SLICE_X69Y105        FDRE                                         r  rast/startXBank/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.419     5.394 f  rast/startXBank/Q_reg[3]/Q
                         net (fo=9, routed)           0.992     6.386    rast/startXBank/Q[1]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.297     6.683 r  rast/startXBank/Q[3]_i_36/O
                         net (fo=4, routed)           0.622     7.305    rast/startXBank/Q_reg[3]_3
    SLICE_X69Y107        LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  rast/startXBank/Q[10]_i_38/O
                         net (fo=1, routed)           0.000     7.429    rast/xSub/subtraction/Q_reg[9]_0[1]
    SLICE_X69Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.830 r  rast/xSub/subtraction/Q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.830    rast/xSub/subtraction/Q_reg[10]_i_28_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.052 r  rast/xSub/subtraction/Q_reg[3]_i_15/O[0]
                         net (fo=23, routed)          0.679     8.731    rast/xSub/subtraction/valIn[2]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.299     9.030 f  rast/xSub/subtraction/Q[10]_i_31/O
                         net (fo=3, routed)           0.561     9.591    rast/xSub/subtraction/Q[10]_i_31_n_0
    SLICE_X71Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  rast/xSub/subtraction/Q[10]_i_18/O
                         net (fo=7, routed)           0.582    10.297    rast/xSub/subtraction/Q_reg[10]_0
    SLICE_X71Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  rast/xSub/subtraction/Q[3]_i_24/O
                         net (fo=1, routed)           0.000    10.421    rast/xSub/subtraction/Q[3]_i_24_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.912 r  rast/xSub/subtraction/Q_reg[3]_i_14/CO[1]
                         net (fo=55, routed)          0.681    11.594    rast/yZone
    SLICE_X72Y110        LUT3 (Prop_lut3_I1_O)        0.329    11.923 r  rast/blockRam_i_i_87/O
                         net (fo=9, routed)           0.343    12.266    rast/blockRam_i_i_87_n_0
    SLICE_X72Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  rast/blockRam_i_i_107/O
                         net (fo=1, routed)           0.000    12.390    rast/blockRam_i_i_107_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.940 r  rast/blockRam_i_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.940    rast/blockRam_i_i_78_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.253 r  rast/blockRam_i_i_36/O[3]
                         net (fo=4, routed)           1.064    14.316    rast/blockRam_i_i_36_n_4
    SLICE_X71Y113        LUT4 (Prop_lut4_I2_O)        0.306    14.622 r  rast/blockRam_i_i_41/O
                         net (fo=1, routed)           0.000    14.622    rast/majorCounter/Q_reg[5]_2[1]
    SLICE_X71Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.262 f  rast/majorCounter/blockRam_i_i_27/O[3]
                         net (fo=2, routed)           0.373    15.635    fbc/bramB/w_addr[11]
    SLICE_X70Y113        LUT3 (Prop_lut3_I0_O)        0.306    15.941 f  fbc/bramB/blockRam_i_i_2__0/O
                         net (fo=16, routed)          1.177    17.119    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[17]
    SLICE_X81Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.243 f  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_9/O
                         net (fo=10, routed)          0.842    18.084    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_9_n_0
    SLICE_X78Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.208 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_18__0/O
                         net (fo=1, routed)           0.656    18.864    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_18__0_n_0
    SLICE_X79Y102        LUT6 (Prop_lut6_I5_O)        0.124    18.988 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__0/O
                         net (fo=1, routed)           1.054    20.042    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__0_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.166 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__2/O
                         net (fo=6, routed)           1.104    21.270    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    RAMB36_X3Y13         RAMB36E1                                     r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.629    14.814    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.173    14.987    
                         clock uncertainty           -0.035    14.952    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.509    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -21.270    
  -------------------------------------------------------------------
                         slack                                 -6.761    

Slack (VIOLATED) :        -6.598ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.131ns  (logic 5.565ns (34.499%)  route 10.566ns (65.501%))
  Logic Levels:           19  (CARRY4=6 LUT2=2 LUT3=3 LUT4=2 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.617     4.975    rast/startXBank/CLK
    SLICE_X69Y105        FDRE                                         r  rast/startXBank/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.419     5.394 f  rast/startXBank/Q_reg[3]/Q
                         net (fo=9, routed)           0.992     6.386    rast/startXBank/Q[1]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.297     6.683 r  rast/startXBank/Q[3]_i_36/O
                         net (fo=4, routed)           0.622     7.305    rast/startXBank/Q_reg[3]_3
    SLICE_X69Y107        LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  rast/startXBank/Q[10]_i_38/O
                         net (fo=1, routed)           0.000     7.429    rast/xSub/subtraction/Q_reg[9]_0[1]
    SLICE_X69Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.830 r  rast/xSub/subtraction/Q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.830    rast/xSub/subtraction/Q_reg[10]_i_28_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.052 r  rast/xSub/subtraction/Q_reg[3]_i_15/O[0]
                         net (fo=23, routed)          0.679     8.731    rast/xSub/subtraction/valIn[2]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.299     9.030 f  rast/xSub/subtraction/Q[10]_i_31/O
                         net (fo=3, routed)           0.561     9.591    rast/xSub/subtraction/Q[10]_i_31_n_0
    SLICE_X71Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  rast/xSub/subtraction/Q[10]_i_18/O
                         net (fo=7, routed)           0.582    10.297    rast/xSub/subtraction/Q_reg[10]_0
    SLICE_X71Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  rast/xSub/subtraction/Q[3]_i_24/O
                         net (fo=1, routed)           0.000    10.421    rast/xSub/subtraction/Q[3]_i_24_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.912 r  rast/xSub/subtraction/Q_reg[3]_i_14/CO[1]
                         net (fo=55, routed)          0.681    11.594    rast/yZone
    SLICE_X72Y110        LUT3 (Prop_lut3_I1_O)        0.329    11.923 r  rast/blockRam_i_i_87/O
                         net (fo=9, routed)           0.343    12.266    rast/blockRam_i_i_87_n_0
    SLICE_X72Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  rast/blockRam_i_i_107/O
                         net (fo=1, routed)           0.000    12.390    rast/blockRam_i_i_107_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.940 r  rast/blockRam_i_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.940    rast/blockRam_i_i_78_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.253 r  rast/blockRam_i_i_36/O[3]
                         net (fo=4, routed)           1.064    14.316    rast/blockRam_i_i_36_n_4
    SLICE_X71Y113        LUT4 (Prop_lut4_I2_O)        0.306    14.622 r  rast/blockRam_i_i_41/O
                         net (fo=1, routed)           0.000    14.622    rast/majorCounter/Q_reg[5]_2[1]
    SLICE_X71Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.262 f  rast/majorCounter/blockRam_i_i_27/O[3]
                         net (fo=2, routed)           0.373    15.635    fbc/bramB/w_addr[11]
    SLICE_X70Y113        LUT3 (Prop_lut3_I0_O)        0.306    15.941 f  fbc/bramB/blockRam_i_i_2__0/O
                         net (fo=16, routed)          1.177    17.119    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[17]
    SLICE_X81Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.243 f  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_9/O
                         net (fo=10, routed)          0.842    18.084    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_9_n_0
    SLICE_X78Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.208 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_18__0/O
                         net (fo=1, routed)           0.656    18.864    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_18__0_n_0
    SLICE_X79Y102        LUT6 (Prop_lut6_I5_O)        0.124    18.988 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__0/O
                         net (fo=1, routed)           1.054    20.042    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__0_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.166 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__2/O
                         net (fo=6, routed)           0.941    21.106    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ENA
    RAMB36_X3Y15         RAMB36E1                                     r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.629    14.814    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.173    14.987    
                         clock uncertainty           -0.035    14.952    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.509    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -21.106    
  -------------------------------------------------------------------
                         slack                                 -6.598    

Slack (VIOLATED) :        -6.536ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.074ns  (logic 5.565ns (34.621%)  route 10.509ns (65.379%))
  Logic Levels:           19  (CARRY4=6 LUT2=2 LUT3=3 LUT4=2 LUT6=6)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.617     4.975    rast/startXBank/CLK
    SLICE_X69Y105        FDRE                                         r  rast/startXBank/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.419     5.394 f  rast/startXBank/Q_reg[3]/Q
                         net (fo=9, routed)           0.992     6.386    rast/startXBank/Q[1]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.297     6.683 r  rast/startXBank/Q[3]_i_36/O
                         net (fo=4, routed)           0.622     7.305    rast/startXBank/Q_reg[3]_3
    SLICE_X69Y107        LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  rast/startXBank/Q[10]_i_38/O
                         net (fo=1, routed)           0.000     7.429    rast/xSub/subtraction/Q_reg[9]_0[1]
    SLICE_X69Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.830 r  rast/xSub/subtraction/Q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.830    rast/xSub/subtraction/Q_reg[10]_i_28_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.052 r  rast/xSub/subtraction/Q_reg[3]_i_15/O[0]
                         net (fo=23, routed)          0.679     8.731    rast/xSub/subtraction/valIn[2]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.299     9.030 f  rast/xSub/subtraction/Q[10]_i_31/O
                         net (fo=3, routed)           0.561     9.591    rast/xSub/subtraction/Q[10]_i_31_n_0
    SLICE_X71Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  rast/xSub/subtraction/Q[10]_i_18/O
                         net (fo=7, routed)           0.582    10.297    rast/xSub/subtraction/Q_reg[10]_0
    SLICE_X71Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  rast/xSub/subtraction/Q[3]_i_24/O
                         net (fo=1, routed)           0.000    10.421    rast/xSub/subtraction/Q[3]_i_24_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.912 r  rast/xSub/subtraction/Q_reg[3]_i_14/CO[1]
                         net (fo=55, routed)          0.681    11.594    rast/yZone
    SLICE_X72Y110        LUT3 (Prop_lut3_I1_O)        0.329    11.923 r  rast/blockRam_i_i_87/O
                         net (fo=9, routed)           0.343    12.266    rast/blockRam_i_i_87_n_0
    SLICE_X72Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  rast/blockRam_i_i_107/O
                         net (fo=1, routed)           0.000    12.390    rast/blockRam_i_i_107_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.940 r  rast/blockRam_i_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.940    rast/blockRam_i_i_78_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.253 r  rast/blockRam_i_i_36/O[3]
                         net (fo=4, routed)           1.064    14.316    rast/blockRam_i_i_36_n_4
    SLICE_X71Y113        LUT4 (Prop_lut4_I2_O)        0.306    14.622 r  rast/blockRam_i_i_41/O
                         net (fo=1, routed)           0.000    14.622    rast/majorCounter/Q_reg[5]_2[1]
    SLICE_X71Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.262 f  rast/majorCounter/blockRam_i_i_27/O[3]
                         net (fo=2, routed)           0.373    15.635    fbc/bramB/w_addr[11]
    SLICE_X70Y113        LUT3 (Prop_lut3_I0_O)        0.306    15.941 f  fbc/bramB/blockRam_i_i_2__0/O
                         net (fo=16, routed)          1.177    17.119    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[17]
    SLICE_X81Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.243 f  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_9/O
                         net (fo=10, routed)          0.842    18.084    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_9_n_0
    SLICE_X78Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.208 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_18__0/O
                         net (fo=1, routed)           0.656    18.864    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_18__0_n_0
    SLICE_X79Y102        LUT6 (Prop_lut6_I5_O)        0.124    18.988 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__0/O
                         net (fo=1, routed)           1.054    20.042    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__0_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.166 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__2/O
                         net (fo=6, routed)           0.884    21.049    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ENA
    RAMB36_X3Y16         RAMB36E1                                     r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.634    14.819    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.173    14.992    
                         clock uncertainty           -0.035    14.957    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.514    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -21.049    
  -------------------------------------------------------------------
                         slack                                 -6.536    

Slack (VIOLATED) :        -6.419ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.944ns  (logic 5.565ns (34.904%)  route 10.379ns (65.096%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.617     4.975    rast/startXBank/CLK
    SLICE_X69Y105        FDRE                                         r  rast/startXBank/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.419     5.394 f  rast/startXBank/Q_reg[3]/Q
                         net (fo=9, routed)           0.992     6.386    rast/startXBank/Q[1]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.297     6.683 r  rast/startXBank/Q[3]_i_36/O
                         net (fo=4, routed)           0.622     7.305    rast/startXBank/Q_reg[3]_3
    SLICE_X69Y107        LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  rast/startXBank/Q[10]_i_38/O
                         net (fo=1, routed)           0.000     7.429    rast/xSub/subtraction/Q_reg[9]_0[1]
    SLICE_X69Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.830 r  rast/xSub/subtraction/Q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.830    rast/xSub/subtraction/Q_reg[10]_i_28_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.052 r  rast/xSub/subtraction/Q_reg[3]_i_15/O[0]
                         net (fo=23, routed)          0.679     8.731    rast/xSub/subtraction/valIn[2]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.299     9.030 f  rast/xSub/subtraction/Q[10]_i_31/O
                         net (fo=3, routed)           0.561     9.591    rast/xSub/subtraction/Q[10]_i_31_n_0
    SLICE_X71Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  rast/xSub/subtraction/Q[10]_i_18/O
                         net (fo=7, routed)           0.582    10.297    rast/xSub/subtraction/Q_reg[10]_0
    SLICE_X71Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  rast/xSub/subtraction/Q[3]_i_24/O
                         net (fo=1, routed)           0.000    10.421    rast/xSub/subtraction/Q[3]_i_24_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.912 r  rast/xSub/subtraction/Q_reg[3]_i_14/CO[1]
                         net (fo=55, routed)          0.681    11.594    rast/yZone
    SLICE_X72Y110        LUT3 (Prop_lut3_I1_O)        0.329    11.923 r  rast/blockRam_i_i_87/O
                         net (fo=9, routed)           0.343    12.266    rast/blockRam_i_i_87_n_0
    SLICE_X72Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  rast/blockRam_i_i_107/O
                         net (fo=1, routed)           0.000    12.390    rast/blockRam_i_i_107_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.940 r  rast/blockRam_i_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.940    rast/blockRam_i_i_78_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.253 r  rast/blockRam_i_i_36/O[3]
                         net (fo=4, routed)           1.064    14.316    rast/blockRam_i_i_36_n_4
    SLICE_X71Y113        LUT4 (Prop_lut4_I2_O)        0.306    14.622 r  rast/blockRam_i_i_41/O
                         net (fo=1, routed)           0.000    14.622    rast/majorCounter/Q_reg[5]_2[1]
    SLICE_X71Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.262 r  rast/majorCounter/blockRam_i_i_27/O[3]
                         net (fo=2, routed)           0.309    15.571    fbc/bramA/w_addr[11]
    SLICE_X69Y112        LUT3 (Prop_lut3_I2_O)        0.306    15.877 r  fbc/bramA/blockRam_i_i_2/O
                         net (fo=16, routed)          1.418    17.295    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[17]
    SLICE_X66Y89         LUT3 (Prop_lut3_I2_O)        0.124    17.419 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_8/O
                         net (fo=10, routed)          0.733    18.152    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I1_O)        0.124    18.276 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_10__0/O
                         net (fo=1, routed)           0.403    18.679    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_10__0_n_0
    SLICE_X67Y87         LUT5 (Prop_lut5_I0_O)        0.124    18.803 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_4__2/O
                         net (fo=1, routed)           0.575    19.378    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_4__2_n_0
    SLICE_X69Y87         LUT6 (Prop_lut6_I2_O)        0.124    19.502 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__2/O
                         net (fo=6, routed)           1.417    20.919    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ENA
    RAMB36_X2Y13         RAMB36E1                                     r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.621    14.806    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.173    14.979    
                         clock uncertainty           -0.035    14.944    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.501    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -20.919    
  -------------------------------------------------------------------
                         slack                                 -6.419    

Slack (VIOLATED) :        -6.326ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.868ns  (logic 5.565ns (35.071%)  route 10.303ns (64.929%))
  Logic Levels:           19  (CARRY4=6 LUT2=2 LUT3=3 LUT4=2 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.617     4.975    rast/startXBank/CLK
    SLICE_X69Y105        FDRE                                         r  rast/startXBank/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.419     5.394 f  rast/startXBank/Q_reg[3]/Q
                         net (fo=9, routed)           0.992     6.386    rast/startXBank/Q[1]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.297     6.683 r  rast/startXBank/Q[3]_i_36/O
                         net (fo=4, routed)           0.622     7.305    rast/startXBank/Q_reg[3]_3
    SLICE_X69Y107        LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  rast/startXBank/Q[10]_i_38/O
                         net (fo=1, routed)           0.000     7.429    rast/xSub/subtraction/Q_reg[9]_0[1]
    SLICE_X69Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.830 r  rast/xSub/subtraction/Q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.830    rast/xSub/subtraction/Q_reg[10]_i_28_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.052 r  rast/xSub/subtraction/Q_reg[3]_i_15/O[0]
                         net (fo=23, routed)          0.679     8.731    rast/xSub/subtraction/valIn[2]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.299     9.030 f  rast/xSub/subtraction/Q[10]_i_31/O
                         net (fo=3, routed)           0.561     9.591    rast/xSub/subtraction/Q[10]_i_31_n_0
    SLICE_X71Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  rast/xSub/subtraction/Q[10]_i_18/O
                         net (fo=7, routed)           0.582    10.297    rast/xSub/subtraction/Q_reg[10]_0
    SLICE_X71Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  rast/xSub/subtraction/Q[3]_i_24/O
                         net (fo=1, routed)           0.000    10.421    rast/xSub/subtraction/Q[3]_i_24_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.912 r  rast/xSub/subtraction/Q_reg[3]_i_14/CO[1]
                         net (fo=55, routed)          0.681    11.594    rast/yZone
    SLICE_X72Y110        LUT3 (Prop_lut3_I1_O)        0.329    11.923 r  rast/blockRam_i_i_87/O
                         net (fo=9, routed)           0.343    12.266    rast/blockRam_i_i_87_n_0
    SLICE_X72Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  rast/blockRam_i_i_107/O
                         net (fo=1, routed)           0.000    12.390    rast/blockRam_i_i_107_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.940 r  rast/blockRam_i_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.940    rast/blockRam_i_i_78_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.253 r  rast/blockRam_i_i_36/O[3]
                         net (fo=4, routed)           1.064    14.316    rast/blockRam_i_i_36_n_4
    SLICE_X71Y113        LUT4 (Prop_lut4_I2_O)        0.306    14.622 r  rast/blockRam_i_i_41/O
                         net (fo=1, routed)           0.000    14.622    rast/majorCounter/Q_reg[5]_2[1]
    SLICE_X71Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.262 f  rast/majorCounter/blockRam_i_i_27/O[3]
                         net (fo=2, routed)           0.373    15.635    fbc/bramB/w_addr[11]
    SLICE_X70Y113        LUT3 (Prop_lut3_I0_O)        0.306    15.941 f  fbc/bramB/blockRam_i_i_2__0/O
                         net (fo=16, routed)          1.177    17.119    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[17]
    SLICE_X81Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.243 f  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_9/O
                         net (fo=10, routed)          0.842    18.084    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_9_n_0
    SLICE_X78Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.208 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_18__0/O
                         net (fo=1, routed)           0.656    18.864    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_18__0_n_0
    SLICE_X79Y102        LUT6 (Prop_lut6_I5_O)        0.124    18.988 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__0/O
                         net (fo=1, routed)           1.054    20.042    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__0_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.166 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__2/O
                         net (fo=6, routed)           0.677    20.843    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/state_reg[0]
    RAMB36_X3Y17         RAMB36E1                                     r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.638    14.823    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.173    14.996    
                         clock uncertainty           -0.035    14.961    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.518    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                         -20.843    
  -------------------------------------------------------------------
                         slack                                 -6.326    

Slack (VIOLATED) :        -6.322ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.764ns  (logic 5.565ns (35.303%)  route 10.199ns (64.697%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 14.722 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.617     4.975    rast/startXBank/CLK
    SLICE_X69Y105        FDRE                                         r  rast/startXBank/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.419     5.394 f  rast/startXBank/Q_reg[3]/Q
                         net (fo=9, routed)           0.992     6.386    rast/startXBank/Q[1]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.297     6.683 r  rast/startXBank/Q[3]_i_36/O
                         net (fo=4, routed)           0.622     7.305    rast/startXBank/Q_reg[3]_3
    SLICE_X69Y107        LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  rast/startXBank/Q[10]_i_38/O
                         net (fo=1, routed)           0.000     7.429    rast/xSub/subtraction/Q_reg[9]_0[1]
    SLICE_X69Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.830 r  rast/xSub/subtraction/Q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.830    rast/xSub/subtraction/Q_reg[10]_i_28_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.052 r  rast/xSub/subtraction/Q_reg[3]_i_15/O[0]
                         net (fo=23, routed)          0.679     8.731    rast/xSub/subtraction/valIn[2]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.299     9.030 f  rast/xSub/subtraction/Q[10]_i_31/O
                         net (fo=3, routed)           0.561     9.591    rast/xSub/subtraction/Q[10]_i_31_n_0
    SLICE_X71Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  rast/xSub/subtraction/Q[10]_i_18/O
                         net (fo=7, routed)           0.582    10.297    rast/xSub/subtraction/Q_reg[10]_0
    SLICE_X71Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  rast/xSub/subtraction/Q[3]_i_24/O
                         net (fo=1, routed)           0.000    10.421    rast/xSub/subtraction/Q[3]_i_24_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.912 r  rast/xSub/subtraction/Q_reg[3]_i_14/CO[1]
                         net (fo=55, routed)          0.681    11.594    rast/yZone
    SLICE_X72Y110        LUT3 (Prop_lut3_I1_O)        0.329    11.923 r  rast/blockRam_i_i_87/O
                         net (fo=9, routed)           0.343    12.266    rast/blockRam_i_i_87_n_0
    SLICE_X72Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  rast/blockRam_i_i_107/O
                         net (fo=1, routed)           0.000    12.390    rast/blockRam_i_i_107_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.940 r  rast/blockRam_i_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.940    rast/blockRam_i_i_78_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.253 r  rast/blockRam_i_i_36/O[3]
                         net (fo=4, routed)           1.064    14.316    rast/blockRam_i_i_36_n_4
    SLICE_X71Y113        LUT4 (Prop_lut4_I2_O)        0.306    14.622 r  rast/blockRam_i_i_41/O
                         net (fo=1, routed)           0.000    14.622    rast/majorCounter/Q_reg[5]_2[1]
    SLICE_X71Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.262 r  rast/majorCounter/blockRam_i_i_27/O[3]
                         net (fo=2, routed)           0.309    15.571    fbc/bramA/w_addr[11]
    SLICE_X69Y112        LUT3 (Prop_lut3_I2_O)        0.306    15.877 r  fbc/bramA/blockRam_i_i_2/O
                         net (fo=16, routed)          1.418    17.295    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[17]
    SLICE_X66Y89         LUT3 (Prop_lut3_I2_O)        0.124    17.419 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_8/O
                         net (fo=10, routed)          0.733    18.152    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I1_O)        0.124    18.276 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_10__0/O
                         net (fo=1, routed)           0.403    18.679    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_10__0_n_0
    SLICE_X67Y87         LUT5 (Prop_lut5_I0_O)        0.124    18.803 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_4__2/O
                         net (fo=1, routed)           0.575    19.378    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_4__2_n_0
    SLICE_X69Y87         LUT6 (Prop_lut6_I2_O)        0.124    19.502 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__2/O
                         net (fo=6, routed)           1.236    20.739    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    RAMB36_X1Y13         RAMB36E1                                     r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.537    14.722    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.173    14.895    
                         clock uncertainty           -0.035    14.860    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.417    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -20.739    
  -------------------------------------------------------------------
                         slack                                 -6.322    

Slack (VIOLATED) :        -6.306ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.850ns  (logic 5.565ns (35.110%)  route 10.285ns (64.890%))
  Logic Levels:           19  (CARRY4=6 LUT2=2 LUT3=3 LUT4=2 LUT6=6)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.617     4.975    rast/startXBank/CLK
    SLICE_X69Y105        FDRE                                         r  rast/startXBank/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.419     5.394 f  rast/startXBank/Q_reg[3]/Q
                         net (fo=9, routed)           0.992     6.386    rast/startXBank/Q[1]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.297     6.683 r  rast/startXBank/Q[3]_i_36/O
                         net (fo=4, routed)           0.622     7.305    rast/startXBank/Q_reg[3]_3
    SLICE_X69Y107        LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  rast/startXBank/Q[10]_i_38/O
                         net (fo=1, routed)           0.000     7.429    rast/xSub/subtraction/Q_reg[9]_0[1]
    SLICE_X69Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.830 r  rast/xSub/subtraction/Q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.830    rast/xSub/subtraction/Q_reg[10]_i_28_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.052 r  rast/xSub/subtraction/Q_reg[3]_i_15/O[0]
                         net (fo=23, routed)          0.679     8.731    rast/xSub/subtraction/valIn[2]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.299     9.030 f  rast/xSub/subtraction/Q[10]_i_31/O
                         net (fo=3, routed)           0.561     9.591    rast/xSub/subtraction/Q[10]_i_31_n_0
    SLICE_X71Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  rast/xSub/subtraction/Q[10]_i_18/O
                         net (fo=7, routed)           0.582    10.297    rast/xSub/subtraction/Q_reg[10]_0
    SLICE_X71Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  rast/xSub/subtraction/Q[3]_i_24/O
                         net (fo=1, routed)           0.000    10.421    rast/xSub/subtraction/Q[3]_i_24_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.912 r  rast/xSub/subtraction/Q_reg[3]_i_14/CO[1]
                         net (fo=55, routed)          0.681    11.594    rast/yZone
    SLICE_X72Y110        LUT3 (Prop_lut3_I1_O)        0.329    11.923 r  rast/blockRam_i_i_87/O
                         net (fo=9, routed)           0.343    12.266    rast/blockRam_i_i_87_n_0
    SLICE_X72Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  rast/blockRam_i_i_107/O
                         net (fo=1, routed)           0.000    12.390    rast/blockRam_i_i_107_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.940 r  rast/blockRam_i_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.940    rast/blockRam_i_i_78_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.253 r  rast/blockRam_i_i_36/O[3]
                         net (fo=4, routed)           1.064    14.316    rast/blockRam_i_i_36_n_4
    SLICE_X71Y113        LUT4 (Prop_lut4_I2_O)        0.306    14.622 r  rast/blockRam_i_i_41/O
                         net (fo=1, routed)           0.000    14.622    rast/majorCounter/Q_reg[5]_2[1]
    SLICE_X71Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.262 f  rast/majorCounter/blockRam_i_i_27/O[3]
                         net (fo=2, routed)           0.373    15.635    fbc/bramB/w_addr[11]
    SLICE_X70Y113        LUT3 (Prop_lut3_I0_O)        0.306    15.941 f  fbc/bramB/blockRam_i_i_2__0/O
                         net (fo=16, routed)          1.177    17.119    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[17]
    SLICE_X81Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.243 f  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_9/O
                         net (fo=10, routed)          0.842    18.084    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_9_n_0
    SLICE_X78Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.208 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_18__0/O
                         net (fo=1, routed)           0.656    18.864    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_18__0_n_0
    SLICE_X79Y102        LUT6 (Prop_lut6_I5_O)        0.124    18.988 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__0/O
                         net (fo=1, routed)           1.054    20.042    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__0_n_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I5_O)        0.124    20.166 r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__2/O
                         net (fo=6, routed)           0.660    20.826    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/state_reg[0]
    RAMB36_X3Y18         RAMB36E1                                     r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.640    14.825    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.173    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.520    fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -20.826    
  -------------------------------------------------------------------
                         slack                                 -6.306    

Slack (VIOLATED) :        -6.256ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.692ns  (logic 5.565ns (35.464%)  route 10.127ns (64.536%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 14.716 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.617     4.975    rast/startXBank/CLK
    SLICE_X69Y105        FDRE                                         r  rast/startXBank/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.419     5.394 f  rast/startXBank/Q_reg[3]/Q
                         net (fo=9, routed)           0.992     6.386    rast/startXBank/Q[1]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.297     6.683 r  rast/startXBank/Q[3]_i_36/O
                         net (fo=4, routed)           0.622     7.305    rast/startXBank/Q_reg[3]_3
    SLICE_X69Y107        LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  rast/startXBank/Q[10]_i_38/O
                         net (fo=1, routed)           0.000     7.429    rast/xSub/subtraction/Q_reg[9]_0[1]
    SLICE_X69Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.830 r  rast/xSub/subtraction/Q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.830    rast/xSub/subtraction/Q_reg[10]_i_28_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.052 r  rast/xSub/subtraction/Q_reg[3]_i_15/O[0]
                         net (fo=23, routed)          0.679     8.731    rast/xSub/subtraction/valIn[2]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.299     9.030 f  rast/xSub/subtraction/Q[10]_i_31/O
                         net (fo=3, routed)           0.561     9.591    rast/xSub/subtraction/Q[10]_i_31_n_0
    SLICE_X71Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  rast/xSub/subtraction/Q[10]_i_18/O
                         net (fo=7, routed)           0.582    10.297    rast/xSub/subtraction/Q_reg[10]_0
    SLICE_X71Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  rast/xSub/subtraction/Q[3]_i_24/O
                         net (fo=1, routed)           0.000    10.421    rast/xSub/subtraction/Q[3]_i_24_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.912 r  rast/xSub/subtraction/Q_reg[3]_i_14/CO[1]
                         net (fo=55, routed)          0.681    11.594    rast/yZone
    SLICE_X72Y110        LUT3 (Prop_lut3_I1_O)        0.329    11.923 r  rast/blockRam_i_i_87/O
                         net (fo=9, routed)           0.343    12.266    rast/blockRam_i_i_87_n_0
    SLICE_X72Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  rast/blockRam_i_i_107/O
                         net (fo=1, routed)           0.000    12.390    rast/blockRam_i_i_107_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.940 r  rast/blockRam_i_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.940    rast/blockRam_i_i_78_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.253 r  rast/blockRam_i_i_36/O[3]
                         net (fo=4, routed)           1.064    14.316    rast/blockRam_i_i_36_n_4
    SLICE_X71Y113        LUT4 (Prop_lut4_I2_O)        0.306    14.622 r  rast/blockRam_i_i_41/O
                         net (fo=1, routed)           0.000    14.622    rast/majorCounter/Q_reg[5]_2[1]
    SLICE_X71Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.262 r  rast/majorCounter/blockRam_i_i_27/O[3]
                         net (fo=2, routed)           0.309    15.571    fbc/bramA/w_addr[11]
    SLICE_X69Y112        LUT3 (Prop_lut3_I2_O)        0.306    15.877 r  fbc/bramA/blockRam_i_i_2/O
                         net (fo=16, routed)          1.418    17.295    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[17]
    SLICE_X66Y89         LUT3 (Prop_lut3_I2_O)        0.124    17.419 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_8/O
                         net (fo=10, routed)          0.733    18.152    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_8_n_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I1_O)        0.124    18.276 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_10__0/O
                         net (fo=1, routed)           0.403    18.679    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_10__0_n_0
    SLICE_X67Y87         LUT5 (Prop_lut5_I0_O)        0.124    18.803 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_4__2/O
                         net (fo=1, routed)           0.575    19.378    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_4__2_n_0
    SLICE_X69Y87         LUT6 (Prop_lut6_I2_O)        0.124    19.502 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__2/O
                         net (fo=6, routed)           1.165    20.667    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    RAMB36_X1Y14         RAMB36E1                                     r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.531    14.716    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.173    14.889    
                         clock uncertainty           -0.035    14.854    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.411    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -20.667    
  -------------------------------------------------------------------
                         slack                                 -6.256    

Slack (VIOLATED) :        -6.227ns  (required time - arrival time)
  Source:                 rast/startXBank/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.761ns  (logic 5.501ns (34.902%)  route 10.260ns (65.098%))
  Logic Levels:           19  (CARRY4=6 LUT2=2 LUT3=4 LUT4=2 LUT6=5)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.617     4.975    rast/startXBank/CLK
    SLICE_X69Y105        FDRE                                         r  rast/startXBank/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.419     5.394 f  rast/startXBank/Q_reg[3]/Q
                         net (fo=9, routed)           0.992     6.386    rast/startXBank/Q[1]
    SLICE_X67Y107        LUT6 (Prop_lut6_I3_O)        0.297     6.683 r  rast/startXBank/Q[3]_i_36/O
                         net (fo=4, routed)           0.622     7.305    rast/startXBank/Q_reg[3]_3
    SLICE_X69Y107        LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  rast/startXBank/Q[10]_i_38/O
                         net (fo=1, routed)           0.000     7.429    rast/xSub/subtraction/Q_reg[9]_0[1]
    SLICE_X69Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.830 r  rast/xSub/subtraction/Q_reg[10]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.830    rast/xSub/subtraction/Q_reg[10]_i_28_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.052 r  rast/xSub/subtraction/Q_reg[3]_i_15/O[0]
                         net (fo=23, routed)          0.679     8.731    rast/xSub/subtraction/valIn[2]
    SLICE_X68Y109        LUT3 (Prop_lut3_I0_O)        0.299     9.030 f  rast/xSub/subtraction/Q[10]_i_31/O
                         net (fo=3, routed)           0.561     9.591    rast/xSub/subtraction/Q[10]_i_31_n_0
    SLICE_X71Y110        LUT6 (Prop_lut6_I0_O)        0.124     9.715 r  rast/xSub/subtraction/Q[10]_i_18/O
                         net (fo=7, routed)           0.582    10.297    rast/xSub/subtraction/Q_reg[10]_0
    SLICE_X71Y109        LUT2 (Prop_lut2_I0_O)        0.124    10.421 r  rast/xSub/subtraction/Q[3]_i_24/O
                         net (fo=1, routed)           0.000    10.421    rast/xSub/subtraction/Q[3]_i_24_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.912 r  rast/xSub/subtraction/Q_reg[3]_i_14/CO[1]
                         net (fo=55, routed)          0.681    11.594    rast/yZone
    SLICE_X72Y110        LUT3 (Prop_lut3_I1_O)        0.329    11.923 r  rast/blockRam_i_i_87/O
                         net (fo=9, routed)           0.343    12.266    rast/blockRam_i_i_87_n_0
    SLICE_X72Y111        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  rast/blockRam_i_i_107/O
                         net (fo=1, routed)           0.000    12.390    rast/blockRam_i_i_107_n_0
    SLICE_X72Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.940 r  rast/blockRam_i_i_78/CO[3]
                         net (fo=1, routed)           0.000    12.940    rast/blockRam_i_i_78_n_0
    SLICE_X72Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.253 r  rast/blockRam_i_i_36/O[3]
                         net (fo=4, routed)           1.064    14.316    rast/blockRam_i_i_36_n_4
    SLICE_X71Y113        LUT4 (Prop_lut4_I2_O)        0.306    14.622 r  rast/blockRam_i_i_41/O
                         net (fo=1, routed)           0.000    14.622    rast/majorCounter/Q_reg[5]_2[1]
    SLICE_X71Y113        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.202 f  rast/majorCounter/blockRam_i_i_27/O[2]
                         net (fo=2, routed)           0.316    15.518    fbc/bramA/w_addr[10]
    SLICE_X70Y112        LUT3 (Prop_lut3_I2_O)        0.302    15.820 f  fbc/bramA/blockRam_i_i_3/O
                         net (fo=16, routed)          0.989    16.809    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[16]
    SLICE_X72Y106        LUT2 (Prop_lut2_I0_O)        0.124    16.933 f  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_6/O
                         net (fo=8, routed)           0.766    17.698    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_6_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I5_O)        0.124    17.822 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__1/O
                         net (fo=1, routed)           0.667    18.489    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_7__1_n_0
    SLICE_X73Y104        LUT6 (Prop_lut6_I0_O)        0.124    18.613 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_4__1/O
                         net (fo=1, routed)           0.315    18.929    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_4__1_n_0
    SLICE_X75Y105        LUT3 (Prop_lut3_I2_O)        0.124    19.053 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1/O
                         net (fo=6, routed)           1.684    20.737    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ENA
    RAMB36_X2Y11         RAMB36E1                                     r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.630    14.815    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.173    14.988    
                         clock uncertainty           -0.035    14.953    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.510    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -20.737    
  -------------------------------------------------------------------
                         slack                                 -6.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rast/majorCounter/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rast/majorCounter/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.588     1.421    rast/majorCounter/CLK
    SLICE_X75Y112        FDRE                                         r  rast/majorCounter/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141     1.562 r  rast/majorCounter/Q_reg[6]/Q
                         net (fo=8, routed)           0.123     1.685    rast/majorCounter/Q[6]
    SLICE_X74Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.730 r  rast/majorCounter/Q[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.730    rast/majorCounter/Q0[10]
    SLICE_X74Y112        FDRE                                         r  rast/majorCounter/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.860     1.929    rast/majorCounter/CLK
    SLICE_X74Y112        FDRE                                         r  rast/majorCounter/Q_reg[10]/C
                         clock pessimism             -0.494     1.434    
    SLICE_X74Y112        FDRE (Hold_fdre_C_D)         0.120     1.554    rast/majorCounter/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rast/majorCounter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rast/majorCounter/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.589     1.422    rast/majorCounter/CLK
    SLICE_X75Y111        FDRE                                         r  rast/majorCounter/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.141     1.563 r  rast/majorCounter/Q_reg[0]/Q
                         net (fo=14, routed)          0.150     1.713    rast/majorCounter/Q[0]
    SLICE_X74Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.758 r  rast/majorCounter/Q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.758    rast/majorCounter/Q0[5]
    SLICE_X74Y111        FDRE                                         r  rast/majorCounter/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     1.931    rast/majorCounter/CLK
    SLICE_X74Y111        FDRE                                         r  rast/majorCounter/Q_reg[5]/C
                         clock pessimism             -0.495     1.435    
    SLICE_X74Y111        FDRE (Hold_fdre_C_D)         0.121     1.556    rast/majorCounter/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.580     1.413    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y120        FDRE                                         r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.141     1.554 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.182     1.737    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X72Y121        FDRE                                         r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.849     1.918    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y121        FDRE                                         r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.491     1.426    
    SLICE_X72Y121        FDRE (Hold_fdre_C_D)         0.066     1.492    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.126%)  route 0.186ns (56.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.583     1.416    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y117        FDRE                                         r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDRE (Prop_fdre_C_Q)         0.141     1.557 r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=1, routed)           0.186     1.743    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X72Y119        FDRE                                         r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.850     1.920    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X72Y119        FDRE                                         r  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism             -0.491     1.428    
    SLICE_X72Y119        FDRE (Hold_fdre_C_D)         0.070     1.498    fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rast/majorCounter/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rast/majorCounter/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.589     1.422    rast/majorCounter/CLK
    SLICE_X74Y110        FDRE                                         r  rast/majorCounter/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.164     1.586 r  rast/majorCounter/Q_reg[8]/Q
                         net (fo=6, routed)           0.175     1.762    rast/majorCounter/Q[8]
    SLICE_X74Y110        LUT5 (Prop_lut5_I4_O)        0.043     1.805 r  rast/majorCounter/Q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.805    rast/majorCounter/Q0[9]
    SLICE_X74Y110        FDRE                                         r  rast/majorCounter/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     1.931    rast/majorCounter/CLK
    SLICE_X74Y110        FDRE                                         r  rast/majorCounter/Q_reg[9]/C
                         clock pessimism             -0.508     1.422    
    SLICE_X74Y110        FDRE (Hold_fdre_C_D)         0.131     1.553    rast/majorCounter/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 rast/majorCounter/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rast/majorCounter/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.371%)  route 0.194ns (50.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.589     1.422    rast/majorCounter/CLK
    SLICE_X75Y111        FDRE                                         r  rast/majorCounter/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.141     1.563 r  rast/majorCounter/Q_reg[0]/Q
                         net (fo=14, routed)          0.194     1.757    rast/majorCounter/Q[0]
    SLICE_X75Y110        LUT3 (Prop_lut3_I1_O)        0.048     1.805 r  rast/majorCounter/Q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.805    rast/majorCounter/Q0[2]
    SLICE_X75Y110        FDRE                                         r  rast/majorCounter/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     1.931    rast/majorCounter/CLK
    SLICE_X75Y110        FDRE                                         r  rast/majorCounter/Q_reg[2]/C
                         clock pessimism             -0.492     1.438    
    SLICE_X75Y110        FDRE (Hold_fdre_C_D)         0.107     1.545    rast/majorCounter/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fbc/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fbc/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.392    fbc/CLK
    SLICE_X65Y112        FDCE                                         r  fbc/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDCE (Prop_fdce_C_Q)         0.141     1.533 r  fbc/state_reg[0]/Q
                         net (fo=81, routed)          0.168     1.702    fbc/Q[0]
    SLICE_X65Y112        LUT3 (Prop_lut3_I0_O)        0.045     1.747 r  fbc/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.747    fbc/state[0]_i_1_n_0
    SLICE_X65Y112        FDCE                                         r  fbc/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.830     1.899    fbc/CLK
    SLICE_X65Y112        FDCE                                         r  fbc/state_reg[0]/C
                         clock pessimism             -0.506     1.392    
    SLICE_X65Y112        FDCE (Hold_fdce_C_D)         0.091     1.483    fbc/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rast/majorCounter/Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rast/majorCounter/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.589     1.422    rast/majorCounter/CLK
    SLICE_X74Y110        FDRE                                         r  rast/majorCounter/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.164     1.586 r  rast/majorCounter/Q_reg[8]/Q
                         net (fo=6, routed)           0.175     1.762    rast/majorCounter/Q[8]
    SLICE_X74Y110        LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  rast/majorCounter/Q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    rast/majorCounter/Q0[8]
    SLICE_X74Y110        FDRE                                         r  rast/majorCounter/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.861     1.931    rast/majorCounter/CLK
    SLICE_X74Y110        FDRE                                         r  rast/majorCounter/Q_reg[8]/C
                         clock pessimism             -0.508     1.422    
    SLICE_X74Y110        FDRE (Hold_fdre_C_D)         0.120     1.542    rast/majorCounter/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 atb/countFrames/Q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            atb/countFrames/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.391    atb/countFrames/CLK
    SLICE_X62Y115        FDCE                                         r  atb/countFrames/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDCE (Prop_fdce_C_Q)         0.164     1.555 r  atb/countFrames/Q_reg[22]/Q
                         net (fo=2, routed)           0.125     1.681    atb/countFrames/Q_reg[22]
    SLICE_X62Y115        LUT3 (Prop_lut3_I2_O)        0.045     1.726 r  atb/countFrames/Q[20]_i_3/O
                         net (fo=1, routed)           0.000     1.726    atb/countFrames/Q[20]_i_3_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.791 r  atb/countFrames/Q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.791    atb/countFrames/Q_reg[20]_i_1_n_5
    SLICE_X62Y115        FDCE                                         r  atb/countFrames/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.826     1.896    atb/countFrames/CLK
    SLICE_X62Y115        FDCE                                         r  atb/countFrames/Q_reg[22]/C
                         clock pessimism             -0.504     1.391    
    SLICE_X62Y115        FDCE (Hold_fdce_C_D)         0.134     1.525    atb/countFrames/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rast/majorCounter/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rast/majorCounter/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.588     1.421    rast/majorCounter/CLK
    SLICE_X75Y112        FDRE                                         r  rast/majorCounter/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141     1.562 r  rast/majorCounter/Q_reg[6]/Q
                         net (fo=8, routed)           0.192     1.754    rast/majorCounter/Q[6]
    SLICE_X75Y112        LUT3 (Prop_lut3_I2_O)        0.042     1.796 r  rast/majorCounter/Q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.796    rast/majorCounter/Q0[7]
    SLICE_X75Y112        FDRE                                         r  rast/majorCounter/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.860     1.929    rast/majorCounter/CLK
    SLICE_X75Y112        FDRE                                         r  rast/majorCounter/Q_reg[7]/C
                         clock pessimism             -0.507     1.421    
    SLICE_X75Y112        FDRE (Hold_fdre_C_D)         0.107     1.528    rast/majorCounter/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y21   fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y22   fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y23   fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y24   fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y21   fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y22   fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13   fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14   fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y21   fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y22   fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y131  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y131  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y131  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y118  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y118  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y119  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y131  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y131  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y131  fbc/bramA/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y133  fbc/bramB/blockRam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.sr_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y110  atb/countFrames/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y110  atb/countFrames/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y110  atb/countFrames/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y110  atb/countFrames/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y111  atb/countFrames/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y111  atb/countFrames/Q_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y111  atb/countFrames/Q_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y111  atb/countFrames/Q_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y111  atb/countPixel/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y111  atb/countPixel/Q_reg[1]/C



