Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : sm_cta_launched 
Event Value : 99
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 50440c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].UNK400.PM_MUX => { SEL = 0 }
(r) register: 50440c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].UNK400.PM_MUX => { SEL = 0 }
(w) register: 50440c, value: 0000000e, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].UNK400.PM_MUX => { SEL = 0xe }
(w) register: 50440c, value: 0000000e, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].UNK400.PM_MUX => { SEL = 0xe }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000026, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x26 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000026, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x26 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 50440c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].UNK400.PM_MUX => { SEL = 0 }
(r) register: 504c0c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].UNK400.PM_MUX => { SEL = 0 }
(r) register: 50440c, value: 0000000e, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].UNK400.PM_MUX => { SEL = 0xe }
(r) register: 504c0c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].UNK400.PM_MUX => { SEL = 0 }
(w) register: 50440c, value: 8000000e, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].UNK400.PM_MUX => { SEL = 0xe | ENABLE }
(w) register: 504c0c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].UNK400.PM_MUX => { SEL = 0 }
(w) register: 50440c, value: 8000000e, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].UNK400.PM_MUX => { SEL = 0xe | ENABLE }
(w) register: 504c0c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].UNK400.PM_MUX => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(r) register: 18008c, value: 00000063, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0x63
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'sm_cta_launched' saved in file 'sm_cta_launched.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_load_hit 
Event Value : 0
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(r) register: 504ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_local_load_hit' saved in file 'l1_local_load_hit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_load_miss 
Event Value : 0
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(r) register: 504ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_local_load_miss' saved in file 'l1_local_load_miss.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_store_hit 
Event Value : 0
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(r) register: 504ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_local_store_hit' saved in file 'l1_local_store_hit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_store_miss 
Event Value : 0
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000003, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x3 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000003, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x3 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(r) register: 504ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_local_store_miss' saved in file 'l1_local_store_miss.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l1_global_load_hit 
Event Value : 0
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000005, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x5 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000005, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x5 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(r) register: 504ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_global_load_hit' saved in file 'l1_global_load_hit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l1_global_load_miss 
Event Value : 1584
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000006, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x6 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000006, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x6 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(r) register: 504ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(r) register: 18008c, value: 00000630, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0x630
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_global_load_miss' saved in file 'l1_global_load_miss.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : uncached_global_load_transaction 
Event Value : 0
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000002, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(r) register: 504ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'uncached_global_load_transaction' saved in file 'uncached_global_load_transaction.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : global_store_transaction 
Event Value : 787
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000003, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x3 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000003, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0x3 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000002, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(r) register: 504ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(r) register: 18008c, value: 00000313, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0x313
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'global_store_transaction' saved in file 'global_store_transaction.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l1_shared_bank_conflict 
Event Value : 0
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000006, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x6 | ENABLE }
(w) register: 5044a8, value: 80000006, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x6 | ENABLE }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5044a8, value: 80000006, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x6 | ENABLE }
(r) register: 504ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5044a8, value: 80000006, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x6 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5044a8, value: 80000006, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].L1.PM_MUX => { SEL = 0x6 | ENABLE }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(r) register: 18008c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0] => 0
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_shared_bank_conflict' saved in file 'l1_shared_bank_conflict.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : tex0_cache_sector_queries 
Event Value : 0
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 5042c0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 5042c8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 5042c0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 5042c8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040012, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B6 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180048, value: 11100f0e, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0xe | 1 = 0xf | 2 = 0x10 | 3 = 0x11 }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: ef1200ef, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0xef | 1 = 0 | 2 = 0x12 | 3 = 0xef }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040012, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B6 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180048, value: 11100f0e, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0xe | 1 = 0xf | 2 = 0x10 | 3 = 0x11 }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: ef1200ef, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0xef | 1 = 0 | 2 = 0x12 | 3 = 0xef }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 5042c0, value: 00000005, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(r) register: 5042c8, value: 00000003, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x3 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 5042c0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 5042c8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 504ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 5042c0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 5042c8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 504ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 180080, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0] => 0
(r) register: 180080, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0] => 0
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'tex0_cache_sector_queries' saved in file 'tex0_cache_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : tex0_cache_sector_misses 
Event Value : 0
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 5042c0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 5042c8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 5042c0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 5042c8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040012, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B6 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180048, value: 0d0c0b0a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0xa | 1 = 0xb | 2 = 0xc | 3 = 0xd }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: ef0e00ef, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0xef | 1 = 0 | 2 = 0xe | 3 = 0xef }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040012, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B6 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180048, value: 0d0c0b0a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0xa | 1 = 0xb | 2 = 0xc | 3 = 0xd }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: ef0e00ef, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0xef | 1 = 0 | 2 = 0xe | 3 = 0xef }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 5042c0, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(r) register: 5042c8, value: 00000003, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x3 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 5042c0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 5042c8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 504ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 5042c0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 5042c8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 504ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 180080, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0] => 0
(r) register: 180080, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0] => 0
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'tex0_cache_sector_misses' saved in file 'tex0_cache_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : tex1_cache_sector_queries 
Event Value : 0
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 5042c0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 5042c8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 5042c0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 5042c8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040012, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B6 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180048, value: 11100f0e, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0xe | 1 = 0xf | 2 = 0x10 | 3 = 0x11 }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: ef1200ef, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0xef | 1 = 0 | 2 = 0x12 | 3 = 0xef }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040012, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B6 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180048, value: 11100f0e, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0xe | 1 = 0xf | 2 = 0x10 | 3 = 0x11 }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: ef1200ef, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0xef | 1 = 0 | 2 = 0x12 | 3 = 0xef }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 5042c0, value: 00000005, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(r) register: 5042c8, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x4 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 5042c0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 5042c8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 504ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 5042c0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 5042c8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 504ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 180080, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0] => 0
(r) register: 180080, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0] => 0
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'tex1_cache_sector_queries' saved in file 'tex1_cache_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : tex1_cache_sector_misses 
Event Value : 0
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 5042c0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 5042c8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 5042c0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 5042c8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040012, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B6 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180048, value: 0d0c0b0a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0xa | 1 = 0xb | 2 = 0xc | 3 = 0xd }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: ef0e00ef, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0xef | 1 = 0 | 2 = 0xe | 3 = 0xef }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040012, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B6 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180048, value: 0d0c0b0a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0xa | 1 = 0xb | 2 = 0xc | 3 = 0xd }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: ef0e00ef, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0xef | 1 = 0 | 2 = 0xe | 3 = 0xef }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 5042c0, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(r) register: 5042c8, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x4 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 5042c0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 5042c8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 504ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 5042c0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 5042c8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 504ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 180080, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0] => 0
(r) register: 180080, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0] => 0
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'tex1_cache_sector_misses' saved in file 'tex1_cache_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : elapsed_cycles_sm 
Event Value : 24973
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18009c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18004c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18005c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(w) register: 18006c, value: 000000cd, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0] => 0xcd
(r) register: 180070, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0] => 0
(r) register: 180070, value: 0000618d, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0] => 0x618d
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1800a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'elapsed_cycles_sm' saved in file 'elapsed_cycles_sm.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : fb0_subp0_read_sectors 
Event Value : 3155
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 110100, value: 00000000, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0
(r) register: 110100, value: 00000111, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0x111
(w) register: 110100, value: 00000111, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x111
(w) register: 110100, value: 00000111, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x111
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000014, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x14 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000014, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x14 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 110100, value: 00000000, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0
(r) register: 110100, value: 00000111, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0x111
(w) register: 110100, value: 00000111, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x111
(w) register: 110100, value: 00000111, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x111
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000c53, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0xc53
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb0_subp0_read_sectors' saved in file 'fb0_subp0_read_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : fb0_subp1_read_sectors 
Event Value : 3144
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 110100, value: 00000000, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0
(r) register: 110100, value: 00000111, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0x111
(w) register: 110100, value: 00000121, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x121
(w) register: 110100, value: 00000121, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x121
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000014, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x14 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000014, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x14 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 110100, value: 00000000, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0
(r) register: 110100, value: 00000121, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0x121
(w) register: 110100, value: 00000121, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x121
(w) register: 110100, value: 00000121, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x121
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000c48, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0xc48
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb0_subp1_read_sectors' saved in file 'fb0_subp1_read_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : fb0_subp0_write_sectors 
Event Value : 1560
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 110100, value: 00000000, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0
(r) register: 110100, value: 00000121, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0x121
(w) register: 110100, value: 00000111, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x111
(w) register: 110100, value: 00000111, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x111
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 110100, value: 00000000, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0
(r) register: 110100, value: 00000111, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0x111
(w) register: 110100, value: 00000111, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x111
(w) register: 110100, value: 00000111, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x111
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000618, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0x618
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb0_subp0_write_sectors' saved in file 'fb0_subp0_write_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : fb0_subp1_write_sectors 
Event Value : 1568
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 110100, value: 00000000, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0
(r) register: 110100, value: 00000111, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0x111
(w) register: 110100, value: 00000121, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x121
(w) register: 110100, value: 00000121, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x121
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 110100, value: 00000000, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0
(r) register: 110100, value: 00000121, mask: 00000000 ==> PBFB[0].PM_UNK100 => 0x121
(w) register: 110100, value: 00000121, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x121
(w) register: 110100, value: 00000121, mask: ffffffff <== PBFB[0].PM_UNK100 => 0x121
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000620, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0x620
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb0_subp1_write_sectors' saved in file 'fb0_subp1_write_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : fb1_subp0_read_sectors 
Event Value : 3162
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 111100, value: 00000000, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0
(r) register: 111100, value: 00000111, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0x111
(w) register: 111100, value: 00000111, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x111
(w) register: 111100, value: 00000111, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x111
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000020, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x20 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000020, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x20 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 111100, value: 00000000, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0
(r) register: 111100, value: 00000111, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0x111
(w) register: 111100, value: 00000111, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x111
(w) register: 111100, value: 00000111, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x111
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000c5a, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0xc5a
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb1_subp0_read_sectors' saved in file 'fb1_subp0_read_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : fb1_subp1_read_sectors 
Event Value : 3172
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 111100, value: 00000000, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0
(r) register: 111100, value: 00000111, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0x111
(w) register: 111100, value: 00000121, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x121
(w) register: 111100, value: 00000121, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x121
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000020, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x20 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000020, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x20 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 111100, value: 00000000, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0
(r) register: 111100, value: 00000121, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0x121
(w) register: 111100, value: 00000121, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x121
(w) register: 111100, value: 00000121, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x121
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000c64, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0xc64
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb1_subp1_read_sectors' saved in file 'fb1_subp1_read_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : fb1_subp0_write_sectors 
Event Value : 1560
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 111100, value: 00000000, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0
(r) register: 111100, value: 00000121, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0x121
(w) register: 111100, value: 00000111, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x111
(w) register: 111100, value: 00000111, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x111
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000021, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x21 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000021, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x21 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 111100, value: 00000000, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0
(r) register: 111100, value: 00000111, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0x111
(w) register: 111100, value: 00000111, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x111
(w) register: 111100, value: 00000111, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x111
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000618, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0x618
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb1_subp0_write_sectors' saved in file 'fb1_subp0_write_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : fb1_subp1_write_sectors 
Event Value : 1562
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 111100, value: 00000000, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0
(r) register: 111100, value: 00000111, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0x111
(w) register: 111100, value: 00000121, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x121
(w) register: 111100, value: 00000121, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x121
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000021, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x21 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000021, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x21 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 111100, value: 00000000, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0
(r) register: 111100, value: 00000121, mask: 00000000 ==> PBFB[0x1].PM_UNK100 => 0x121
(w) register: 111100, value: 00000121, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x121
(w) register: 111100, value: 00000121, mask: ffffffff <== PBFB[0x1].PM_UNK100 => 0x121
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 0000061a, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0x61a
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb1_subp1_write_sectors' saved in file 'fb1_subp1_write_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_sector_misses 
Event Value : 3128
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070ec7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ec7
(w) register: 140028, value: 00070ec7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ec7
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000004, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x4 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000004, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x4 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070ec7, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70ec7
(w) register: 140028, value: 00070ec7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ec7
(w) register: 140028, value: 00070ec7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ec7
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000c38, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0xc38
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_write_sector_misses' saved in file 'l2_subp0_write_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_sector_misses 
Event Value : 3122
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070ec7, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70ec7
(w) register: 140028, value: 00070ed7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ed7
(w) register: 140028, value: 00070ed7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ed7
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000004, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x4 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000004, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x4 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070ed7, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70ed7
(w) register: 140028, value: 00070ed7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ed7
(w) register: 140028, value: 00070ed7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ed7
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000c32, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0xc32
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_write_sector_misses' saved in file 'l2_subp1_write_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_sector_misses 
Event Value : 6308
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070ed7, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70ed7
(w) register: 140028, value: 00070ec7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ec7
(w) register: 140028, value: 00070ec7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ec7
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000005, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x5 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000005, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x5 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070ec7, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70ec7
(w) register: 140028, value: 00070ec7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ec7
(w) register: 140028, value: 00070ec7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ec7
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 000018a4, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0x18a4
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_sector_misses' saved in file 'l2_subp0_read_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_sector_misses 
Event Value : 6317
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070ec7, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70ec7
(w) register: 140028, value: 00070ed7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ed7
(w) register: 140028, value: 00070ed7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ed7
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000005, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x5 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000005, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x5 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070ed7, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70ed7
(w) register: 140028, value: 00070ed7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ed7
(w) register: 140028, value: 00070ed7, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70ed7
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 000018ad, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0x18ad
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_sector_misses' saved in file 'l2_subp1_read_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_sector_queries 
Event Value : 3128
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070ed7, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70ed7
(w) register: 140028, value: 00071001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71001
(w) register: 140028, value: 00071001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71001
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00013012, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x30 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00013012, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x30 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071001, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71001
(w) register: 140028, value: 00071001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71001
(w) register: 140028, value: 00071001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71001
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000c38, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0xc38
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_write_sector_queries' saved in file 'l2_subp0_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_sector_queries 
Event Value : 3122
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071001, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71001
(w) register: 140028, value: 00071217, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71217
(w) register: 140028, value: 00071217, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71217
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00013012, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x30 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00013012, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x30 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071217, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71217
(w) register: 140028, value: 00071217, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71217
(w) register: 140028, value: 00071217, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71217
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000c32, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0xc32
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_write_sector_queries' saved in file 'l2_subp1_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_sector_queries 
Event Value : 6248
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071217, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71217
(w) register: 140028, value: 00071001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71001
(w) register: 140028, value: 00071001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71001
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x13 | 1 = 0x30 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x13 | 1 = 0x30 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071001, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71001
(w) register: 140028, value: 00071001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71001
(w) register: 140028, value: 00071001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71001
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00001868, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x1868
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_sector_queries' saved in file 'l2_subp0_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_sector_queries 
Event Value : 6256
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071001, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71001
(w) register: 140028, value: 00071217, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71217
(w) register: 140028, value: 00071217, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71217
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x13 | 1 = 0x30 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x13 | 1 = 0x30 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071217, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71217
(w) register: 140028, value: 00071217, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71217
(w) register: 140028, value: 00071217, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71217
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00001870, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x1870
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_sector_queries' saved in file 'l2_subp1_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_tex_sector_queries 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071217, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71217
(w) register: 140028, value: 00070c01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c01
(w) register: 140028, value: 00070c01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c01
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x13 | 1 = 0x30 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x13 | 1 = 0x30 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070c01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70c01
(w) register: 140028, value: 00070c01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c01
(w) register: 140028, value: 00070c01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c01
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_tex_sector_queries' saved in file 'l2_subp0_read_tex_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_tex_sector_queries 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070c01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70c01
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x13 | 1 = 0x30 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x13 | 1 = 0x30 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_tex_sector_queries' saved in file 'l2_subp1_read_tex_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_hit_sectors 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00071003, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71003
(w) register: 140028, value: 00071003, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71003
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x7 | 1 = 0x13 | 2 = 0x30 | 3 = 0x1 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x7 | 1 = 0x13 | 2 = 0x30 | 3 = 0x1 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071003, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71003
(w) register: 140028, value: 00071003, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71003
(w) register: 140028, value: 00071003, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71003
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_hit_sectors' saved in file 'l2_subp0_read_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_hit_sectors 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071003, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71003
(w) register: 140028, value: 00071219, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71219
(w) register: 140028, value: 00071219, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71219
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x7 | 1 = 0x13 | 2 = 0x30 | 3 = 0x1 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x7 | 1 = 0x13 | 2 = 0x30 | 3 = 0x1 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071219, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71219
(w) register: 140028, value: 00071219, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71219
(w) register: 140028, value: 00071219, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71219
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_hit_sectors' saved in file 'l2_subp1_read_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_tex_hit_sectors 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071219, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71219
(w) register: 140028, value: 00070c03, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c03
(w) register: 140028, value: 00070c03, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c03
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x7 | 1 = 0x13 | 2 = 0x30 | 3 = 0x1 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x7 | 1 = 0x13 | 2 = 0x30 | 3 = 0x1 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070c03, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70c03
(w) register: 140028, value: 00070c03, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c03
(w) register: 140028, value: 00070c03, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c03
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_tex_hit_sectors' saved in file 'l2_subp0_read_tex_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_tex_hit_sectors 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070c03, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70c03
(w) register: 140028, value: 00070e19, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e19
(w) register: 140028, value: 00070e19, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e19
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x7 | 1 = 0x13 | 2 = 0x30 | 3 = 0x1 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x7 | 1 = 0x13 | 2 = 0x30 | 3 = 0x1 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e19, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e19
(w) register: 140028, value: 00070e19, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e19
(w) register: 140028, value: 00070e19, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e19
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_tex_hit_sectors' saved in file 'l2_subp1_read_tex_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_sysmem_sector_queries 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e19, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e19
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0001130d, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0xd | 1 = 0x13 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0001130d, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0xd | 1 = 0x13 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_sysmem_sector_queries' saved in file 'l2_subp0_read_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_sysmem_sector_queries 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0001130d, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0xd | 1 = 0x13 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0001130d, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0xd | 1 = 0x13 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_sysmem_sector_queries' saved in file 'l2_subp1_read_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_sysmem_sector_queries 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0001120d, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0xd | 1 = 0x12 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0001120d, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0xd | 1 = 0x12 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_write_sysmem_sector_queries' saved in file 'l2_subp0_write_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_sysmem_sector_queries 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0001120d, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0xd | 1 = 0x12 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0001120d, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0xd | 1 = 0x12 | 2 = 0x1 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_write_sysmem_sector_queries' saved in file 'l2_subp1_write_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_total_read_sector_queries 
Event Value : 6272
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000113, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x13 | 1 = 0x1 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000113, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x13 | 1 = 0x1 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00001880, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x1880
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_total_read_sector_queries' saved in file 'l2_subp0_total_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_total_read_sector_queries 
Event Value : 6285
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000113, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x13 | 1 = 0x1 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000113, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x13 | 1 = 0x1 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 0000188d, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x188d
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_total_read_sector_queries' saved in file 'l2_subp1_total_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_total_write_sector_queries 
Event Value : 3128
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000112, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x1 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000112, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x1 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000c38, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0xc38
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_total_write_sector_queries' saved in file 'l2_subp0_total_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_total_write_sector_queries 
Event Value : 3122
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000112, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x1 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x2c | 1 = 0x2d | 2 = 0x2e | 3 = 0x2f }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000112, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x1 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 140028, value: 00070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e17
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000c32, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0xc32
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_total_write_sector_queries' saved in file 'l2_subp1_total_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_8bit 
Event Value : 0
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gld_inst_8bit' saved in file 'gld_inst_8bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_16bit 
Event Value : 0
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gld_inst_16bit' saved in file 'gld_inst_16bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_32bit 
Event Value : 49824
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 0000c2a0, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0xc2a0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gld_inst_32bit' saved in file 'gld_inst_32bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_64bit 
Event Value : 0
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gld_inst_64bit' saved in file 'gld_inst_64bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_128bit 
Event Value : 0
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gld_inst_128bit' saved in file 'gld_inst_128bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_8bit 
Event Value : 0
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gst_inst_8bit' saved in file 'gst_inst_8bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_16bit 
Event Value : 0
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gst_inst_16bit' saved in file 'gst_inst_16bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_32bit 
Event Value : 25344
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00006300, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0x6300
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gst_inst_32bit' saved in file 'gst_inst_32bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_64bit 
Event Value : 0
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gst_inst_64bit' saved in file 'gst_inst_64bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_128bit 
Event Value : 0
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gst_inst_128bit' saved in file 'gst_inst_128bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : local_load 
Event Value : 0
(w) register: 504604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000020, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000020, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'local_load' saved in file 'local_load.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : local_store 
Event Value : 0
(w) register: 504604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000050, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000050, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'local_store' saved in file 'local_store.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gld_request 
Event Value : 1568
(w) register: 504604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000030, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000030, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000620, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0x620
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gld_request' saved in file 'gld_request.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gst_request 
Event Value : 784
(w) register: 504604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000060, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000060, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000310, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0x310
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gst_request' saved in file 'gst_request.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : shared_load 
Event Value : 0
(w) register: 504604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'shared_load' saved in file 'shared_load.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : shared_store 
Event Value : 0
(w) register: 504604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000040, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000040, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'shared_store' saved in file 'shared_store.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : branch 
Event Value : 1568
(w) register: 504604, value: 00001a1a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1a | 1 = 0x1a | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00001a1a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1a | 1 = 0x1a | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 504674, value: 00000568, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0x568
(w) register: 504678, value: 0000005c, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0x5c
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'branch' saved in file 'branch.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : divergent_branch 
Event Value : 0
(w) register: 504604, value: 00001919, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x19 | 1 = 0x19 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000020, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000031, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00001919, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x19 | 1 = 0x19 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000020, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000031, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'divergent_branch' saved in file 'divergent_branch.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : warps_launched 
Event Value : 792
(w) register: 504604, value: 00000026, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x26 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000026, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x26 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000318, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0x318
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'warps_launched' saved in file 'warps_launched.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : threads_launched 
Event Value : 25088
(w) register: 504604, value: 26262626, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x26 | 1 = 0x26 | 2 = 0x26 | 3 = 0x26 }
(w) register: 504608, value: 00002626, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0x26 | 1 = 0x26 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000021, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000032, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 50473c, value: 00000043, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x3] => { GRP0 = 0x3 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504740, value: 00000054, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x4] => { GRP0 = 0x4 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504744, value: 00000065, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x5] => { GRP0 = 0x5 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 26262626, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x26 | 1 = 0x26 | 2 = 0x26 | 3 = 0x26 }
(w) register: 504608, value: 00002626, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0x26 | 1 = 0x26 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000021, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000032, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 50473c, value: 00000043, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x3] => { GRP0 = 0x3 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504740, value: 00000054, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x4] => { GRP0 = 0x4 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504744, value: 00000065, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x5] => { GRP0 = 0x5 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000310, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0x310
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'threads_launched' saved in file 'threads_launched.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : active_warps 
Event Value : 960053
(w) register: 504604, value: 24242424, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x24 | 1 = 0x24 | 2 = 0x24 | 3 = 0x24 }
(w) register: 504608, value: 00002424, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0x24 | 1 = 0x24 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000021, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000032, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 50473c, value: 00000043, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x3] => { GRP0 = 0x3 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504740, value: 00000054, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x4] => { GRP0 = 0x4 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504744, value: 00000065, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x5] => { GRP0 = 0x5 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 24242424, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x24 | 1 = 0x24 | 2 = 0x24 | 3 = 0x24 }
(w) register: 504608, value: 00002424, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0x24 | 1 = 0x24 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000021, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000032, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 50473c, value: 00000043, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x3] => { GRP0 = 0x3 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504740, value: 00000054, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x4] => { GRP0 = 0x4 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504744, value: 00000065, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x5] => { GRP0 = 0x5 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 504674, value: 00001d37, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0x1d37
(w) register: 504678, value: 00002373, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0x2373
(w) register: 50467c, value: 00002256, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0x2256
(w) register: 504680, value: 00002ac8, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0x2ac8
(w) register: 504684, value: 00001a72, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0x1a72
(w) register: 504688, value: 000055db, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0x55db
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'active_warps' saved in file 'active_warps.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : active_cycles 
Event Value : 24025
(w) register: 504604, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x11 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x11 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00005dd9, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0x5dd9
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'active_cycles' saved in file 'active_cycles.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_00 
Event Value : 0
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_00' saved in file 'prof_trigger_00.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_01 
Event Value : 0
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_01' saved in file 'prof_trigger_01.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_02 
Event Value : 0
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000020, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000020, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_02' saved in file 'prof_trigger_02.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_03 
Event Value : 0
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000030, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000030, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_03' saved in file 'prof_trigger_03.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_04 
Event Value : 0
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000040, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000040, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_04' saved in file 'prof_trigger_04.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_05 
Event Value : 0
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000050, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000050, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_05' saved in file 'prof_trigger_05.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_06 
Event Value : 0
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000060, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000060, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_06' saved in file 'prof_trigger_06.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_07 
Event Value : 0
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000070, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x7 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000070, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x7 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_07' saved in file 'prof_trigger_07.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : inst_executed 
Event Value : 14112
(w) register: 504604, value: 002d2d2d, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2d | 1 = 0x2d | 2 = 0x2d | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000022, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 002d2d2d, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2d | 1 = 0x2d | 2 = 0x2d | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000022, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504674, value: 000014d8, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0x14d8
(w) register: 504678, value: 00001120, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0x1120
(w) register: 50467c, value: 00000002, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0x2
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'inst_executed' saved in file 'inst_executed.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : thread_inst_executed_0 
Event Value : 191424
(w) register: 504604, value: a3a3a3a3, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0xa3 | 1 = 0xa3 | 2 = 0xa3 | 3 = 0xa3 }
(w) register: 504608, value: 0000a3a3, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0xa3 | 1 = 0xa3 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000022, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 50473c, value: 00000033, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x3] => { GRP0 = 0x3 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504740, value: 00000044, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x4] => { GRP0 = 0x4 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504744, value: 00000055, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x5] => { GRP0 = 0x5 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: a3a3a3a3, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0xa3 | 1 = 0xa3 | 2 = 0xa3 | 3 = 0xa3 }
(w) register: 504608, value: 0000a3a3, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0xa3 | 1 = 0xa3 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000022, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 50473c, value: 00000033, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x3] => { GRP0 = 0x3 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504740, value: 00000044, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x4] => { GRP0 = 0x4 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504744, value: 00000055, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x5] => { GRP0 = 0x5 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 0000175e, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0x175e
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'thread_inst_executed_0' saved in file 'thread_inst_executed_0.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : thread_inst_executed_2 
Event Value : 38016
(w) register: 504604, value: a4a4a4a4, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0xa4 | 1 = 0xa4 | 2 = 0xa4 | 3 = 0xa4 }
(w) register: 504608, value: 0000a4a4, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0xa4 | 1 = 0xa4 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000022, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 50473c, value: 00000033, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x3] => { GRP0 = 0x3 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504740, value: 00000044, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x4] => { GRP0 = 0x4 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504744, value: 00000055, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x5] => { GRP0 = 0x5 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: a4a4a4a4, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0xa4 | 1 = 0xa4 | 2 = 0xa4 | 3 = 0xa4 }
(w) register: 504608, value: 0000a4a4, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0xa4 | 1 = 0xa4 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000022, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 50473c, value: 00000033, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x3] => { GRP0 = 0x3 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504740, value: 00000044, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x4] => { GRP0 = 0x4 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504744, value: 00000055, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x5] => { GRP0 = 0x5 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 000004a4, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0x4a4
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'thread_inst_executed_2' saved in file 'thread_inst_executed_2.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : thread_inst_executed_1 
Event Value : 188160
(w) register: 504604, value: a5a5a5a5, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0xa5 | 1 = 0xa5 | 2 = 0xa5 | 3 = 0xa5 }
(w) register: 504608, value: 0000a5a5, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0xa5 | 1 = 0xa5 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000022, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 50473c, value: 00000033, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x3] => { GRP0 = 0x3 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504740, value: 00000044, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x4] => { GRP0 = 0x4 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504744, value: 00000055, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x5] => { GRP0 = 0x5 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: a5a5a5a5, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0xa5 | 1 = 0xa5 | 2 = 0xa5 | 3 = 0xa5 }
(w) register: 504608, value: 0000a5a5, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0xa5 | 1 = 0xa5 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000022, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 50473c, value: 00000033, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x3] => { GRP0 = 0x3 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504740, value: 00000044, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x4] => { GRP0 = 0x4 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504744, value: 00000055, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x5] => { GRP0 = 0x5 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 000016f8, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0x16f8
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'thread_inst_executed_1' saved in file 'thread_inst_executed_1.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : thread_inst_executed_3 
Event Value : 37632
(w) register: 504604, value: a6a6a6a6, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0xa6 | 1 = 0xa6 | 2 = 0xa6 | 3 = 0xa6 }
(w) register: 504608, value: 0000a6a6, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0xa6 | 1 = 0xa6 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000022, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 50473c, value: 00000033, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x3] => { GRP0 = 0x3 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504740, value: 00000044, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x4] => { GRP0 = 0x4 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504744, value: 00000055, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x5] => { GRP0 = 0x5 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: a6a6a6a6, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0xa6 | 1 = 0xa6 | 2 = 0xa6 | 3 = 0xa6 }
(w) register: 504608, value: 0000a6a6, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0xa6 | 1 = 0xa6 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504734, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504738, value: 00000022, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x2] => { GRP0 = 0x2 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 50473c, value: 00000033, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x3] => { GRP0 = 0x3 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504740, value: 00000044, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x4] => { GRP0 = 0x4 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504744, value: 00000055, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0x5] => { GRP0 = 0x5 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000498, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0x498
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'thread_inst_executed_3' saved in file 'thread_inst_executed_3.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : inst_issued1_0 
Event Value : 5607
(w) register: 504604, value: 0000007e, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x7e | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 0000007e, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x7e | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 000015e7, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0x15e7
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'inst_issued1_0' saved in file 'inst_issued1_0.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : inst_issued2_0 
Event Value : 1208
(w) register: 504604, value: 0000007e, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x7e | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000020, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 0000007e, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x7e | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000020, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 000004b8, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0x4b8
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'inst_issued2_0' saved in file 'inst_issued2_0.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : inst_issued1_1 
Event Value : 5526
(w) register: 504604, value: 0000007e, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x7e | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000040, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 0000007e, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x7e | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000040, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00001596, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0x1596
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'inst_issued1_1' saved in file 'inst_issued1_1.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : inst_issued2_1 
Event Value : 1200
(w) register: 504604, value: 0000007e, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x7e | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000050, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 0000007e, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x7e | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000050, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 000004b0, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0x4b0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'inst_issued2_1' saved in file 'inst_issued2_1.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : atom_count 
Event Value : 0
(w) register: 504604, value: 00000063, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x63 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000030, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000063, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x63 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000030, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'atom_count' saved in file 'atom_count.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 440
Launching kernel: blocks 196, thread/block 256
Event Name : gred_count 
Event Value : 0
(w) register: 504604, value: 00000063, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x63 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000040, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(w) register: 504604, value: 00000063, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x63 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 504608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 50465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 504660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 50466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504730, value: 00000040, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 504600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504674, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504670, value: 00000000, mask: 00000000 <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 504674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 504678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 50467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 504680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 504684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 504688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 50468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 504690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gred_count' saved in file 'gred_count.trace'

