

================================================================
== Vitis HLS Report for 'drop_optional_header_fields_512_s'
================================================================
* Date:           Sat Mar 18 14:38:33 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.943 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.94>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%state_V_1_load = load i2 %state_V_1"   --->   Operation 4 'load' 'state_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dataOffset_V_load = load i4 %dataOffset_V"   --->   Operation 5 'load' 'dataOffset_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%optionalHeader_ready_load = load i1 %optionalHeader_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:55]   --->   Operation 6 'load' 'optionalHeader_ready_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%optionalHeader_idx_load = load i16 %optionalHeader_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:58]   --->   Operation 7 'load' 'optionalHeader_idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_3"   --->   Operation 8 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_67 = load i64 %prevWord_keep_V_6"   --->   Operation 9 'load' 'p_Val2_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.49ns)   --->   "%switch_ln523 = switch i2 %state_V_1_load, void, i2 2, void, i2 1, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:523]   --->   Operation 10 'switch' 'switch_ln523' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_i_342 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %rxEng_dataBuffer3b, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 11 'nbreadreq' 'tmp_i_342' <Predicate = (state_V_1_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 12 [1/1] (0.45ns)   --->   "%br_ln574 = br i1 %tmp_i_342, void %._crit_edge12.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:574]   --->   Operation 12 'br' 'br_ln574' <Predicate = (state_V_1_load == 1)> <Delay = 0.45>
ST_1 : Operation 13 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer3b_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3b" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 13 'read' 'rxEng_dataBuffer3b_read' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = trunc i577 %rxEng_dataBuffer3b_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 14 'trunc' 'tmp_data_V_5' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_keep_V_6 = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %rxEng_dataBuffer3b_read, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 15 'partselect' 'tmp_keep_V_6' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln144_s = partselect i61 @_ssdm_op_PartSelect.i61.i577.i32.i32, i577 %rxEng_dataBuffer3b_read, i32 512, i32 572" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 16 'partselect' 'trunc_ln144_s' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_last_V_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %rxEng_dataBuffer3b_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 17 'bitselect' 'tmp_last_V_10' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %optionalHeader_idx_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:58]   --->   Operation 18 'bitconcatenate' 'shl_ln5' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %optionalHeader_idx_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 19 'add' 'add_ln67' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp_ugt  i25 %shl_ln5, i25 319"   --->   Operation 20 'icmp' 'icmp_ln414' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 1, i1 %optionalHeader_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:65]   --->   Operation 21 'store' 'store_ln65' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln67 = store i16 %add_ln67, i16 %optionalHeader_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 22 'store' 'store_ln67' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "%icmp_ln1064_79 = icmp_eq  i4 %dataOffset_V_load, i4 0"   --->   Operation 23 'icmp' 'icmp_ln1064_79' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln592 = br i1 %icmp_ln1064_79, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:592]   --->   Operation 24 'br' 'br_ln592' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %dataOffset_V_load, i5 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:599]   --->   Operation 25 'bitconcatenate' 'shl_ln6' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln599 = zext i9 %shl_ln6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:599]   --->   Operation 26 'zext' 'zext_ln599' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.72ns)   --->   "%sub_ln599 = sub i10 512, i10 %zext_ln599" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:599]   --->   Operation 27 'sub' 'sub_ln599' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bvh_d_index = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %dataOffset_V_load, i2 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:600]   --->   Operation 28 'bitconcatenate' 'bvh_d_index' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln600 = zext i6 %bvh_d_index" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:600]   --->   Operation 29 'zext' 'zext_ln600' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%sub_ln600 = sub i7 64, i7 %zext_ln600" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:600]   --->   Operation 30 'sub' 'sub_ln600' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.72ns)   --->   "%sub_ln674 = sub i10 512, i10 %zext_ln599"   --->   Operation 31 'sub' 'sub_ln674' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sub_ln599, i32 9"   --->   Operation 32 'bitselect' 'tmp_343' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln414_33 = zext i1 %tmp_343"   --->   Operation 33 'zext' 'zext_ln414_33' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.34ns)   --->   "%icmp_ln414_3 = icmp_ne  i23 %zext_ln414_33, i23 0"   --->   Operation 34 'icmp' 'icmp_ln414_3' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.72ns)   --->   "%sub_ln414 = sub i10 511, i10 %sub_ln599"   --->   Operation 35 'sub' 'sub_ln414' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_28)   --->   "%select_ln414_24 = select i1 %icmp_ln414_3, i10 511, i10 %sub_ln599"   --->   Operation 36 'select' 'select_ln414_24' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.72ns)   --->   "%sub_ln414_14 = sub i10 511, i10 %sub_ln599"   --->   Operation 37 'sub' 'sub_ln414_14' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_28)   --->   "%select_ln414_26 = select i1 %icmp_ln414_3, i10 %sub_ln414_14, i10 0"   --->   Operation 38 'select' 'select_ln414_26' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_28)   --->   "%zext_ln414_35 = zext i10 %select_ln414_24"   --->   Operation 39 'zext' 'zext_ln414_35' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_28)   --->   "%zext_ln414_36 = zext i10 %select_ln414_26"   --->   Operation 40 'zext' 'zext_ln414_36' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_28)   --->   "%shl_ln414_10 = shl i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_35"   --->   Operation 41 'shl' 'shl_ln414_10' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_28)   --->   "%lshr_ln414_17 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_36"   --->   Operation 42 'lshr' 'lshr_ln414_17' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.74ns) (out node of the LUT)   --->   "%and_ln414_28 = and i512 %shl_ln414_10, i512 %lshr_ln414_17"   --->   Operation 43 'and' 'and_ln414_28' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %sub_ln600, i32 6"   --->   Operation 44 'bitselect' 'tmp_345' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln414_37 = zext i1 %tmp_345"   --->   Operation 45 'zext' 'zext_ln414_37' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.34ns)   --->   "%icmp_ln414_4 = icmp_ne  i26 %zext_ln414_37, i26 0"   --->   Operation 46 'icmp' 'icmp_ln414_4' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_31)   --->   "%select_ln414_28 = select i1 %icmp_ln414_4, i7 63, i7 %sub_ln600"   --->   Operation 47 'select' 'select_ln414_28' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.70ns)   --->   "%sub_ln414_16 = sub i7 63, i7 %sub_ln600"   --->   Operation 48 'sub' 'sub_ln414_16' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_31)   --->   "%select_ln414_30 = select i1 %icmp_ln414_4, i7 %sub_ln414_16, i7 0"   --->   Operation 49 'select' 'select_ln414_30' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_31)   --->   "%zext_ln414_39 = zext i7 %select_ln414_28"   --->   Operation 50 'zext' 'zext_ln414_39' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_31)   --->   "%zext_ln414_40 = zext i7 %select_ln414_30"   --->   Operation 51 'zext' 'zext_ln414_40' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_31)   --->   "%shl_ln414_12 = shl i64 18446744073709551615, i64 %zext_ln414_39"   --->   Operation 52 'shl' 'shl_ln414_12' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_31)   --->   "%lshr_ln414_18 = lshr i64 18446744073709551615, i64 %zext_ln414_40"   --->   Operation 53 'lshr' 'lshr_ln414_18' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.66ns) (out node of the LUT)   --->   "%and_ln414_31 = and i64 %shl_ln414_12, i64 %lshr_ln414_18"   --->   Operation 54 'and' 'and_ln414_31' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_5)   --->   "%zext_ln819_1 = zext i6 %bvh_d_index"   --->   Operation 55 'zext' 'zext_ln819_1' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_5)   --->   "%shl_ln819_1 = shl i61 1, i61 %zext_ln819_1"   --->   Operation 56 'shl' 'shl_ln819_1' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_5)   --->   "%and_ln819_1 = and i61 %shl_ln819_1, i61 %trunc_ln144_s"   --->   Operation 57 'and' 'and_ln819_1' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.04ns) (out node of the LUT)   --->   "%sendWord_last_V_5 = icmp_eq  i61 %and_ln819_1, i61 0"   --->   Operation 58 'icmp' 'sendWord_last_V_5' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln607 = store i512 %tmp_data_V_5, i512 %prevWord_data_V_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:607]   --->   Operation 59 'store' 'store_ln607' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln607 = store i64 %tmp_keep_V_6, i64 %prevWord_keep_V_6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:607]   --->   Operation 60 'store' 'store_ln607' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.45ns)   --->   "%br_ln608 = br i1 %tmp_last_V_10, void %._crit_edge12.i, void %.critedge1247.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:608]   --->   Operation 61 'br' 'br_ln608' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.45>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%bvh_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %dataOffset_V_load, i2 0"   --->   Operation 62 'bitconcatenate' 'bvh_1' <Predicate = (state_V_1_load == 1 & tmp_i_342 & tmp_last_V_10)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln819_2 = zext i6 %bvh_1"   --->   Operation 63 'zext' 'zext_ln819_2' <Predicate = (state_V_1_load == 1 & tmp_i_342 & tmp_last_V_10)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln819_2 = shl i61 1, i61 %zext_ln819_2"   --->   Operation 64 'shl' 'shl_ln819_2' <Predicate = (state_V_1_load == 1 & tmp_i_342 & tmp_last_V_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln819_2 = and i61 %shl_ln819_2, i61 %trunc_ln144_s"   --->   Operation 65 'and' 'and_ln819_2' <Predicate = (state_V_1_load == 1 & tmp_i_342 & tmp_last_V_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.04ns) (out node of the LUT)   --->   "%p_Result_s = icmp_ne  i61 %and_ln819_2, i61 0"   --->   Operation 66 'icmp' 'p_Result_s' <Predicate = (state_V_1_load == 1 & tmp_i_342 & tmp_last_V_10)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln611)   --->   "%xor_ln1068 = xor i1 %icmp_ln1064_79, i1 1"   --->   Operation 67 'xor' 'xor_ln1068' <Predicate = (state_V_1_load == 1 & tmp_i_342 & tmp_last_V_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln611)   --->   "%and_ln611 = and i1 %p_Result_s, i1 %xor_ln1068" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:611]   --->   Operation 68 'and' 'and_ln611' <Predicate = (state_V_1_load == 1 & tmp_i_342 & tmp_last_V_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln611 = select i1 %and_ln611, i2 2, i2 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:611]   --->   Operation 69 'select' 'select_ln611' <Predicate = (state_V_1_load == 1 & tmp_i_342 & tmp_last_V_10)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.45ns)   --->   "%br_ln615 = br void %._crit_edge12.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:615]   --->   Operation 70 'br' 'br_ln615' <Predicate = (state_V_1_load == 1 & tmp_i_342 & tmp_last_V_10)> <Delay = 0.45>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %dataOffset_V_load, i5 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:621]   --->   Operation 71 'bitconcatenate' 'shl_ln' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln621 = zext i9 %shl_ln" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:621]   --->   Operation 72 'zext' 'zext_ln621' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.72ns)   --->   "%sub_ln621 = sub i10 512, i10 %zext_ln621" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:621]   --->   Operation 73 'sub' 'sub_ln621' <Predicate = (state_V_1_load == 2)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %dataOffset_V_load, i2 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:622]   --->   Operation 74 'bitconcatenate' 'shl_ln4' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln622 = zext i6 %shl_ln4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:622]   --->   Operation 75 'zext' 'zext_ln622' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.70ns)   --->   "%sub_ln622 = sub i7 64, i7 %zext_ln622" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:622]   --->   Operation 76 'sub' 'sub_ln622' <Predicate = (state_V_1_load == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sub_ln621, i32 9"   --->   Operation 77 'bitselect' 'tmp' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i1 %tmp"   --->   Operation 78 'zext' 'zext_ln391' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.34ns)   --->   "%icmp_ln391 = icmp_ne  i23 %zext_ln391, i23 0"   --->   Operation 79 'icmp' 'icmp_ln391' <Predicate = (state_V_1_load == 2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%select_ln391 = select i1 %icmp_ln391, i10 511, i10 %sub_ln621"   --->   Operation 80 'select' 'select_ln391' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.72ns)   --->   "%sub_ln391 = sub i10 511, i10 %sub_ln621"   --->   Operation 81 'sub' 'sub_ln391' <Predicate = (state_V_1_load == 2)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%select_ln391_2 = select i1 %icmp_ln391, i10 %sub_ln391, i10 0"   --->   Operation 82 'select' 'select_ln391_2' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%zext_ln391_3 = zext i10 %select_ln391"   --->   Operation 83 'zext' 'zext_ln391_3' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%zext_ln391_4 = zext i10 %select_ln391_2"   --->   Operation 84 'zext' 'zext_ln391_4' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%shl_ln391 = shl i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln391_3"   --->   Operation 85 'shl' 'shl_ln391' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%lshr_ln391 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln391_4"   --->   Operation 86 'lshr' 'lshr_ln391' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391)   --->   "%and_ln391 = and i512 %shl_ln391, i512 %lshr_ln391"   --->   Operation 87 'and' 'and_ln391' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.74ns) (out node of the LUT)   --->   "%xor_ln391 = xor i512 %and_ln391, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095"   --->   Operation 88 'xor' 'xor_ln391' <Predicate = (state_V_1_load == 2)> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %sub_ln622, i32 6"   --->   Operation 89 'bitselect' 'tmp_336' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln391_5 = zext i1 %tmp_336"   --->   Operation 90 'zext' 'zext_ln391_5' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.34ns)   --->   "%icmp_ln391_1 = icmp_ne  i26 %zext_ln391_5, i26 0"   --->   Operation 91 'icmp' 'icmp_ln391_1' <Predicate = (state_V_1_load == 2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391_1)   --->   "%select_ln391_3 = select i1 %icmp_ln391_1, i7 63, i7 %sub_ln622"   --->   Operation 92 'select' 'select_ln391_3' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.70ns)   --->   "%sub_ln391_1 = sub i7 63, i7 %sub_ln622"   --->   Operation 93 'sub' 'sub_ln391_1' <Predicate = (state_V_1_load == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391_1)   --->   "%select_ln391_4 = select i1 %icmp_ln391_1, i7 %sub_ln391_1, i7 0"   --->   Operation 94 'select' 'select_ln391_4' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391_1)   --->   "%zext_ln391_6 = zext i7 %select_ln391_3"   --->   Operation 95 'zext' 'zext_ln391_6' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391_1)   --->   "%zext_ln391_7 = zext i7 %select_ln391_4"   --->   Operation 96 'zext' 'zext_ln391_7' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391_1)   --->   "%shl_ln391_1 = shl i64 18446744073709551615, i64 %zext_ln391_6"   --->   Operation 97 'shl' 'shl_ln391_1' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391_1)   --->   "%lshr_ln391_1 = lshr i64 18446744073709551615, i64 %zext_ln391_7"   --->   Operation 98 'lshr' 'lshr_ln391_1' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln391_1)   --->   "%and_ln391_3 = and i64 %shl_ln391_1, i64 %lshr_ln391_1"   --->   Operation 99 'and' 'and_ln391_3' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln391_1 = xor i64 %and_ln391_3, i64 18446744073709551615"   --->   Operation 100 'xor' 'xor_ln391_1' <Predicate = (state_V_1_load == 2)> <Delay = 0.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.45ns)   --->   "%br_ln628 = br void %._crit_edge12.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:628]   --->   Operation 101 'br' 'br_ln628' <Predicate = (state_V_1_load == 2)> <Delay = 0.45>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %rxEng_optionalFieldsMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 102 'nbreadreq' 'tmp_i' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_1 : Operation 103 [1/1] (0.45ns)   --->   "%br_ln526 = br i1 %tmp_i, void %._crit_edge12.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:526]   --->   Operation 103 'br' 'br_ln526' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1)> <Delay = 0.45>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_62_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %rxEng_dataBuffer3b, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 104 'nbreadreq' 'tmp_62_i' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 105 [1/1] (0.45ns)   --->   "%br_ln526 = br i1 %tmp_62_i, void %._crit_edge12.i, void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:526]   --->   Operation 105 'br' 'br_ln526' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i)> <Delay = 0.45>
ST_1 : Operation 106 [1/1] (1.16ns)   --->   "%rxEng_optionalFieldsMetaFifo_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %rxEng_optionalFieldsMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 106 'read' 'rxEng_optionalFieldsMetaFifo_read' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_dataOffset_V = trunc i16 %rxEng_optionalFieldsMetaFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 107 'trunc' 'tmp_dataOffset_V' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_syn_V = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %rxEng_optionalFieldsMetaFifo_read, i32 8" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 108 'bitselect' 'tmp_syn_V' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer3b_read_1 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3b" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 109 'read' 'rxEng_dataBuffer3b_read_1' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i577 %rxEng_dataBuffer3b_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 110 'trunc' 'tmp_data_V' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %rxEng_dataBuffer3b_read_1, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 111 'partselect' 'tmp_keep_V' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln144_62 = partselect i61 @_ssdm_op_PartSelect.i61.i577.i32.i32, i577 %rxEng_dataBuffer3b_read_1, i32 512, i32 572" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 112 'partselect' 'trunc_ln144_62' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %rxEng_dataBuffer3b_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 113 'bitselect' 'tmp_last_V' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln531 = store i4 %tmp_dataOffset_V, i4 %dataOffset_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:531]   --->   Operation 114 'store' 'store_ln531' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_347 = trunc i577 %rxEng_dataBuffer3b_read_1"   --->   Operation 115 'trunc' 'tmp_347' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 1, i1 %optionalHeader_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:65]   --->   Operation 116 'store' 'store_ln65' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln67 = store i16 1, i16 %optionalHeader_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:67]   --->   Operation 117 'store' 'store_ln67' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.38>
ST_1 : Operation 118 [1/1] (0.65ns)   --->   "%icmp_ln1064 = icmp_eq  i4 %tmp_dataOffset_V, i4 0"   --->   Operation 118 'icmp' 'icmp_ln1064' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln539 = br i1 %icmp_ln1064, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:539]   --->   Operation 119 'br' 'br_ln539' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.38ns)   --->   "%br_ln547 = br i1 %tmp_syn_V, void %._crit_edge15.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:547]   --->   Operation 120 'br' 'br_ln547' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & !icmp_ln1064)> <Delay = 0.38>
ST_1 : Operation 121 [1/1] (0.38ns)   --->   "%br_ln556 = br void %._crit_edge15.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:556]   --->   Operation 121 'br' 'br_ln556' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & !icmp_ln1064 & tmp_syn_V)> <Delay = 0.38>
ST_1 : Operation 122 [1/1] (0.38ns)   --->   "%br_ln542 = br void %._crit_edge15.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:542]   --->   Operation 122 'br' 'br_ln542' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & icmp_ln1064)> <Delay = 0.38>
ST_1 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln561 = store i512 %tmp_data_V, i512 %prevWord_data_V_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:561]   --->   Operation 123 'store' 'store_ln561' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.38>
ST_1 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln561 = store i64 %tmp_keep_V, i64 %prevWord_keep_V_6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:561]   --->   Operation 124 'store' 'store_ln561' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.38>
ST_1 : Operation 125 [1/1] (0.12ns)   --->   "%xor_ln563 = xor i1 %tmp_last_V, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:563]   --->   Operation 125 'xor' 'xor_ln563' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.12ns)   --->   "%or_ln563 = or i1 %icmp_ln1064, i1 %xor_ln563" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:563]   --->   Operation 126 'or' 'or_ln563' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln563 = zext i1 %xor_ln563" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:563]   --->   Operation 127 'zext' 'zext_ln563' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.45ns)   --->   "%br_ln563 = br i1 %or_ln563, void, void %._crit_edge12.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:563]   --->   Operation 128 'br' 'br_ln563' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.45>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_Result_239)   --->   "%bvh = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %tmp_dataOffset_V, i2 0"   --->   Operation 129 'bitconcatenate' 'bvh' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & !or_ln563)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Result_239)   --->   "%zext_ln819 = zext i6 %bvh"   --->   Operation 130 'zext' 'zext_ln819' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & !or_ln563)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Result_239)   --->   "%shl_ln819 = shl i61 1, i61 %zext_ln819"   --->   Operation 131 'shl' 'shl_ln819' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & !or_ln563)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Result_239)   --->   "%and_ln819 = and i61 %shl_ln819, i61 %trunc_ln144_62"   --->   Operation 132 'and' 'and_ln819' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & !or_ln563)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (1.04ns) (out node of the LUT)   --->   "%p_Result_239 = icmp_eq  i61 %and_ln819, i61 0"   --->   Operation 133 'icmp' 'p_Result_239' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & !or_ln563)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.27ns)   --->   "%select_ln566 = select i1 %p_Result_239, i2 0, i2 2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:566]   --->   Operation 134 'select' 'select_ln566' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & !or_ln563)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.45ns)   --->   "%br_ln566 = br void %._crit_edge12.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:566]   --->   Operation 135 'br' 'br_ln566' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & !or_ln563)> <Delay = 0.45>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%state_V_3_flag_5_i = phi i1 1, void, i1 0, void, i1 0, void, i1 1, void, i1 1, void %._crit_edge15.i, i1 0, void, i1 1, void %.critedge1247.i, i1 0, void"   --->   Operation 136 'phi' 'state_V_3_flag_5_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%state_V_3_new_5_i = phi i2 0, void, i2 0, void, i2 0, void, i2 %select_ln566, void, i2 %zext_ln563, void %._crit_edge15.i, i2 0, void, i2 %select_ln611, void %.critedge1247.i, i2 0, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:566]   --->   Operation 137 'phi' 'state_V_3_new_5_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %state_V_3_flag_5_i, void %drop_optional_header_fields<512>.exit, void %mergeST.i"   --->   Operation 138 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln560 = store i2 %state_V_3_new_5_i, i2 %state_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:560]   --->   Operation 139 'store' 'store_ln560' <Predicate = (state_V_3_flag_5_i)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %drop_optional_header_fields<512>.exit"   --->   Operation 140 'br' 'br_ln0' <Predicate = (state_V_3_flag_5_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3b, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3b, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3b, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3b, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln505 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:505]   --->   Operation 161 'specpipeline' 'specpipeline_ln505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%p_Val2_70 = load i320 %optionalHeader_header_V"   --->   Operation 162 'load' 'p_Val2_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%parseHeader_load = load i1 %parseHeader" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:582]   --->   Operation 163 'load' 'parseHeader_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%headerWritten_load = load i1 %headerWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:582]   --->   Operation 164 'load' 'headerWritten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %optionalHeader_ready_load, void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i, void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:55]   --->   Operation 165 'br' 'br_ln55' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.38>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_348 = trunc i577 %rxEng_dataBuffer3b_read"   --->   Operation 166 'trunc' 'tmp_348' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_25)   --->   "%trunc_ln414 = trunc i577 %rxEng_dataBuffer3b_read"   --->   Operation 167 'trunc' 'trunc_ln414' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load & icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_25)   --->   "%st = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i1.i319, i1 %trunc_ln414, i319 0"   --->   Operation 168 'bitconcatenate' 'st' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load & icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_25)   --->   "%select_ln414 = select i1 %icmp_ln414, i320 %st, i320 %tmp_348"   --->   Operation 169 'select' 'select_ln414' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load & icmp_ln414)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_25)   --->   "%tmp_342 = partselect i320 @llvm.part.select.i320, i320 %select_ln414, i32 319, i32 0"   --->   Operation 170 'partselect' 'tmp_342' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load & icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_25)   --->   "%select_ln414_21 = select i1 %icmp_ln414, i320 %tmp_342, i320 %tmp_348"   --->   Operation 171 'select' 'select_ln414_21' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_22 = select i1 %icmp_ln414, i320 1067993517960455041197510853084776057301352261178326384973520803911109862890320275011481043468288, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575"   --->   Operation 172 'select' 'select_ln414_22' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_23 = select i1 %icmp_ln414, i320 1, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575"   --->   Operation 173 'select' 'select_ln414_23' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.45ns) (out node of the LUT)   --->   "%and_ln414 = and i320 %select_ln414_22, i320 %select_ln414_23"   --->   Operation 174 'and' 'and_ln414' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.45> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Result_238)   --->   "%xor_ln414 = xor i320 %and_ln414, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575"   --->   Operation 175 'xor' 'xor_ln414' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Result_238)   --->   "%and_ln414_24 = and i320 %p_Val2_70, i320 %xor_ln414"   --->   Operation 176 'and' 'and_ln414_24' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.45ns) (out node of the LUT)   --->   "%and_ln414_25 = and i320 %select_ln414_21, i320 %and_ln414"   --->   Operation 177 'and' 'and_ln414_25' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.45> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.31ns) (out node of the LUT)   --->   "%p_Result_238 = or i320 %and_ln414_24, i320 %and_ln414_25"   --->   Operation 178 'or' 'p_Result_238' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.38ns)   --->   "%store_ln414 = store i320 %p_Result_238, i320 %optionalHeader_header_V"   --->   Operation 179 'store' 'store_ln414' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.38>
ST_2 : Operation 180 [1/1] (0.38ns)   --->   "%br_ln582 = br void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:582]   --->   Operation 180 'br' 'br_ln582' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !optionalHeader_ready_load)> <Delay = 0.38>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln582)   --->   "%xor_ln582 = xor i1 %parseHeader_load, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:582]   --->   Operation 181 'xor' 'xor_ln582' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln582 = or i1 %headerWritten_load, i1 %xor_ln582" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:582]   --->   Operation 182 'or' 'or_ln582' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln582 = br i1 %or_ln582, void, void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:582]   --->   Operation 183 'br' 'br_ln582' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.38ns)   --->   "%store_ln585 = store i1 1, i1 %headerWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:585]   --->   Operation 184 'store' 'store_ln585' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !or_ln582)> <Delay = 0.38>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_29)   --->   "%zext_ln674_22 = zext i9 %shl_ln6"   --->   Operation 185 'zext' 'zext_ln674_22' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_29)   --->   "%zext_ln674_23 = zext i9 %shl_ln6"   --->   Operation 186 'zext' 'zext_ln674_23' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_29)   --->   "%lshr_ln674_22 = lshr i512 %p_Val2_s, i512 %zext_ln674_22"   --->   Operation 187 'lshr' 'lshr_ln674_22' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_29)   --->   "%lshr_ln674_23 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_23"   --->   Operation 188 'lshr' 'lshr_ln674_23' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_29)   --->   "%p_Result_248 = and i512 %lshr_ln674_22, i512 %lshr_ln674_23"   --->   Operation 189 'and' 'p_Result_248' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_29)   --->   "%zext_ln414_31 = zext i9 %shl_ln6"   --->   Operation 190 'zext' 'zext_ln414_31' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_29)   --->   "%lshr_ln414_15 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_31"   --->   Operation 191 'lshr' 'lshr_ln414_15' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_29)   --->   "%p_Result_249 = and i512 %p_Result_248, i512 %lshr_ln414_15"   --->   Operation 192 'and' 'p_Result_249' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_32)   --->   "%zext_ln674_24 = zext i6 %bvh_d_index"   --->   Operation 193 'zext' 'zext_ln674_24' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_32)   --->   "%zext_ln674_25 = zext i6 %bvh_d_index"   --->   Operation 194 'zext' 'zext_ln674_25' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_32)   --->   "%lshr_ln674_24 = lshr i64 %p_Val2_67, i64 %zext_ln674_24"   --->   Operation 195 'lshr' 'lshr_ln674_24' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_32)   --->   "%lshr_ln674_25 = lshr i64 18446744073709551615, i64 %zext_ln674_25"   --->   Operation 196 'lshr' 'lshr_ln674_25' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_32)   --->   "%p_Result_250 = and i64 %lshr_ln674_24, i64 %lshr_ln674_25"   --->   Operation 197 'and' 'p_Result_250' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_32)   --->   "%zext_ln414_32 = zext i6 %bvh_d_index"   --->   Operation 198 'zext' 'zext_ln414_32' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_32)   --->   "%lshr_ln414_16 = lshr i64 18446744073709551615, i64 %zext_ln414_32"   --->   Operation 199 'lshr' 'lshr_ln414_16' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_32)   --->   "%p_Result_251 = and i64 %p_Result_250, i64 %lshr_ln414_16"   --->   Operation 200 'and' 'p_Result_251' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln674_26 = zext i10 %sub_ln674"   --->   Operation 201 'zext' 'zext_ln674_26' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%lshr_ln674_26 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_26"   --->   Operation 202 'lshr' 'lshr_ln674_26' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Result_252 = and i512 %tmp_data_V_5, i512 %lshr_ln674_26"   --->   Operation 203 'and' 'p_Result_252' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_25 = select i1 %icmp_ln414_3, i10 %sub_ln414, i10 %sub_ln599"   --->   Operation 204 'select' 'select_ln414_25' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_34 = zext i10 %select_ln414_25"   --->   Operation 205 'zext' 'zext_ln414_34' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln414 = shl i512 %p_Result_252, i512 %zext_ln414_34"   --->   Operation 206 'shl' 'shl_ln414' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node p_Result_253)   --->   "%tmp_344 = partselect i512 @llvm.part.select.i512, i512 %shl_ln414, i32 511, i32 0"   --->   Operation 207 'partselect' 'tmp_344' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79 & icmp_ln414_3)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node p_Result_253)   --->   "%select_ln414_27 = select i1 %icmp_ln414_3, i512 %tmp_344, i512 %shl_ln414"   --->   Operation 208 'select' 'select_ln414_27' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_29)   --->   "%xor_ln414_5 = xor i512 %and_ln414_28, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095"   --->   Operation 209 'xor' 'xor_ln414_5' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (1.44ns) (out node of the LUT)   --->   "%and_ln414_29 = and i512 %p_Result_249, i512 %xor_ln414_5"   --->   Operation 210 'and' 'and_ln414_29' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Result_253)   --->   "%and_ln414_30 = and i512 %select_ln414_27, i512 %and_ln414_28"   --->   Operation 211 'and' 'and_ln414_30' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.57ns) (out node of the LUT)   --->   "%p_Result_253 = or i512 %and_ln414_29, i512 %and_ln414_30"   --->   Operation 212 'or' 'p_Result_253' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.57> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.70ns)   --->   "%sub_ln674_13 = sub i7 64, i7 %zext_ln600"   --->   Operation 213 'sub' 'sub_ln674_13' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_11)   --->   "%zext_ln674_27 = zext i7 %sub_ln674_13"   --->   Operation 214 'zext' 'zext_ln674_27' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_11)   --->   "%lshr_ln674_27 = lshr i64 18446744073709551615, i64 %zext_ln674_27"   --->   Operation 215 'lshr' 'lshr_ln674_27' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_11)   --->   "%p_Result_254 = and i64 %tmp_keep_V_6, i64 %lshr_ln674_27"   --->   Operation 216 'and' 'p_Result_254' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.70ns)   --->   "%sub_ln414_15 = sub i7 63, i7 %sub_ln600"   --->   Operation 217 'sub' 'sub_ln414_15' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79 & icmp_ln414_4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_11)   --->   "%select_ln414_29 = select i1 %icmp_ln414_4, i7 %sub_ln414_15, i7 %sub_ln600"   --->   Operation 218 'select' 'select_ln414_29' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_11)   --->   "%zext_ln414_38 = zext i7 %select_ln414_29"   --->   Operation 219 'zext' 'zext_ln414_38' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.09ns) (out node of the LUT)   --->   "%shl_ln414_11 = shl i64 %p_Result_254, i64 %zext_ln414_38"   --->   Operation 220 'shl' 'shl_ln414_11' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Result_255)   --->   "%tmp_346 = partselect i64 @llvm.part.select.i64, i64 %shl_ln414_11, i32 63, i32 0"   --->   Operation 221 'partselect' 'tmp_346' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79 & icmp_ln414_4)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node p_Result_255)   --->   "%select_ln414_31 = select i1 %icmp_ln414_4, i64 %tmp_346, i64 %shl_ln414_11"   --->   Operation 222 'select' 'select_ln414_31' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_32)   --->   "%xor_ln414_6 = xor i64 %and_ln414_31, i64 18446744073709551615"   --->   Operation 223 'xor' 'xor_ln414_6' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (1.09ns) (out node of the LUT)   --->   "%and_ln414_32 = and i64 %p_Result_251, i64 %xor_ln414_6"   --->   Operation 224 'and' 'and_ln414_32' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 1.09> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node p_Result_255)   --->   "%and_ln414_33 = and i64 %select_ln414_31, i64 %and_ln414_31"   --->   Operation 225 'and' 'and_ln414_33' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.41ns) (out node of the LUT)   --->   "%p_Result_255 = or i64 %and_ln414_32, i64 %and_ln414_33"   --->   Operation 226 'or' 'p_Result_255' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.41> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node p_Result_260)   --->   "%zext_ln674 = zext i9 %shl_ln"   --->   Operation 227 'zext' 'zext_ln674' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node p_Result_260)   --->   "%zext_ln674_19 = zext i9 %shl_ln"   --->   Operation 228 'zext' 'zext_ln674_19' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node p_Result_260)   --->   "%lshr_ln674 = lshr i512 %p_Val2_s, i512 %zext_ln674"   --->   Operation 229 'lshr' 'lshr_ln674' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node p_Result_260)   --->   "%lshr_ln674_19 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_19"   --->   Operation 230 'lshr' 'lshr_ln674_19' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node p_Result_260)   --->   "%p_Result_256 = and i512 %lshr_ln674, i512 %lshr_ln674_19"   --->   Operation 231 'and' 'p_Result_256' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_Result_260)   --->   "%zext_ln414 = zext i9 %shl_ln"   --->   Operation 232 'zext' 'zext_ln414' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node p_Result_260)   --->   "%lshr_ln414 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414"   --->   Operation 233 'lshr' 'lshr_ln414' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_Result_260)   --->   "%p_Result_257 = and i512 %p_Result_256, i512 %lshr_ln414"   --->   Operation 234 'and' 'p_Result_257' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node p_Result_261)   --->   "%zext_ln674_20 = zext i6 %shl_ln4"   --->   Operation 235 'zext' 'zext_ln674_20' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node p_Result_261)   --->   "%zext_ln674_21 = zext i6 %shl_ln4"   --->   Operation 236 'zext' 'zext_ln674_21' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node p_Result_261)   --->   "%lshr_ln674_20 = lshr i64 %p_Val2_67, i64 %zext_ln674_20"   --->   Operation 237 'lshr' 'lshr_ln674_20' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node p_Result_261)   --->   "%lshr_ln674_21 = lshr i64 18446744073709551615, i64 %zext_ln674_21"   --->   Operation 238 'lshr' 'lshr_ln674_21' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node p_Result_261)   --->   "%p_Result_258 = and i64 %lshr_ln674_20, i64 %lshr_ln674_21"   --->   Operation 239 'and' 'p_Result_258' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node p_Result_261)   --->   "%zext_ln414_30 = zext i6 %shl_ln4"   --->   Operation 240 'zext' 'zext_ln414_30' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node p_Result_261)   --->   "%lshr_ln414_14 = lshr i64 18446744073709551615, i64 %zext_ln414_30"   --->   Operation 241 'lshr' 'lshr_ln414_14' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node p_Result_261)   --->   "%p_Result_259 = and i64 %p_Result_258, i64 %lshr_ln414_14"   --->   Operation 242 'and' 'p_Result_259' <Predicate = (state_V_1_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (1.44ns) (out node of the LUT)   --->   "%p_Result_260 = and i512 %p_Result_257, i512 %xor_ln391"   --->   Operation 243 'and' 'p_Result_260' <Predicate = (state_V_1_load == 2)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (1.09ns) (out node of the LUT)   --->   "%p_Result_261 = and i64 %p_Result_259, i64 %xor_ln391_1"   --->   Operation 244 'and' 'p_Result_261' <Predicate = (state_V_1_load == 2)> <Delay = 1.09> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.38ns)   --->   "%store_ln414 = store i320 %tmp_347, i320 %optionalHeader_header_V"   --->   Operation 245 'store' 'store_ln414' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.38>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%parseHeader_new_1_i = phi i1 0, void, i1 1, void, i1 0, void"   --->   Operation 246 'phi' 'parseHeader_new_1_i' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.38ns)   --->   "%store_ln562 = store i1 0, i1 %headerWritten" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:562]   --->   Operation 247 'store' 'store_ln562' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.38>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln538 = store i1 %parseHeader_new_1_i, i1 %parseHeader" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:538]   --->   Operation 248 'store' 'store_ln538' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%p_015 = phi i320 %p_Val2_70, void, i320 %p_Result_238, void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i"   --->   Operation 249 'phi' 'p_015' <Predicate = (state_V_1_load == 1 & tmp_i_342)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %rxEng_optionalFieldsFifo, i320 %p_015" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 250 'write' 'write_ln173' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !or_ln582)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 2> <FIFO>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln586 = br void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:586]   --->   Operation 251 'br' 'br_ln586' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !or_ln582)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%p_011 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 %sendWord_last_V_5, i64 %p_Result_255, i512 %p_Result_253" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 252 'bitconcatenate' 'p_011' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3, i577 %p_011" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 253 'write' 'write_ln173' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 32> <FIFO>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 254 'br' 'br_ln0' <Predicate = (state_V_1_load == 1 & tmp_i_342 & !icmp_ln1064_79)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3, i577 %rxEng_dataBuffer3b_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 255 'write' 'write_ln173' <Predicate = (state_V_1_load == 1 & tmp_i_342 & icmp_ln1064_79)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 32> <FIFO>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln596 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:596]   --->   Operation 256 'br' 'br_ln596' <Predicate = (state_V_1_load == 1 & tmp_i_342 & icmp_ln1064_79)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%p_010 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 1, i64 %p_Result_261, i512 %p_Result_260" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 257 'bitconcatenate' 'p_010' <Predicate = (state_V_1_load == 2)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3, i577 %p_010" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 258 'write' 'write_ln173' <Predicate = (state_V_1_load == 2)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 32> <FIFO>
ST_3 : Operation 259 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rxEng_dataOffsetFifo, i4 %tmp_dataOffset_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 259 'write' 'write_ln173' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & !icmp_ln1064 & tmp_syn_V)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 260 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %rxEng_optionalFieldsFifo, i320 %tmp_347" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 260 'write' 'write_ln173' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & !icmp_ln1064 & tmp_syn_V)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 2> <FIFO>
ST_3 : Operation 261 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3, i577 %rxEng_dataBuffer3b_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 261 'write' 'write_ln173' <Predicate = (state_V_1_load != 2 & state_V_1_load != 1 & tmp_i & tmp_62_i & icmp_ln1064)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.27> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 32> <FIFO>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 262 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.94ns
The critical path consists of the following:
	fifo read operation ('rxEng_dataBuffer3b_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'rxEng_dataBuffer3b' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [50]  (1.17 ns)
	'and' operation ('and_ln819_2') [180]  (0 ns)
	'icmp' operation ('__Result__') [181]  (1.04 ns)
	'and' operation ('and_ln611', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:611) [183]  (0 ns)
	'select' operation ('select_ln611', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:611) [184]  (0.278 ns)
	multiplexor before 'phi' operation ('state_V_3_new_5_i', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:566) with incoming values : ('select_ln611', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:611) ('zext_ln563', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:563) ('select_ln566', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:566) [289]  (0.453 ns)
	'phi' operation ('state_V_3_new_5_i', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:566) with incoming values : ('select_ln611', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:611) ('zext_ln563', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:563) ('select_ln566', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:566) [289]  (0 ns)
	'store' operation ('store_ln560', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:560) of variable 'state_V_3_new_5_i', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:566 on static variable 'state_V_1' [292]  (0 ns)

 <State 2>: 2.21ns
The critical path consists of the following:
	'sub' operation ('sub_ln674_13') [137]  (0.706 ns)
	'lshr' operation ('lshr_ln674_27') [139]  (0 ns)
	'and' operation ('__Result__') [140]  (0 ns)
	'shl' operation ('shl_ln414_11') [152]  (1.1 ns)
	'select' operation ('select_ln414_31') [154]  (0 ns)
	'and' operation ('and_ln414_33') [160]  (0 ns)
	'or' operation ('__Result__') [161]  (0.411 ns)

 <State 3>: 1.17ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('__Val2__') ('__Result__') [78]  (0 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'rxEng_optionalFieldsFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [83]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
