Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Oct 30 09:50:13 2024
| Host         : TABLET-LEUQMGK6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                185         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (185)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (408)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (185)
--------------------------
 There are 129 register/latch pins with no clock driven by root clock pin: AC_GPIO2 (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (408)
--------------------------------------------------
 There are 408 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.900        0.000                      0                  125        0.142        0.000                      0                  125        3.000        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_wizard/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 20.833}     41.667          24.000          
  clkfbout_clk_wiz_0     {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wizard/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          33.900        0.000                      0                  125        0.142        0.000                      0                  125       20.333        0.000                       0                    62  
  clkfbout_clk_wiz_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard/inst/clk_in1
  To Clock:  clk_wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wizard/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.900ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 3.088ns (42.689%)  route 4.146ns (57.311%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 43.284 - 41.667 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.839     1.839    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.293 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[0]
                         net (fo=30, routed)          1.689     5.982    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[0]
    SLICE_X91Y38         LUT5 (Prop_lut5_I2_O)        0.152     6.134 r  i2c_master_inst/Inst_adau1761_configuration_data/state[1]_i_3/O
                         net (fo=2, routed)           1.111     7.245    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_1
    SLICE_X92Y41         LUT6 (Prop_lut6_I2_O)        0.332     7.577 r  i2c_master_inst/Inst_adau1761_configuration_data/state[1]_i_2/O
                         net (fo=1, routed)           0.575     8.153    i2c_master_inst/Inst_I2C_Controller/state_reg[1]_2
    SLICE_X93Y41         LUT5 (Prop_lut5_I4_O)        0.150     8.303 r  i2c_master_inst/Inst_I2C_Controller/state[1]_i_1/O
                         net (fo=1, routed)           0.771     9.073    i2c_master_inst/Inst_I2C_Controller/state[1]_i_1_n_0
    SLICE_X93Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.617    43.284    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X93Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[1]/C
                         clock pessimism              0.115    43.399    
                         clock uncertainty           -0.157    43.242    
    SLICE_X93Y40         FDRE (Setup_fdre_C_D)       -0.269    42.973    i2c_master_inst/Inst_I2C_Controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                         42.973    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 33.900    

Slack (MET) :             34.465ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/skip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 2.826ns (40.272%)  route 4.191ns (59.728%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 43.283 - 41.667 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.839     1.839    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.293 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[0]
                         net (fo=30, routed)          2.354     6.648    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[0]
    SLICE_X96Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.772 r  i2c_master_inst/Inst_adau1761_configuration_data/skip_i_9/O
                         net (fo=1, routed)           1.110     7.882    i2c_master_inst/Inst_adau1761_configuration_data/skip_i_9_n_0
    SLICE_X93Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  i2c_master_inst/Inst_adau1761_configuration_data/skip_i_4/O
                         net (fo=1, routed)           0.727     8.733    i2c_master_inst/Inst_adau1761_configuration_data/skip_i_4_n_0
    SLICE_X92Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.857 r  i2c_master_inst/Inst_adau1761_configuration_data/skip_i_1/O
                         net (fo=1, routed)           0.000     8.857    i2c_master_inst/Inst_I2C_Controller/skip_reg_2
    SLICE_X92Y38         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/skip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.616    43.283    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X92Y38         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/skip_reg/C
                         clock pessimism              0.115    43.398    
                         clock uncertainty           -0.157    43.241    
    SLICE_X92Y38         FDRE (Setup_fdre_C_D)        0.081    43.322    i2c_master_inst/Inst_I2C_Controller/skip_reg
  -------------------------------------------------------------------
                         required time                         43.322    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                 34.465    

Slack (MET) :             34.621ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 3.056ns (46.468%)  route 3.521ns (53.532%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 43.284 - 41.667 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.839     1.839    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.293 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=30, routed)          1.530     5.823    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X93Y38         LUT2 (Prop_lut2_I0_O)        0.152     5.975 f  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12/O
                         net (fo=1, routed)           0.805     6.780    i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.326     7.106 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_5/O
                         net (fo=2, routed)           0.374     7.480    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.604 r  i2c_master_inst/Inst_I2C_Controller/state[3]_i_1/O
                         net (fo=4, routed)           0.812     8.416    i2c_master_inst/Inst_I2C_Controller/state[3]_i_1_n_0
    SLICE_X93Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.617    43.284    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X93Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[1]/C
                         clock pessimism              0.115    43.399    
                         clock uncertainty           -0.157    43.242    
    SLICE_X93Y40         FDRE (Setup_fdre_C_CE)      -0.205    43.037    i2c_master_inst/Inst_I2C_Controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                         43.037    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 34.621    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 3.056ns (46.487%)  route 3.518ns (53.513%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 43.287 - 41.667 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.839     1.839    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.293 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=30, routed)          1.530     5.823    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X93Y38         LUT2 (Prop_lut2_I0_O)        0.152     5.975 f  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12/O
                         net (fo=1, routed)           0.805     6.780    i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.326     7.106 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_5/O
                         net (fo=2, routed)           0.667     7.773    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.897 r  i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.516     8.413    i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1_n_0
    SLICE_X94Y41         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.620    43.287    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X94Y41         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
                         clock pessimism              0.115    43.402    
                         clock uncertainty           -0.157    43.245    
    SLICE_X94Y41         FDRE (Setup_fdre_C_CE)      -0.169    43.076    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         43.076    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                 34.662    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 3.056ns (46.487%)  route 3.518ns (53.513%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 43.287 - 41.667 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.839     1.839    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.293 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=30, routed)          1.530     5.823    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X93Y38         LUT2 (Prop_lut2_I0_O)        0.152     5.975 f  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12/O
                         net (fo=1, routed)           0.805     6.780    i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.326     7.106 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_5/O
                         net (fo=2, routed)           0.667     7.773    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.897 r  i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.516     8.413    i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1_n_0
    SLICE_X94Y41         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.620    43.287    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X94Y41         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
                         clock pessimism              0.115    43.402    
                         clock uncertainty           -0.157    43.245    
    SLICE_X94Y41         FDRE (Setup_fdre_C_CE)      -0.169    43.076    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         43.076    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                 34.662    

Slack (MET) :             34.663ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 3.056ns (46.498%)  route 3.516ns (53.502%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 43.286 - 41.667 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.839     1.839    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.293 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=30, routed)          1.530     5.823    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X93Y38         LUT2 (Prop_lut2_I0_O)        0.152     5.975 f  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12/O
                         net (fo=1, routed)           0.805     6.780    i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.326     7.106 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_5/O
                         net (fo=2, routed)           0.667     7.773    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.897 r  i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.515     8.412    i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1_n_0
    SLICE_X94Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    43.286    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X94Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
                         clock pessimism              0.115    43.401    
                         clock uncertainty           -0.157    43.244    
    SLICE_X94Y39         FDRE (Setup_fdre_C_CE)      -0.169    43.075    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         43.075    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                 34.663    

Slack (MET) :             34.663ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 3.056ns (46.498%)  route 3.516ns (53.502%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 43.286 - 41.667 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.839     1.839    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.293 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=30, routed)          1.530     5.823    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X93Y38         LUT2 (Prop_lut2_I0_O)        0.152     5.975 f  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12/O
                         net (fo=1, routed)           0.805     6.780    i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.326     7.106 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_5/O
                         net (fo=2, routed)           0.667     7.773    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.897 r  i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.515     8.412    i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1_n_0
    SLICE_X94Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    43.286    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X94Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
                         clock pessimism              0.115    43.401    
                         clock uncertainty           -0.157    43.244    
    SLICE_X94Y39         FDRE (Setup_fdre_C_CE)      -0.169    43.075    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]
  -------------------------------------------------------------------
                         required time                         43.075    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                 34.663    

Slack (MET) :             34.663ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 3.056ns (46.498%)  route 3.516ns (53.502%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 43.286 - 41.667 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.839     1.839    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.293 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=30, routed)          1.530     5.823    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X93Y38         LUT2 (Prop_lut2_I0_O)        0.152     5.975 f  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12/O
                         net (fo=1, routed)           0.805     6.780    i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.326     7.106 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_5/O
                         net (fo=2, routed)           0.667     7.773    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.897 r  i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.515     8.412    i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1_n_0
    SLICE_X94Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    43.286    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X94Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]/C
                         clock pessimism              0.115    43.401    
                         clock uncertainty           -0.157    43.244    
    SLICE_X94Y39         FDRE (Setup_fdre_C_CE)      -0.169    43.075    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                         43.075    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                 34.663    

Slack (MET) :             34.684ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 3.056ns (46.646%)  route 3.495ns (53.354%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 43.286 - 41.667 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.839     1.839    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.293 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=30, routed)          1.530     5.823    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X93Y38         LUT2 (Prop_lut2_I0_O)        0.152     5.975 f  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12/O
                         net (fo=1, routed)           0.805     6.780    i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.326     7.106 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_5/O
                         net (fo=2, routed)           0.667     7.773    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.897 r  i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.494     8.391    i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1_n_0
    SLICE_X94Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    43.286    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X94Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]/C
                         clock pessimism              0.115    43.401    
                         clock uncertainty           -0.157    43.244    
    SLICE_X94Y40         FDRE (Setup_fdre_C_CE)      -0.169    43.075    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]
  -------------------------------------------------------------------
                         required time                         43.075    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 34.684    

Slack (MET) :             34.684ns  (required time - arrival time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 3.056ns (46.646%)  route 3.495ns (53.354%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 43.286 - 41.667 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.839     1.839    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.293 r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/DOADO[2]
                         net (fo=30, routed)          1.530     5.823    i2c_master_inst/Inst_adau1761_configuration_data/DOADO[2]
    SLICE_X93Y38         LUT2 (Prop_lut2_I0_O)        0.152     5.975 f  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12/O
                         net (fo=1, routed)           0.805     6.780    i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_12_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.326     7.106 r  i2c_master_inst/Inst_adau1761_configuration_data/state[3]_i_5/O
                         net (fo=2, routed)           0.667     7.773    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.897 r  i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.494     8.391    i2c_master_inst/Inst_I2C_Controller/bitcount[7]_i_1_n_0
    SLICE_X94Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.609    43.276    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    39.851 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    41.576    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.667 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    43.286    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X94Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]/C
                         clock pessimism              0.115    43.401    
                         clock uncertainty           -0.157    43.244    
    SLICE_X94Y40         FDRE (Setup_fdre_C_CE)      -0.169    43.075    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                         43.075    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 34.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.571%)  route 0.221ns (57.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.608     0.608    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X90Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y39         FDRE (Prop_fdre_C_Q)         0.164     0.772 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[8]/Q
                         net (fo=3, routed)           0.221     0.993    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_10[8]
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.921     0.921    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.668    
    RAMB18_X4Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.851    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.609     0.609    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    SLICE_X90Y42         FDCE                                         r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y42         FDCE (Prop_fdce_C_Q)         0.164     0.773 r  i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     0.917    i2c_master_inst/Inst_adau1761_configuration_data/i2c_master_inst/Inst_adau1761_configuration_data/data_reg_cooolgate_en_sig_1
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.921     0.921    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.668    
    RAMB18_X4Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.764    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.409%)  route 0.242ns (59.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.608     0.608    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X90Y38         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y38         FDRE (Prop_fdre_C_Q)         0.164     0.772 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[3]/Q
                         net (fo=5, routed)           0.242     1.013    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_10[3]
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.921     0.921    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.668    
    RAMB18_X4Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.851    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.610     0.610    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X95Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y40         FDRE (Prop_fdre_C_Q)         0.141     0.751 f  i2c_master_inst/Inst_I2C_Controller/state_reg[0]/Q
                         net (fo=53, routed)          0.125     0.875    i2c_master_inst/Inst_I2C_Controller/state_reg[1]_0[0]
    SLICE_X94Y40         LUT5 (Prop_lut5_I1_O)        0.045     0.920 r  i2c_master_inst/Inst_I2C_Controller/bitcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.920    i2c_master_inst/Inst_I2C_Controller/bitcount[5]_i_1_n_0
    SLICE_X94Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.880     0.880    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X94Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]/C
                         clock pessimism             -0.257     0.623    
    SLICE_X94Y40         FDRE (Hold_fdre_C_D)         0.121     0.744    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.179%)  route 0.277ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.608     0.608    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X90Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y39         FDRE (Prop_fdre_C_Q)         0.164     0.772 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[9]/Q
                         net (fo=2, routed)           0.277     1.049    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_10[9]
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.921     0.921    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.668    
    RAMB18_X4Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.851    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.152%)  route 0.277ns (62.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.609     0.609    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X90Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y40         FDRE (Prop_fdre_C_Q)         0.164     0.773 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[6]/Q
                         net (fo=4, routed)           0.277     1.050    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_10[6]
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.921     0.921    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.668    
    RAMB18_X4Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.851    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.891%)  route 0.281ns (63.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.609     0.609    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X90Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y40         FDRE (Prop_fdre_C_Q)         0.164     0.773 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[5]/Q
                         net (fo=3, routed)           0.281     1.053    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_10[5]
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.921     0.921    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.668    
    RAMB18_X4Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.851    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.325%)  route 0.287ns (63.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.609     0.609    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X90Y40         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y40         FDRE (Prop_fdre_C_Q)         0.164     0.773 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[7]/Q
                         net (fo=3, routed)           0.287     1.060    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_10[7]
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.921     0.921    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.668    
    RAMB18_X4Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.851    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/pcnext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.049%)  route 0.291ns (63.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.608     0.608    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X90Y38         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y38         FDRE (Prop_fdre_C_Q)         0.164     0.772 r  i2c_master_inst/Inst_I2C_Controller/pcnext_reg[1]/Q
                         net (fo=7, routed)           0.291     1.063    i2c_master_inst/Inst_adau1761_configuration_data/data_reg_10[1]
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.921     0.921    i2c_master_inst/Inst_adau1761_configuration_data/CLK
    RAMB18_X4Y16         RAMB18E1                                     r  i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
                         clock pessimism             -0.253     0.668    
    RAMB18_X4Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.851    i2c_master_inst/Inst_adau1761_configuration_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.266%)  route 0.156ns (42.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.610     0.610    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X94Y41         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y41         FDRE (Prop_fdre_C_Q)         0.164     0.774 r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/Q
                         net (fo=9, routed)           0.156     0.930    i2c_master_inst/Inst_I2C_Controller/bitcount[1]
    SLICE_X94Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.975 r  i2c_master_inst/Inst_I2C_Controller/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.975    i2c_master_inst/Inst_I2C_Controller/bitcount[4]_i_1_n_0
    SLICE_X94Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.879     0.879    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X94Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]/C
                         clock pessimism             -0.254     0.625    
    SLICE_X94Y39         FDRE (Hold_fdre_C_D)         0.121     0.746    i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         41.667      39.091     RAMB18_X4Y16     i2c_master_inst/Inst_adau1761_configuration_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X92Y40     i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X94Y41     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X94Y41     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X94Y39     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X94Y39     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X94Y39     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X94Y40     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X92Y40     i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X92Y40     i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y41     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y41     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y41     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y41     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y39     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y39     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y39     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y39     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X92Y40     i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X92Y40     i2c_master_inst/Inst_I2C_Controller/ack_flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y41     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y41     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y41     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y41     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y39     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y39     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y39     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X94Y39     i2c_master_inst/Inst_I2C_Controller/bitcount_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           410 Endpoints
Min Delay           410 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter_inst/tx_ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.143ns  (logic 3.169ns (38.923%)  route 4.973ns (61.077%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE                         0.000     0.000 r  transmitter_inst/tx_ready_reg/C
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter_inst/tx_ready_reg/Q
                         net (fo=1, routed)           4.973     5.491    tx_ready_OBUF
    AB21                 OBUF (Prop_obuf_I_O)         2.651     8.143 r  tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     8.143    tx_ready
    AB21                                                              r  tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiver_inst/audio_right_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 1.101ns (14.374%)  route 6.559ns (85.626%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA22                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AA22                 IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=130, routed)         5.764     6.741    receiver_inst/reset_IBUF
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.865 r  receiver_inst/audio_right[27]_i_1/O
                         net (fo=28, routed)          0.795     7.661    receiver_inst/audio_right[27]_i_1_n_0
    SLICE_X20Y39         FDRE                                         r  receiver_inst/audio_right_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiver_inst/audio_right_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 1.101ns (14.374%)  route 6.559ns (85.626%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA22                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AA22                 IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=130, routed)         5.764     6.741    receiver_inst/reset_IBUF
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.865 r  receiver_inst/audio_right[27]_i_1/O
                         net (fo=28, routed)          0.795     7.661    receiver_inst/audio_right[27]_i_1_n_0
    SLICE_X20Y39         FDRE                                         r  receiver_inst/audio_right_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiver_inst/audio_right_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 1.101ns (14.374%)  route 6.559ns (85.626%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA22                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AA22                 IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=130, routed)         5.764     6.741    receiver_inst/reset_IBUF
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.865 r  receiver_inst/audio_right[27]_i_1/O
                         net (fo=28, routed)          0.795     7.661    receiver_inst/audio_right[27]_i_1_n_0
    SLICE_X20Y39         FDRE                                         r  receiver_inst/audio_right_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiver_inst/audio_right_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 1.101ns (14.396%)  route 6.548ns (85.604%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA22                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AA22                 IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=130, routed)         5.764     6.741    receiver_inst/reset_IBUF
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.865 r  receiver_inst/audio_right[27]_i_1/O
                         net (fo=28, routed)          0.783     7.649    receiver_inst/audio_right[27]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  receiver_inst/audio_right_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiver_inst/audio_right_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 1.101ns (14.396%)  route 6.548ns (85.604%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA22                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AA22                 IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=130, routed)         5.764     6.741    receiver_inst/reset_IBUF
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.865 r  receiver_inst/audio_right[27]_i_1/O
                         net (fo=28, routed)          0.783     7.649    receiver_inst/audio_right[27]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  receiver_inst/audio_right_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiver_inst/audio_right_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 1.101ns (14.396%)  route 6.548ns (85.604%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA22                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AA22                 IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=130, routed)         5.764     6.741    receiver_inst/reset_IBUF
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.865 r  receiver_inst/audio_right[27]_i_1/O
                         net (fo=28, routed)          0.783     7.649    receiver_inst/audio_right[27]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  receiver_inst/audio_right_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiver_inst/audio_right_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 1.101ns (14.396%)  route 6.548ns (85.604%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA22                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AA22                 IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=130, routed)         5.764     6.741    receiver_inst/reset_IBUF
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.865 r  receiver_inst/audio_right[27]_i_1/O
                         net (fo=28, routed)          0.783     7.649    receiver_inst/audio_right[27]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  receiver_inst/audio_right_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiver_inst/audio_right_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 1.101ns (14.396%)  route 6.548ns (85.604%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA22                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AA22                 IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=130, routed)         5.764     6.741    receiver_inst/reset_IBUF
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.865 r  receiver_inst/audio_right[27]_i_1/O
                         net (fo=28, routed)          0.783     7.649    receiver_inst/audio_right[27]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  receiver_inst/audio_right_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiver_inst/audio_right_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 1.101ns (14.396%)  route 6.548ns (85.604%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA22                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AA22                 IBUF (Prop_ibuf_I_O)         0.977     0.977 f  reset_IBUF_inst/O
                         net (fo=130, routed)         5.764     6.741    receiver_inst/reset_IBUF
    SLICE_X15Y41         LUT4 (Prop_lut4_I3_O)        0.124     6.865 r  receiver_inst/audio_right[27]_i_1/O
                         net (fo=28, routed)          0.783     7.649    receiver_inst/audio_right[27]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  receiver_inst/audio_right_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiver_inst/audio_left_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_left_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE                         0.000     0.000 r  receiver_inst/audio_left_reg[26]/C
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver_inst/audio_left_reg[26]/Q
                         net (fo=1, routed)           0.059     0.187    processor_inst/audio_left_out_reg[27]_0[26]
    SLICE_X14Y41         FDRE                                         r  processor_inst/audio_left_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_right_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_right_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE                         0.000     0.000 r  receiver_inst/audio_right_reg[8]/C
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver_inst/audio_right_reg[8]/Q
                         net (fo=1, routed)           0.059     0.187    processor_inst/audio_right_out_reg[27]_1[8]
    SLICE_X16Y43         FDRE                                         r  processor_inst/audio_right_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_right_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_right_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE                         0.000     0.000 r  receiver_inst/audio_right_reg[6]/C
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver_inst/audio_right_reg[6]/Q
                         net (fo=1, routed)           0.059     0.187    processor_inst/audio_right_out_reg[27]_1[6]
    SLICE_X16Y43         FDRE                                         r  processor_inst/audio_right_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_right_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_right_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE                         0.000     0.000 r  receiver_inst/audio_right_reg[7]/C
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver_inst/audio_right_reg[7]/Q
                         net (fo=1, routed)           0.059     0.187    processor_inst/audio_right_out_reg[27]_1[7]
    SLICE_X16Y43         FDRE                                         r  processor_inst/audio_right_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/shift_register_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver_inst/audio_right_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE                         0.000     0.000 r  receiver_inst/shift_register_reg[22]/C
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver_inst/shift_register_reg[22]/Q
                         net (fo=3, routed)           0.075     0.203    receiver_inst/shift_register_reg_n_0_[22]
    SLICE_X12Y41         FDRE                                         r  receiver_inst/audio_right_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_right_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_right_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE                         0.000     0.000 r  receiver_inst/audio_right_reg[5]/C
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver_inst/audio_right_reg[5]/Q
                         net (fo=1, routed)           0.100     0.241    processor_inst/audio_right_out_reg[27]_1[5]
    SLICE_X18Y42         FDRE                                         r  processor_inst/audio_right_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/audio_left_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            processor_inst/audio_left_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.540%)  route 0.116ns (47.460%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE                         0.000     0.000 r  receiver_inst/audio_left_reg[8]/C
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver_inst/audio_left_reg[8]/Q
                         net (fo=1, routed)           0.116     0.244    processor_inst/audio_left_out_reg[27]_0[8]
    SLICE_X16Y41         FDRE                                         r  processor_inst/audio_left_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/shift_register_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver_inst/audio_right_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.770%)  route 0.107ns (43.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE                         0.000     0.000 r  receiver_inst/shift_register_reg[10]/C
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver_inst/shift_register_reg[10]/Q
                         net (fo=3, routed)           0.107     0.248    receiver_inst/shift_register_reg_n_0_[10]
    SLICE_X13Y43         FDRE                                         r  receiver_inst/audio_right_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/shift_register_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver_inst/audio_right_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.770%)  route 0.107ns (43.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE                         0.000     0.000 r  receiver_inst/shift_register_reg[12]/C
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver_inst/shift_register_reg[12]/Q
                         net (fo=3, routed)           0.107     0.248    receiver_inst/shift_register_reg_n_0_[12]
    SLICE_X17Y43         FDRE                                         r  receiver_inst/audio_right_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_inst/shift_register_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver_inst/audio_left_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.542%)  route 0.108ns (43.458%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE                         0.000     0.000 r  receiver_inst/shift_register_reg[14]/C
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver_inst/shift_register_reg[14]/Q
                         net (fo=3, routed)           0.108     0.249    receiver_inst/shift_register_reg_n_0_[14]
    SLICE_X17Y41         FDRE                                         r  receiver_inst/audio_left_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.674ns  (logic 3.660ns (42.188%)  route 5.015ns (57.812%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.833 f  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803    22.636    clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    18.843 f  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    20.732    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.833 f  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          3.126    23.959    AC_MCLK_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         3.559    27.518 f  AC_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    27.518    AC_MCLK
    AB2                                                               f  AC_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.462ns  (logic 4.069ns (43.002%)  route 5.393ns (56.998%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.796     1.796    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X92Y41         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y41         FDRE (Prop_fdre_C_Q)         0.518     2.314 f  i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/Q
                         net (fo=1, routed)           5.393     7.707    i_i2s_sda_obuf/T
    AB5                  OBUFT (TriStatE_obuft_T_O)
                                                      3.551    11.258 r  i_i2s_sda_obuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.258    AC_SDA
    AB5                                                               r  AC_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 3.992ns (42.901%)  route 5.314ns (57.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.795     1.795    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X91Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y39         FDRE (Prop_fdre_C_Q)         0.456     2.251 r  i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/Q
                         net (fo=1, routed)           5.314     7.565    AC_SCK_OBUF
    AB4                  OBUF (Prop_obuf_I_O)         3.536    11.101 r  AC_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.101    AC_SCK
    AB4                                                               r  AC_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/outputs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            active[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.610ns  (logic 3.096ns (55.188%)  route 2.514ns (44.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.793     1.793    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X93Y37         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/outputs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y37         FDRE (Prop_fdre_C_Q)         0.456     2.249 r  i2c_master_inst/Inst_I2C_Controller/outputs_reg[0]/Q
                         net (fo=1, routed)           2.514     4.763    active_OBUF[0]
    AB20                 OBUF (Prop_obuf_I_O)         2.640     7.403 r  active_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.403    active[0]
    AB20                                                              r  active[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/outputs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            active[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.600ns  (logic 3.086ns (55.102%)  route 2.514ns (44.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803     1.803    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.794     1.794    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X93Y38         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/outputs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y38         FDRE (Prop_fdre_C_Q)         0.456     2.250 r  i2c_master_inst/Inst_I2C_Controller/outputs_reg[1]/Q
                         net (fo=1, routed)           2.514     4.764    active_OBUF[1]
    AB19                 OBUF (Prop_obuf_I_O)         2.630     7.394 r  active_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.394    active[1]
    AB19                                                              r  active[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.285ns (49.765%)  route 1.297ns (50.235%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.768     0.768    AC_MCLK_OBUF
    AB2                  OBUF (Prop_obuf_I_O)         1.259     2.028 r  AC_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.028    AC_MCLK
    AB2                                                               r  AC_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/outputs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            active[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.287ns (63.590%)  route 0.737ns (36.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.608     0.608    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X93Y38         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/outputs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y38         FDRE (Prop_fdre_C_Q)         0.141     0.749 r  i2c_master_inst/Inst_I2C_Controller/outputs_reg[1]/Q
                         net (fo=1, routed)           0.737     1.486    active_OBUF[1]
    AB19                 OBUF (Prop_obuf_I_O)         1.146     2.632 r  active_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.632    active[1]
    AB19                                                              r  active[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/outputs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            active[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.298ns (63.780%)  route 0.737ns (36.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.607     0.607    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X93Y37         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/outputs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y37         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  i2c_master_inst/Inst_I2C_Controller/outputs_reg[0]/Q
                         net (fo=1, routed)           0.737     1.485    active_OBUF[0]
    AB20                 OBUF (Prop_obuf_I_O)         1.157     2.642 r  active_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.642    active[0]
    AB20                                                              r  active[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.370ns  (logic 0.988ns (29.316%)  route 2.382ns (70.684%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.609     0.609    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X92Y41         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y41         FDRE (Prop_fdre_C_Q)         0.164     0.773 r  i2c_master_inst/Inst_I2C_Controller/i2c_sda_t_reg/Q
                         net (fo=1, routed)           2.382     3.155    i_i2s_sda_obuf/T
    AB5                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.979 r  i_i2s_sda_obuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.979    AC_SDA
    AB5                                                               r  AC_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            AC_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.477ns  (logic 1.378ns (39.639%)  route 2.099ns (60.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.608     0.608    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X91Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y39         FDRE (Prop_fdre_C_Q)         0.141     0.749 r  i2c_master_inst/Inst_I2C_Controller/i2c_scl_reg/Q
                         net (fo=1, routed)           2.099     2.847    AC_SCK_OBUF
    AB4                  OBUF (Prop_obuf_I_O)         1.237     4.085 r  AC_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     4.085    AC_SCK
    AB4                                                               r  AC_SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.803    26.803    clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    23.010 f  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    24.899    clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    25.000 f  clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    26.803    clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     0.595    clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.555 r  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.026    clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.595    clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AC_SDA
                            (input port)
  Destination:            i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.342ns  (logic 1.605ns (25.305%)  route 4.737ns (74.695%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  AC_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_i2s_sda_obuf/IO
    AB5                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_i2s_sda_obuf/IBUF/O
                         net (fo=1, routed)           4.737     6.218    i2c_master_inst/Inst_I2C_Controller/i2c_sda_i
    SLICE_X92Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.342 r  i2c_master_inst/Inst_I2C_Controller/i2c_data[0]_i_1/O
                         net (fo=1, routed)           0.000     6.342    i2c_master_inst/Inst_I2C_Controller/i2c_data[0]_i_1_n_0
    SLICE_X92Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.609     1.609    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.617     1.617    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X92Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            i2c_master_inst/Inst_I2C_Controller/skip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.898ns  (logic 1.349ns (27.544%)  route 3.549ns (72.456%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.454ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    AA21                 IBUF (Prop_ibuf_I_O)         0.977     0.977 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.712     2.689    i2c_master_inst/Inst_adau1761_configuration_data/sw_IBUF[0]
    SLICE_X96Y36         LUT6 (Prop_lut6_I0_O)        0.124     2.813 r  i2c_master_inst/Inst_adau1761_configuration_data/skip_i_9/O
                         net (fo=1, routed)           1.110     3.923    i2c_master_inst/Inst_adau1761_configuration_data/skip_i_9_n_0
    SLICE_X93Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.047 r  i2c_master_inst/Inst_adau1761_configuration_data/skip_i_4/O
                         net (fo=1, routed)           0.727     4.774    i2c_master_inst/Inst_adau1761_configuration_data/skip_i_4_n_0
    SLICE_X92Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.898 r  i2c_master_inst/Inst_adau1761_configuration_data/skip_i_1/O
                         net (fo=1, routed)           0.000     4.898    i2c_master_inst/Inst_I2C_Controller/skip_reg_2
    SLICE_X92Y38         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/skip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.609     1.609    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          1.616     1.616    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X92Y38         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/skip_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            i2c_master_inst/Inst_I2C_Controller/skip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.350ns (24.460%)  route 1.082ns (75.540%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    AB22                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.640     0.856    i2c_master_inst/Inst_adau1761_configuration_data/sw_IBUF[1]
    SLICE_X96Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  i2c_master_inst/Inst_adau1761_configuration_data/skip_i_10/O
                         net (fo=1, routed)           0.222     1.123    i2c_master_inst/Inst_adau1761_configuration_data/skip_i_10_n_0
    SLICE_X92Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.168 r  i2c_master_inst/Inst_adau1761_configuration_data/skip_i_5/O
                         net (fo=1, routed)           0.219     1.387    i2c_master_inst/Inst_adau1761_configuration_data/skip_i_5_n_0
    SLICE_X92Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.432 r  i2c_master_inst/Inst_adau1761_configuration_data/skip_i_1/O
                         net (fo=1, routed)           0.000     1.432    i2c_master_inst/Inst_I2C_Controller/skip_reg_2
    SLICE_X92Y38         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/skip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.878     0.878    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X92Y38         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/skip_reg/C

Slack:                    inf
  Source:                 AC_SDA
                            (input port)
  Destination:            i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.446ns  (logic 0.294ns (12.005%)  route 2.152ns (87.995%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  AC_SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_i2s_sda_obuf/IO
    AB5                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  i_i2s_sda_obuf/IBUF/O
                         net (fo=1, routed)           2.152     2.401    i2c_master_inst/Inst_I2C_Controller/i2c_sda_i
    SLICE_X92Y39         LUT2 (Prop_lut2_I0_O)        0.045     2.446 r  i2c_master_inst/Inst_I2C_Controller/i2c_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.446    i2c_master_inst/Inst_I2C_Controller/i2c_data[0]_i_1_n_0
    SLICE_X92Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     0.862    clk_wizard/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=61, routed)          0.878     0.878    i2c_master_inst/Inst_I2C_Controller/CLK
    SLICE_X92Y39         FDRE                                         r  i2c_master_inst/Inst_I2C_Controller/i2c_data_reg[0]/C





