synthesis:  version Radiant Software (64-bit) 3.2.1.217.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec  6 16:42:05 2022


Command Line:  C:\lscc\radiant\3.2\ispfpga\bin\nt64\synthesis.exe -f openai_snake_impl_1_lattice.synproj -gui -msgset C:/Users/gsess/OneDrive/Documents/es4_final_proj/openai_snake/promote.xml 

Synthesis options:
The -top option is not used.
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = openai_snake_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-path C:/Users/gsess/OneDrive/Documents/es4_final_proj/openai_snake (searchpath added)
-path C:/Users/gsess/OneDrive/Documents/es4_final_proj/openai_snake/impl_1 (searchpath added)
-path C:/lscc/radiant/3.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
WARNING - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = C:/Users/gsess/OneDrive/Documents/es4_final_proj/openai_snake/source/impl_1/snake.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing VHDL file c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.vhd

INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/openai_snake/source/impl_1/snake.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/openai_snake/source/impl_1/snake.vhd

INFO - synthesis: c:/users/gsess/onedrive/documents/es4_final_proj/openai_snake/source/impl_1/snake.vhd(7): analyzing entity snake. VHDL-1012
INFO - synthesis: c:/users/gsess/onedrive/documents/es4_final_proj/openai_snake/source/impl_1/snake.vhd(18): analyzing architecture rtl. VHDL-1010
WARNING - synthesis: c:/users/gsess/onedrive/documents/es4_final_proj/openai_snake/source/impl_1/snake.vhd(69): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: Setting snake as the top-level module. To specify the top-level module explicitly, go to View->Set Views->Hierarchy or Project->Active Implementation->Set Top-Level Unit.
INFO - synthesis: The default VHDL library search path is now "C:/Users/gsess/OneDrive/Documents/es4_final_proj/openai_snake/impl_1". VHDL-1504
Top module language type = VHDL.
WARNING - synthesis: c:/users/gsess/onedrive/documents/es4_final_proj/openai_snake/source/impl_1/snake.vhd(69): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
Top module name (VHDL, mixed language): snake
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         





Combinational loop found : 1

	Net y_coord_c_0 

	Instance mux_128_i1 

	Net n287 

	Instance i213 

	Net n387 

	Instance i212 

Combinational loop found : 2

	Net y_coord_c_1 

	Instance mux_128_i2 

	Net n286 

	Instance i220 

	Net n394 

	Instance i219 

Combinational loop found : 3

	Net n334 

	Instance mux_168_i1 

	Net n287 

	Instance i213 

	Net n387 

	Instance i212 

	Net n329 

	Instance inv_167_i1 

	Net y_pos_3__N_21 

	Instance i210 

	Net \y_pos_3__I_0_3/n6 

	Instance i211 

	Net \y_pos_3__I_0_3/n4 

	Instance i209 

	Net n392 

	Instance i217 

	Net n286 

	Instance i220 

	Net \add_170/n2 

	Instance i218 

	Net n389 

	Instance i214 

Combinational loop found : 4

	Net y_coord_c_2 

	Instance mux_128_i3 

	Net n285 

	Instance i227 

	Net n401 

	Instance i226 

Combinational loop found : 5

	Net y_coord_c_3 

	Instance mux_128_i4 

	Net n284 

	Instance i234 

	Net n408 

	Instance i233 

Combinational loop found : 6

	Net x_coord_c_0 

	Instance mux_120_i1 

	Net n282 

	Instance i241 

	Net n415 

	Instance i240 

Combinational loop found : 7

	Net x_coord_c_1 

	Instance mux_120_i2 

	Net n281 

	Instance i248 

	Net n422 

	Instance i247 

Combinational loop found : 8

	Net n321 

	Instance mux_164_i1 

	Net n282 

	Instance i241 

	Net n415 

	Instance i240 

	Net n316 

	Instance inv_163_i1 

	Net x_pos_3__N_31 

	Instance i208 

	Net \x_pos_3__I_0_3/n6 

	Instance i207 

	Net \x_pos_3__I_0_3/n4 

	Instance i206 

	Net n420 

	Instance i245 

	Net n281 

	Instance i248 

	Net \add_166/n2 

	Instance i246 

	Net n417 

	Instance i242 

Combinational loop found : 9

	Net x_coord_c_2 

	Instance mux_120_i3 

	Net n280 

	Instance i255 

	Net n429 

	Instance i254 

Combinational loop found : 10

	Net x_coord_c_3 

	Instance mux_120_i4 

	Net n279 

	Instance i262 

	Net n436 

	Instance i261 


################### Begin Area Report (snake)######################
Number of register bits => 3 of 5280 (0 % )
FD1P3XZ => 3
IB => 6
LUT4 => 41
OB => 10
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 0

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : state[2], loads : 11
  Net : state[1], loads : 11
  Net : n266, loads : 8
  Net : x_coord_c_0, loads : 7
  Net : y_coord_c_0, loads : 7
  Net : x_coord_c_2, loads : 6
  Net : x_coord_c_1, loads : 6
  Net : y_coord_c_2, loads : 6
  Net : y_coord_c_1, loads : 6
  Net : n257, loads : 6
################### End Clock Report ##################

Peak Memory Usage: 89 MB

--------------------------------------------------------------
Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
--------------------------------------------------------------
