#! /Users/fjpolo/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7fa44a10ec40 .scope module, "average_filter_tb" "average_filter_tb" 2 31;
 .timescale -12 -12;
P_0x7fa44a104b70 .param/l "CLK_PERIOD" 0 2 70, +C4<00000000000000000000000000001010>;
P_0x7fa44a104bb0 .param/l "DATA_WIDTH" 0 2 33, +C4<00000000000000000000000000001000>;
P_0x7fa44a104bf0 .param/l "TEST_VECTOR_SIZE" 0 2 71, +C4<00000000000000000000000000001010>;
v0x7fa44a12f3c0_0 .var "clk", 0 0;
v0x7fa44a12f450_0 .var/s "data_in", 7 0;
v0x7fa44a12f4e0_0 .net/s "data_out", 7 0, v0x7fa44a12ee50_0;  1 drivers
v0x7fa44a12f5b0_0 .var/i "error_count", 31 0;
v0x7fa44a12f640 .array/s "expected_outputs", 9 0, 7 0;
v0x7fa44a12f710_0 .var/i "i", 31 0;
v0x7fa44a12f7b0_0 .var "i_ce", 0 0;
v0x7fa44a12f840_0 .net "o_ce", 0 0, v0x7fa44a12f040_0;  1 drivers
v0x7fa44a12f8f0_0 .var "reset_n", 0 0;
v0x7fa44a12fa20_0 .var/i "test_index", 31 0;
v0x7fa44a12fab0 .array "test_vectors", 9 0, 7 0;
S_0x7fa44a104c30 .scope module, "uut" "average_filter" 2 54, 3 32 0, S_0x7fa44a10ec40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "i_ce";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "o_ce";
P_0x7fa44a105ae0 .param/l "DATA_WIDTH" 0 3 33, +C4<00000000000000000000000000001000>;
v0x7fa44a10edb0_0 .net "clk", 0 0, v0x7fa44a12f3c0_0;  1 drivers
v0x7fa44a12edb0_0 .net/s "data_in", 7 0, v0x7fa44a12f450_0;  1 drivers
v0x7fa44a12ee50_0 .var/s "data_out", 7 0;
v0x7fa44a12eee0_0 .net "i_ce", 0 0, v0x7fa44a12f7b0_0;  1 drivers
v0x7fa44a12ef70_0 .var/s "last_sample", 7 0;
v0x7fa44a12f040_0 .var "o_ce", 0 0;
v0x7fa44a12f0d0_0 .net "reset_n", 0 0, v0x7fa44a12f8f0_0;  1 drivers
v0x7fa44a12f170_0 .var "sum_ce", 0 0;
v0x7fa44a12f220_0 .var/s "sum_ff", 8 0;
E_0x7fa44a107560 .event posedge, v0x7fa44a10edb0_0;
    .scope S_0x7fa44a104c30;
T_0 ;
    %wait E_0x7fa44a107560;
    %load/vec4 v0x7fa44a12f0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa44a12f170_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa44a12eee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa44a12f170_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa44a12f170_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa44a104c30;
T_1 ;
    %wait E_0x7fa44a107560;
    %load/vec4 v0x7fa44a12f0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa44a12f040_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa44a12f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa44a12f040_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa44a12f040_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa44a104c30;
T_2 ;
    %wait E_0x7fa44a107560;
    %load/vec4 v0x7fa44a12f0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa44a12ef70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fa44a12eee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fa44a12edb0_0;
    %assign/vec4 v0x7fa44a12ef70_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa44a104c30;
T_3 ;
    %wait E_0x7fa44a107560;
    %load/vec4 v0x7fa44a12f0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fa44a12f220_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fa44a12eee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fa44a12edb0_0;
    %pad/s 9;
    %load/vec4 v0x7fa44a12ef70_0;
    %pad/s 9;
    %add;
    %assign/vec4 v0x7fa44a12f220_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa44a104c30;
T_4 ;
    %wait E_0x7fa44a107560;
    %load/vec4 v0x7fa44a12f0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa44a12ee50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fa44a12f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fa44a12f220_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x7fa44a12ee50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fa44a10ec40;
T_5 ;
    %vpi_call 2 88 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 89 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa44a10ec40 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fa44a10ec40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa44a12f3c0_0, 0, 1;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x7fa44a12f3c0_0;
    %inv;
    %store/vec4 v0x7fa44a12f3c0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x7fa44a10ec40;
T_7 ;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12fab0, 4, 0;
    %pushi/vec4 236, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12fab0, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12fab0, 4, 0;
    %pushi/vec4 216, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12fab0, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12fab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12fab0, 4, 0;
    %pushi/vec4 100, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12fab0, 4, 0;
    %pushi/vec4 129, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12fab0, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12fab0, 4, 0;
    %pushi/vec4 196, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12fab0, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12f640, 4, 0;
    %pushi/vec4 251, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12f640, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12f640, 4, 0;
    %pushi/vec4 251, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12f640, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12f640, 4, 0;
    %pushi/vec4 25, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12f640, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12f640, 4, 0;
    %pushi/vec4 242, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12f640, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12f640, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa44a12f640, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa44a12f8f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa44a12f3c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa44a12fa20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa44a12f5b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa44a12f8f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa44a12f8f0_0, 0, 1;
    %load/vec4 v0x7fa44a12f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 2 132 "$display", "FAIL: o_ce should be low after reset!r\012" {0 0 0};
T_7.0 ;
    %load/vec4 v0x7fa44a12f4e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call 2 133 "$display", "FAIL: data_out should be 'h00 after reset!r\012" {0 0 0};
T_7.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa44a12fab0, 4;
    %store/vec4 v0x7fa44a12f450_0, 0, 8;
    %delay 30, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa44a12fab0, 4;
    %store/vec4 v0x7fa44a12f450_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa44a12f7b0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa44a12f7b0_0, 0, 1;
    %load/vec4 v0x7fa44a12f840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %vpi_call 2 157 "$display", "FAIL: o_ce should be high two clocks after i_cer\012" {0 0 0};
T_7.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa44a12f710_0, 0, 32;
T_7.6 ; Top of for-loop
    %load/vec4 v0x7fa44a12f710_0;
    %cmpi/s 9, 0, 32;
	  %jmp/0xz T_7.7, 5;
    %ix/getv/s 4, v0x7fa44a12f710_0;
    %load/vec4a v0x7fa44a12fab0, 4;
    %store/vec4 v0x7fa44a12f450_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa44a12f7b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa44a12f7b0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa44a12f840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %vpi_call 2 171 "$display", "FAIL: o_ce should be high two clocks after i_cer\012" {0 0 0};
T_7.9 ;
    %load/vec4 v0x7fa44a12f4e0_0;
    %ix/getv/s 4, v0x7fa44a12f710_0;
    %load/vec4a v0x7fa44a12f640, 4;
    %cmp/ne;
    %jmp/1 T_7.13, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fa44a12f840_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 6, 9;
T_7.13;
    %jmp/0xz  T_7.11, 6;
    %vpi_call 2 173 "$display", "FAIL: Test Vector %d, Expected %d, Actual %d", v0x7fa44a12f710_0, &A<v0x7fa44a12f640, v0x7fa44a12f710_0 >, v0x7fa44a12f4e0_0 {0 0 0};
    %load/vec4 v0x7fa44a12f5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa44a12f5b0_0, 0, 32;
T_7.11 ;
T_7.8 ; for-loop step statement
    %load/vec4 v0x7fa44a12f710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa44a12f710_0, 0, 32;
    %jmp T_7.6;
T_7.7 ; for-loop exit label
    %load/vec4 v0x7fa44a12f5b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %vpi_call 2 179 "$display", "PASS: All tests passed." {0 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call 2 181 "$display", "FAIL: %d tests failed.", v0x7fa44a12f5b0_0 {0 0 0};
T_7.15 ;
    %vpi_call 2 183 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/fjpolo/Workspace/FPGA_DSP-Filters/average_filter/test_rtl/simulation/icarus/average_filter/../../../../rtl/average_filter.v";
