Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Lab4_topLvl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab4_topLvl.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab4_topLvl"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Lab4_topLvl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\pixel_controller.v" into library work
Parsing module <pixel_controller>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\pixel_clk.v" into library work
Parsing module <pixel_clk>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\ipcore_dir\ram_256x16.v" into library work
Parsing module <ram_256x16>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\hex_to_7seg.v" into library work
Parsing module <hex_to_7seg>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\ad_mux.v" into library work
Parsing module <ad_mux>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\ram1.v" into library work
Parsing module <ram1>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\one_shot.v" into library work
Parsing module <one_shot>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\display_controller.v" into library work
Parsing module <display_controller>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\clk_500Hz.v" into library work
Parsing module <clk_500Hz>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\addr_seqr.v" into library work
Parsing module <addr_seqr>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\Lab4_topLvl.v" into library work
Parsing module <Lab4_topLvl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab4_topLvl>.

Elaborating module <clk_500Hz>.

Elaborating module <one_shot>.

Elaborating module <addr_seqr>.
WARNING:HDLCompiler:413 - "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\addr_seqr.v" Line 33: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <ram1>.

Elaborating module <ram_256x16>.
WARNING:HDLCompiler:1499 - "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\ipcore_dir\ram_256x16.v" Line 39: Empty module <ram_256x16> remains a black box.

Elaborating module <display_controller>.

Elaborating module <pixel_clk>.

Elaborating module <pixel_controller>.

Elaborating module <ad_mux>.

Elaborating module <hex_to_7seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab4_topLvl>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\Lab4_topLvl.v".
    Summary:
	no macro.
Unit <Lab4_topLvl> synthesized.

Synthesizing Unit <clk_500Hz>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\clk_500Hz.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_2_o_add_1_OUT> created at line 45.
    Found 32-bit comparator greater for signal <n0002> created at line 46
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clk_500Hz> synthesized.

Synthesizing Unit <one_shot>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\one_shot.v".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q3>.
    Found 1-bit register for signal <q4>.
    Found 1-bit register for signal <q5>.
    Found 1-bit register for signal <q6>.
    Found 1-bit register for signal <q7>.
    Found 1-bit register for signal <q8>.
    Found 1-bit register for signal <q9>.
    Found 1-bit register for signal <q0>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <one_shot> synthesized.

Synthesizing Unit <addr_seqr>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\addr_seqr.v".
    Found 8-bit register for signal <addr>.
    Found 8-bit adder for signal <addr[7]_GND_4_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <addr_seqr> synthesized.

Synthesizing Unit <ram1>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\ram1.v".
    Summary:
	no macro.
Unit <ram1> synthesized.

Synthesizing Unit <display_controller>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\display_controller.v".
    Summary:
	no macro.
Unit <display_controller> synthesized.

Synthesizing Unit <pixel_clk>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\pixel_clk.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_8_o_add_1_OUT> created at line 45.
    Found 32-bit comparator greater for signal <n0002> created at line 46
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pixel_clk> synthesized.

Synthesizing Unit <pixel_controller>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\pixel_controller.v".
    Found 3-bit register for signal <pState>.
    Found finite state machine <FSM_0> for signal <pState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <pixel_controller> synthesized.

Synthesizing Unit <ad_mux>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\ad_mux.v".
    Found 4-bit 7-to-1 multiplexer for signal <ad_out> created at line 34.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ad_mux> synthesized.

Synthesizing Unit <hex_to_7seg>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\301\xilinx\Lab4\hex_to_7seg.v".
    Found 16x7-bit Read Only RAM for signal <_n0024>
    Summary:
	inferred   1 RAM(s).
Unit <hex_to_7seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 8-bit adder                                           : 1
# Registers                                            : 25
 1-bit register                                        : 22
 32-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram_256x16.ngc>.
Loading core <ram_256x16> for timing and area information for instance <uut>.

Synthesizing (advanced) Unit <addr_seqr>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
Unit <addr_seqr> synthesized (advanced).

Synthesizing (advanced) Unit <hex_to_7seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0024> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hex_to_7seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 86
 Flip-Flops                                            : 86
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pState[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00010000
 101   | 00100000
 110   | 01000000
 111   | 10000000
-------------------

Optimizing unit <Lab4_topLvl> ...

Optimizing unit <clk_500Hz> ...

Optimizing unit <pixel_clk> ...

Optimizing unit <one_shot> ...
WARNING:Xst:1710 - FF/Latch <control0/clk0/i_17> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_18> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_19> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_20> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_21> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_22> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_23> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_24> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_25> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_26> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_27> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_28> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_29> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_30> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control0/clk0/i_31> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_17> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_18> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_19> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_20> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_21> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_22> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_23> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_24> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_25> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_26> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_27> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_28> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_29> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_30> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clk0/i_31> (without init value) has a constant value of 0 in block <Lab4_topLvl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk0/i_0> in Unit <Lab4_topLvl> is equivalent to the following FF/Latch, which will be removed : <control0/clk0/i_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab4_topLvl, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab4_topLvl.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 221
#      GND                         : 2
#      INV                         : 11
#      LUT1                        : 39
#      LUT2                        : 40
#      LUT3                        : 3
#      LUT4                        : 2
#      LUT5                        : 8
#      LUT6                        : 17
#      MUXCY                       : 54
#      VCC                         : 2
#      XORCY                       : 43
# FlipFlops/Latches                : 71
#      FDC                         : 70
#      FDP                         : 1
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 19
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              71  out of  126800     0%  
 Number of Slice LUTs:                  120  out of  63400     0%  
    Number used as Logic:               120  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    133
   Number with an unused Flip Flop:      62  out of    133    46%  
   Number with an unused LUT:            13  out of    133     9%  
   Number of fully used LUT-FF pairs:    58  out of    133    43%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    210    16%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                     | Load  |
-----------------------------------+-------------------------------------------+-------+
control0/clk0/clk_out              | NONE(control0/controller0/pState_FSM_FFd7)| 8     |
addr_step(addr0/D_out:O)           | NONE(*)(seqr0/addr_0)                     | 8     |
clk                                | BUFGP                                     | 36    |
clk0/clk_out                       | BUFG                                      | 20    |
-----------------------------------+-------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.726ns (Maximum Frequency: 268.377MHz)
   Minimum input arrival time before clock: 0.857ns
   Maximum output required time after clock: 3.990ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'control0/clk0/clk_out'
  Clock period: 0.671ns (frequency: 1489.425MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.671ns (Levels of Logic = 0)
  Source:            control0/controller0/pState_FSM_FFd8 (FF)
  Destination:       control0/controller0/pState_FSM_FFd7 (FF)
  Source Clock:      control0/clk0/clk_out rising
  Destination Clock: control0/clk0/clk_out rising

  Data Path: control0/controller0/pState_FSM_FFd8 to control0/controller0/pState_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.361   0.302  control0/controller0/pState_FSM_FFd8 (control0/controller0/pState_FSM_FFd8)
     FDC:D                     0.008          control0/controller0/pState_FSM_FFd7
    ----------------------------------------
    Total                      0.671ns (0.369ns logic, 0.302ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'addr_step'
  Clock period: 1.636ns (frequency: 611.135MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               1.636ns (Levels of Logic = 9)
  Source:            seqr0/addr_0 (FF)
  Destination:       seqr0/addr_7 (FF)
  Source Clock:      addr_step rising
  Destination Clock: addr_step rising

  Data Path: seqr0/addr_0 to seqr0/addr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.361   0.293  seqr0/addr_0 (seqr0/addr_0)
     INV:I->O              1   0.113   0.000  seqr0/Mcount_addr_lut<0>_INV_0 (seqr0/Mcount_addr_lut<0>)
     MUXCY:S->O            1   0.353   0.000  seqr0/Mcount_addr_cy<0> (seqr0/Mcount_addr_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  seqr0/Mcount_addr_cy<1> (seqr0/Mcount_addr_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  seqr0/Mcount_addr_cy<2> (seqr0/Mcount_addr_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  seqr0/Mcount_addr_cy<3> (seqr0/Mcount_addr_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  seqr0/Mcount_addr_cy<4> (seqr0/Mcount_addr_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  seqr0/Mcount_addr_cy<5> (seqr0/Mcount_addr_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  seqr0/Mcount_addr_cy<6> (seqr0/Mcount_addr_cy<6>)
     XORCY:CI->O           1   0.370   0.000  seqr0/Mcount_addr_xor<7> (Result<7>)
     FDC:D                     0.008          seqr0/addr_7
    ----------------------------------------
    Total                      1.636ns (1.343ns logic, 0.293ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.726ns (frequency: 268.377MHz)
  Total number of paths / destination ports: 10104 / 35
-------------------------------------------------------------------------
Delay:               3.726ns (Levels of Logic = 24)
  Source:            clk0/i_0 (FF)
  Destination:       control0/clk0/i_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk0/i_0 to control0/clk0/i_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  clk0/i_0 (clk0/i_0)
     INV:I->O              1   0.113   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_lut<0>_INV_0 (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<0> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<1> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<2> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<3> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<4> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<5> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<6> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<7> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<8> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<9> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<10> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<11> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<12> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<13> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<14> (control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_cy<14>)
     XORCY:CI->O           3   0.370   0.693  control0/clk0/Madd_i[31]_GND_8_o_add_1_OUT_xor<15> (control0/clk0/i[31]_GND_8_o_add_1_OUT<15>)
     LUT5:I0->O            0   0.097   0.000  control0/clk0/Mcompar_n0002_lutdi2 (control0/clk0/Mcompar_n0002_lutdi2)
     MUXCY:DI->O           1   0.337   0.000  control0/clk0/Mcompar_n0002_cy<2> (control0/clk0/Mcompar_n0002_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Mcompar_n0002_cy<3> (control0/clk0/Mcompar_n0002_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Mcompar_n0002_cy<4> (control0/clk0/Mcompar_n0002_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  control0/clk0/Mcompar_n0002_cy<5> (control0/clk0/Mcompar_n0002_cy<5>)
     MUXCY:CI->O          17   0.253   0.369  control0/clk0/Mcompar_n0002_cy<6> (control0/clk0/Mcompar_n0002_cy<6>)
     LUT2:I1->O            1   0.097   0.000  control0/clk0/Mmux_i[31]_GND_8_o_mux_3_OUT21 (control0/clk0/i[31]_GND_8_o_mux_3_OUT<10>)
     FDC:D                     0.008          control0/clk0/i_10
    ----------------------------------------
    Total                      3.726ns (2.380ns logic, 1.346ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0/clk_out'
  Clock period: 0.653ns (frequency: 1532.567MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               0.653ns (Levels of Logic = 0)
  Source:            addr0/q8 (FF)
  Destination:       addr0/q9 (FF)
  Source Clock:      clk0/clk_out rising
  Destination Clock: clk0/clk_out rising

  Data Path: addr0/q8 to addr0/q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  addr0/q8 (addr0/q8)
     FDC:D                     0.008          addr0/q9
    ----------------------------------------
    Total                      0.653ns (0.369ns logic, 0.283ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control0/clk0/clk_out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       control0/controller0/pState_FSM_FFd7 (FF)
  Destination Clock: control0/clk0/clk_out rising

  Data Path: reset to control0/controller0/pState_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            71   0.001   0.392  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          control0/controller0/pState_FSM_FFd7
    ----------------------------------------
    Total                      0.742ns (0.350ns logic, 0.392ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'addr_step'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       seqr0/addr_0 (FF)
  Destination Clock: addr_step rising

  Data Path: reset to seqr0/addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            71   0.001   0.392  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          seqr0/addr_0
    ----------------------------------------
    Total                      0.742ns (0.350ns logic, 0.392ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              0.857ns (Levels of Logic = 2)
  Source:            din<7> (PAD)
  Destination:       ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination Clock: clk rising

  Data Path: din<7> to ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  din_7_IBUF (din_7_IBUF)
     begin scope: 'ram0/uut:dina<7>'
     RAMB18E1:DIADI11          0.577          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      0.857ns (0.578ns logic, 0.279ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk0/clk_out'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       addr0/q9 (FF)
  Destination Clock: clk0/clk_out rising

  Data Path: reset to addr0/q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            71   0.001   0.392  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          addr0/q0
    ----------------------------------------
    Total                      0.742ns (0.350ns logic, 0.392ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control0/clk0/clk_out'
  Total number of paths / destination ports: 176 / 15
-------------------------------------------------------------------------
Offset:              2.602ns (Levels of Logic = 4)
  Source:            control0/controller0/pState_FSM_FFd4 (FF)
  Destination:       e (PAD)
  Source Clock:      control0/clk0/clk_out rising

  Data Path: control0/controller0/pState_FSM_FFd4 to e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.706  control0/controller0/pState_FSM_FFd4 (control0/controller0/pState_FSM_FFd4)
     LUT6:I1->O            5   0.097   0.398  control0/mux0/Mmux_ad_out<2>1 (control0/mux0/Mmux_ad_out<2>)
     LUT2:I0->O            3   0.097   0.566  control0/mux0/Mmux_ad_out<2>3 (control0/mux_wire<2>)
     LUT6:I2->O            1   0.097   0.279  control0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      2.602ns (0.652ns logic, 1.950ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'addr_step'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              2.603ns (Levels of Logic = 4)
  Source:            seqr0/addr_2 (FF)
  Destination:       e (PAD)
  Source Clock:      addr_step rising

  Data Path: seqr0/addr_2 to e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.361   0.707  seqr0/addr_2 (seqr0/addr_2)
     LUT6:I0->O            5   0.097   0.398  control0/mux0/Mmux_ad_out<2>1 (control0/mux0/Mmux_ad_out<2>)
     LUT2:I0->O            3   0.097   0.566  control0/mux0/Mmux_ad_out<2>3 (control0/mux_wire<2>)
     LUT6:I2->O            1   0.097   0.279  control0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      2.603ns (0.652ns logic, 1.951ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              3.990ns (Levels of Logic = 5)
  Source:            ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       e (PAD)
  Source Clock:      clk rising

  Data Path: ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO10    1   1.846   0.693  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<14>)
     end scope: 'ram0/uut:douta<14>'
     LUT6:I0->O            5   0.097   0.314  control0/mux0/Mmux_ad_out<2>2 (control0/mux0/Mmux_ad_out<2>1)
     LUT2:I1->O            3   0.097   0.566  control0/mux0/Mmux_ad_out<2>3 (control0/mux_wire<2>)
     LUT6:I2->O            1   0.097   0.279  control0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      3.990ns (2.137ns logic, 1.853ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock addr_step
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
addr_step      |    1.636|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
addr_step      |    1.096|         |         |         |
clk            |    3.726|         |         |         |
clk0/clk_out   |    1.975|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clk_out   |    0.653|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control0/clk0/clk_out
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
control0/clk0/clk_out|    0.671|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.11 secs
 
--> 

Total memory usage is 460304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    3 (   0 filtered)

