// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_filter_Dilate_32_32_1080_1920_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 8'b1;
parameter    ap_ST_st2_fsm_1 = 8'b10;
parameter    ap_ST_st3_fsm_2 = 8'b100;
parameter    ap_ST_st4_fsm_3 = 8'b1000;
parameter    ap_ST_st5_fsm_4 = 8'b10000;
parameter    ap_ST_st6_fsm_5 = 8'b100000;
parameter    ap_ST_pp0_stg0_fsm_6 = 8'b1000000;
parameter    ap_ST_st17_fsm_7 = 8'b10000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_4 = 12'b100;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm = 8'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_27;
reg   [11:0] p_029_0_i_i_reg_632;
reg    ap_sig_bdd_67;
wire   [12:0] rows_assign_cast_fu_643_p1;
reg   [12:0] rows_assign_cast_reg_2689;
wire   [12:0] cols_assign_cast_fu_647_p1;
reg   [12:0] cols_assign_cast_reg_2698;
wire   [1:0] tmp_25_fu_651_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_81;
wire   [1:0] tmp_28_fu_663_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_90;
wire   [1:0] tmp_31_fu_675_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_99;
wire   [12:0] heightloop_fu_687_p2;
reg   [12:0] heightloop_reg_3002;
wire   [0:0] tmp_32_fu_681_p2;
wire   [12:0] widthloop_fu_692_p2;
reg   [12:0] widthloop_reg_3007;
wire  signed [12:0] tmp_33_fu_697_p2;
reg  signed [12:0] tmp_33_reg_3012;
wire   [1:0] p_neg313_i_i_cast_fu_705_p2;
reg   [1:0] p_neg313_i_i_cast_reg_3019;
wire  signed [12:0] ref_fu_711_p2;
reg  signed [12:0] ref_reg_3031;
wire  signed [10:0] tmp_65_fu_719_p2;
reg  signed [10:0] tmp_65_reg_3038;
wire  signed [12:0] tmp_154_1_fu_725_p2;
reg  signed [12:0] tmp_154_1_reg_3043;
wire   [1:0] tmp_119_fu_730_p1;
reg   [1:0] tmp_119_reg_3048;
wire   [11:0] i_V_fu_743_p2;
reg   [11:0] i_V_reg_3058;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_129;
wire   [0:0] tmp_36_fu_749_p2;
reg   [0:0] tmp_36_reg_3063;
wire   [0:0] tmp_35_fu_738_p2;
wire  signed [12:0] ImagLoc_y_fu_755_p2;
reg  signed [12:0] ImagLoc_y_reg_3068;
wire   [0:0] icmp_fu_771_p2;
reg   [0:0] icmp_reg_3075;
reg   [0:0] tmp_121_reg_3080;
wire   [0:0] tmp_180_2_fu_785_p2;
reg   [0:0] tmp_180_2_reg_3084;
wire   [0:0] or_cond_i_i_i_2_1_fu_815_p2;
reg   [0:0] or_cond_i_i_i_2_1_reg_3089;
reg   [0:0] tmp_124_reg_3094;
wire   [1:0] tmp_125_fu_829_p1;
reg   [1:0] tmp_125_reg_3099;
wire   [0:0] or_cond_i_i_i_2_2_fu_858_p2;
reg   [0:0] or_cond_i_i_i_2_2_reg_3104;
reg   [0:0] tmp_128_reg_3109;
wire   [1:0] tmp_129_fu_872_p1;
reg   [1:0] tmp_129_reg_3114;
wire   [1:0] tmp_122_fu_908_p1;
reg   [1:0] tmp_122_reg_3119;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_164;
wire   [1:0] locy_2_1_t_fu_928_p2;
reg   [1:0] locy_2_1_t_reg_3125;
wire   [1:0] locy_2_2_t_fu_946_p2;
reg   [1:0] locy_2_2_t_reg_3131;
wire   [1:0] locy_fu_963_p2;
reg   [1:0] locy_reg_3137;
wire   [1:0] locy_0_1_t_fu_969_p2;
reg   [1:0] locy_0_1_t_reg_3142;
wire   [1:0] locy_0_2_t_fu_975_p2;
reg   [1:0] locy_0_2_t_reg_3147;
wire   [0:0] brmerge1_fu_981_p2;
reg   [0:0] brmerge1_reg_3152;
wire   [0:0] tmp_38_fu_991_p2;
reg   [0:0] tmp_38_reg_3156;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_6;
reg    ap_sig_bdd_185;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3156_pp0_it1;
reg   [0:0] or_cond_i335_i_i_reg_3186;
reg   [0:0] ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1;
reg    ap_sig_bdd_210;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg   [0:0] or_cond307_i_i_reg_3165;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8;
reg    ap_sig_bdd_238;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3156_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3156_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3156_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_3156_pp0_it5;
wire   [11:0] j_V_fu_996_p2;
wire   [0:0] or_cond307_i_i_fu_1018_p2;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it7;
wire  signed [12:0] ImagLoc_x_fu_1023_p2;
reg  signed [12:0] ImagLoc_x_reg_3169;
wire   [1:0] tmp_132_fu_1029_p1;
reg   [1:0] tmp_132_reg_3174;
reg   [1:0] ap_reg_ppstg_tmp_132_reg_3174_pp0_it1;
wire   [10:0] tmp_133_fu_1033_p1;
reg   [10:0] tmp_133_reg_3181;
wire   [0:0] or_cond_i335_i_i_fu_1056_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2;
wire   [0:0] tmp_135_fu_1062_p3;
reg   [0:0] tmp_135_reg_3192;
reg   [0:0] ap_reg_ppstg_tmp_135_reg_3192_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_135_reg_3192_pp0_it2;
wire   [0:0] brmerge_fu_1070_p2;
reg   [0:0] brmerge_reg_3207;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3207_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3207_pp0_it2;
wire   [0:0] tmp_71_fu_1076_p2;
reg   [0:0] tmp_71_reg_3211;
reg   [0:0] ap_reg_ppstg_tmp_71_reg_3211_pp0_it1;
wire   [0:0] brmerge3_fu_1081_p2;
reg   [0:0] brmerge3_reg_3215;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3215_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3215_pp0_it2;
wire   [0:0] tmp_178_1_fu_1087_p2;
reg   [0:0] tmp_178_1_reg_3219;
reg   [0:0] ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1;
wire   [1:0] col_assign_1_t_fu_1092_p2;
reg   [1:0] col_assign_1_t_reg_3223;
reg   [1:0] ap_reg_ppstg_col_assign_1_t_reg_3223_pp0_it1;
wire   [0:0] brmerge4_fu_1097_p2;
reg   [0:0] brmerge4_reg_3227;
reg   [0:0] ap_reg_ppstg_brmerge4_reg_3227_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge4_reg_3227_pp0_it2;
wire   [0:0] tmp_178_2_fu_1103_p2;
reg   [0:0] tmp_178_2_reg_3231;
reg   [0:0] ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1;
wire   [1:0] col_assign_2_t_fu_1108_p2;
reg   [1:0] col_assign_2_t_reg_3235;
reg   [1:0] ap_reg_ppstg_col_assign_2_t_reg_3235_pp0_it1;
reg   [10:0] k_buf_0_val_0_addr_reg_3239;
reg   [10:0] k_buf_0_val_1_addr_reg_3245;
reg   [10:0] k_buf_0_val_2_addr_reg_3251;
wire   [1:0] tmp_136_fu_1132_p1;
reg   [1:0] tmp_136_reg_3257;
wire   [12:0] x_1_fu_1142_p3;
reg   [12:0] x_1_reg_3262;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] src_kernel_win_0_val_0_0_11_reg_3301;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] src_kernel_win_0_val_1_0_11_reg_3310;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] src_kernel_win_0_val_2_0_reg_3319;
wire   [1:0] col_assign_8_0_t_fu_1163_p2;
reg   [1:0] col_assign_8_0_t_reg_3328;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] src_kernel_win_1_val_0_0_10_reg_3338;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] src_kernel_win_1_val_1_0_12_reg_3347;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] src_kernel_win_1_val_2_0_reg_3356;
reg   [0:0] tmp_138_reg_3365;
wire   [1:0] col_assign_8_1_t1_fu_1344_p2;
reg   [1:0] col_assign_8_1_t1_reg_3371;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] src_kernel_win_2_val_0_0_10_reg_3378;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] src_kernel_win_2_val_1_0_12_reg_3387;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] src_kernel_win_2_val_2_0_reg_3396;
reg   [0:0] tmp_141_reg_3405;
wire   [1:0] col_assign_8_2_t1_fu_1531_p2;
reg   [1:0] col_assign_8_2_t1_reg_3411;
reg   [7:0] src_kernel_win_0_val_0_1_3_reg_3418;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_3_reg_3418_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_3_reg_3418_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_3_reg_3418_pp0_it6;
reg   [7:0] src_kernel_win_0_val_1_1_3_reg_3425;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_3_reg_3425_pp0_it4;
reg   [7:0] src_kernel_win_1_val_0_1_3_reg_3432;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_3_reg_3432_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_3_reg_3432_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_3_reg_3432_pp0_it6;
reg   [7:0] src_kernel_win_2_val_1_1_3_reg_3439;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_1_3_reg_3439_pp0_it4;
reg   [7:0] src_kernel_win_1_val_1_1_3_reg_3446;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_1_3_reg_3446_pp0_it4;
reg   [7:0] src_kernel_win_2_val_0_1_3_reg_3453;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_3_reg_3453_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_3_reg_3453_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_3_reg_3453_pp0_it6;
wire   [7:0] temp_0_i_i_i_061_i_i_1_0_0_1_fu_1898_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_0_0_1_reg_3460;
wire   [7:0] temp_0_i_i_i_061_i_i_1_1_0_1_fu_2093_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_1_0_1_reg_3466;
wire   [7:0] temp_0_i_i_i_061_i_i_1_2_0_1_fu_2288_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_2_0_1_reg_3472;
reg   [7:0] src_kernel_win_0_val_0_1_lo_reg_3478;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it7;
reg   [7:0] src_kernel_win_0_val_1_1_lo_reg_3484;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_3484_pp0_it5;
reg   [7:0] src_kernel_win_0_val_1_2_lo_reg_3490;
wire   [7:0] temp_0_i_i_i_061_i_i_1_0_0_2_fu_2328_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_0_0_2_reg_3495;
wire   [0:0] tmp_227_0_1_fu_2335_p2;
reg   [0:0] tmp_227_0_1_reg_3500;
reg   [7:0] src_kernel_win_1_val_0_1_lo_reg_3505;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it7;
reg   [7:0] src_kernel_win_1_val_1_1_lo_reg_3511;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_1_lo_reg_3511_pp0_it5;
reg   [7:0] src_kernel_win_1_val_1_2_lo_reg_3517;
wire   [7:0] temp_0_i_i_i_061_i_i_1_1_0_2_fu_2358_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_1_0_2_reg_3522;
wire   [0:0] tmp_227_1_1_fu_2365_p2;
reg   [0:0] tmp_227_1_1_reg_3527;
reg   [7:0] src_kernel_win_2_val_1_2_lo_reg_3532;
reg   [7:0] src_kernel_win_2_val_1_1_lo_reg_3537;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_1_lo_reg_3537_pp0_it5;
reg   [7:0] src_kernel_win_2_val_0_1_lo_reg_3543;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it7;
wire   [7:0] temp_0_i_i_i_061_i_i_1_2_0_2_fu_2388_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_2_0_2_reg_3549;
wire   [0:0] tmp_227_2_1_fu_2395_p2;
reg   [0:0] tmp_227_2_1_reg_3554;
wire   [7:0] temp_0_i_i_i_061_i_i_1_0_1_1_fu_2423_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_0_1_1_reg_3559;
wire   [7:0] temp_0_i_i_i_061_i_i_1_1_1_1_fu_2440_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_1_1_1_reg_3565;
wire   [7:0] temp_0_i_i_i_061_i_i_1_2_1_1_fu_2457_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_2_1_1_reg_3571;
reg   [7:0] src_kernel_win_0_val_0_2_lo_reg_3577;
wire   [7:0] temp_0_i_i_i_061_i_i_1_0_1_2_fu_2471_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_0_1_2_reg_3582;
wire   [0:0] tmp_227_0_2_fu_2477_p2;
reg   [0:0] tmp_227_0_2_reg_3587;
reg   [7:0] src_kernel_win_1_val_0_2_lo_reg_3592;
wire   [7:0] temp_0_i_i_i_061_i_i_1_1_1_2_fu_2490_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_1_1_2_reg_3597;
wire   [0:0] tmp_227_1_2_fu_2496_p2;
reg   [0:0] tmp_227_1_2_reg_3602;
reg   [7:0] src_kernel_win_2_val_0_2_lo_reg_3607;
wire   [7:0] temp_0_i_i_i_061_i_i_1_2_1_2_fu_2509_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_2_1_2_reg_3612;
wire   [0:0] tmp_227_2_2_fu_2515_p2;
reg   [0:0] tmp_227_2_2_reg_3617;
wire   [7:0] temp_0_i_i_i_061_i_i_1_0_2_1_fu_2543_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_0_2_1_reg_3622;
wire   [7:0] temp_0_i_i_i_061_i_i_1_1_2_1_fu_2560_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_1_2_1_reg_3628;
wire   [7:0] temp_0_i_i_i_061_i_i_1_2_2_1_fu_2577_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_2_2_1_reg_3634;
wire   [7:0] tmp_72_fu_2588_p3;
reg   [7:0] tmp_72_reg_3640;
wire   [7:0] tmp_74_fu_2598_p3;
reg   [7:0] tmp_74_reg_3645;
wire   [7:0] tmp_75_fu_2608_p3;
reg   [7:0] tmp_75_reg_3650;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
wire   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
wire   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
reg   [1:0] tmp_24_reg_588;
wire   [0:0] tmp_26_fu_657_p2;
reg   [1:0] tmp_27_reg_599;
wire   [0:0] tmp_29_fu_669_p2;
reg   [1:0] tmp_30_reg_610;
reg   [11:0] p_016_0_i_i_reg_621;
reg    ap_sig_cseq_ST_st17_fsm_7;
reg    ap_sig_bdd_665;
wire   [63:0] tmp_66_fu_1125_p1;
wire  signed [63:0] tmp_170_1_fu_1148_p1;
wire   [63:0] tmp_212_1_fu_1364_p1;
wire   [10:0] k_buf_1_val_1_addr_3_gep_fu_530_p3;
wire   [63:0] tmp_212_2_fu_1551_p1;
wire   [10:0] k_buf_2_val_1_addr_3_gep_fu_570_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_154;
wire   [1:0] col_assign_fu_1167_p2;
reg   [7:0] right_border_buf_0_val_0_1_fu_158;
reg   [7:0] right_border_buf_0_val_0_2_fu_162;
reg   [7:0] right_border_buf_1_val_0_0_fu_166;
reg   [7:0] right_border_buf_1_val_0_1_fu_170;
reg   [7:0] right_border_buf_1_val_0_2_fu_174;
reg   [7:0] right_border_buf_2_val_0_0_fu_178;
reg   [7:0] right_border_buf_2_val_0_1_fu_182;
reg   [7:0] right_border_buf_2_val_0_2_fu_186;
reg   [7:0] src_kernel_win_0_val_0_1_fu_202;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1730_p5;
wire   [7:0] src_kernel_win_0_val_0_0_8_fu_1805_p5;
wire   [7:0] k_buf_val_load_0_0_mux_fu_1781_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_206;
reg   [7:0] src_kernel_win_2_val_2_2_fu_210;
reg   [7:0] src_kernel_win_0_val_1_1_fu_214;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1738_p5;
wire   [7:0] src_kernel_win_0_val_1_0_8_fu_1816_p5;
wire   [7:0] k_buf_val_load_0_1_mux_fu_1775_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_218;
reg   [7:0] src_kernel_win_2_val_2_1_fu_222;
wire   [7:0] src_kernel_win_2_val_2_0_3_fu_2117_p5;
wire   [7:0] tmp_80_fu_2231_p5;
wire   [7:0] k_buf_val_load_2_2_mux_fu_2152_p3;
reg   [7:0] src_kernel_win_0_val_2_1_fu_226;
wire   [7:0] src_kernel_win_0_val_2_0_5_fu_1746_p5;
wire   [7:0] src_kernel_win_0_val_2_0_6_fu_1836_p5;
wire   [7:0] k_buf_val_load_0_2_mux_fu_1769_p3;
reg   [7:0] src_kernel_win_0_val_2_2_fu_230;
reg   [7:0] src_kernel_win_2_val_1_2_fu_234;
reg   [7:0] src_kernel_win_1_val_0_1_fu_238;
wire   [7:0] src_kernel_win_1_val_0_0_fu_1906_p5;
wire   [7:0] src_kernel_win_val_1_0_0_7_fu_2003_p3;
wire   [7:0] k_buf_val_load_1_0_mux_fu_1957_p3;
reg   [7:0] src_kernel_win_1_val_0_2_fu_242;
reg   [7:0] src_kernel_win_2_val_1_1_fu_246;
wire   [7:0] src_kernel_win_2_val_1_0_10_fu_2109_p5;
wire   [7:0] src_kernel_win_2_val_1_0_fu_2205_p3;
wire   [7:0] k_buf_val_load_2_1_mux_fu_2146_p3;
reg   [7:0] src_kernel_win_1_val_1_1_fu_250;
wire   [7:0] src_kernel_win_1_val_1_0_10_fu_1914_p5;
wire   [7:0] src_kernel_win_1_val_1_0_fu_2010_p3;
wire   [7:0] k_buf_val_load_1_1_mux_fu_1951_p3;
reg   [7:0] src_kernel_win_1_val_1_2_fu_254;
reg   [7:0] src_kernel_win_2_val_0_2_fu_258;
reg   [7:0] src_kernel_win_1_val_2_1_fu_262;
wire   [7:0] src_kernel_win_1_val_2_0_3_fu_1922_p5;
wire   [7:0] tmp_78_fu_2036_p5;
wire   [7:0] k_buf_val_load_1_2_mux_fu_1945_p3;
reg   [7:0] src_kernel_win_1_val_2_2_fu_266;
reg   [7:0] src_kernel_win_2_val_0_1_fu_270;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2101_p5;
wire   [7:0] src_kernel_win_val_2_0_0_7_fu_2198_p3;
wire   [7:0] k_buf_val_load_2_0_mux_fu_2140_p3;
reg   [7:0] col_buf_0_val_1_0_15_fu_274;
wire   [7:0] col_buf_0_val_1_0_20_fu_1248_p3;
reg   [7:0] col_buf_0_val_1_0_16_fu_278;
wire   [7:0] col_buf_0_val_1_0_3_fu_1240_p3;
reg   [7:0] col_buf_0_val_1_0_18_fu_282;
wire   [7:0] col_buf_0_val_1_0_1_fu_1224_p3;
reg   [7:0] col_buf_0_val_0_0_16_fu_286;
wire   [7:0] col_buf_0_val_0_0_20_fu_1288_p3;
reg   [7:0] col_buf_0_val_0_0_17_fu_290;
wire   [7:0] col_buf_0_val_0_0_7_fu_1280_p3;
reg   [7:0] col_buf_0_val_0_0_18_fu_294;
wire   [7:0] col_buf_0_val_0_0_5_fu_1264_p3;
reg   [7:0] col_buf_1_val_1_0_15_fu_298;
wire   [7:0] col_buf_1_val_1_0_20_fu_1438_p3;
reg   [7:0] col_buf_1_val_1_0_16_fu_302;
wire   [7:0] col_buf_1_val_1_0_3_fu_1430_p3;
reg   [7:0] col_buf_1_val_1_0_18_fu_306;
wire   [7:0] col_buf_1_val_1_0_1_fu_1414_p3;
reg   [7:0] col_buf_1_val_0_0_16_fu_310;
wire   [7:0] col_buf_1_val_0_0_20_fu_1478_p3;
reg   [7:0] col_buf_1_val_0_0_17_fu_314;
wire   [7:0] col_buf_1_val_0_0_7_fu_1470_p3;
reg   [7:0] col_buf_1_val_0_0_18_fu_318;
wire   [7:0] col_buf_1_val_0_0_5_fu_1454_p3;
reg   [7:0] col_buf_2_val_1_0_15_fu_322;
wire   [7:0] col_buf_2_val_1_0_20_fu_1625_p3;
reg   [7:0] col_buf_2_val_1_0_16_fu_326;
wire   [7:0] col_buf_2_val_1_0_3_fu_1617_p3;
reg   [7:0] col_buf_2_val_1_0_18_fu_330;
wire   [7:0] col_buf_2_val_1_0_1_fu_1601_p3;
reg   [7:0] col_buf_2_val_0_0_16_fu_334;
wire   [7:0] col_buf_2_val_0_0_20_fu_1665_p3;
reg   [7:0] col_buf_2_val_0_0_17_fu_338;
wire   [7:0] col_buf_2_val_0_0_7_fu_1657_p3;
reg   [7:0] col_buf_2_val_0_0_18_fu_342;
wire   [7:0] col_buf_2_val_0_0_5_fu_1641_p3;
wire   [1:0] tmp_fu_702_p1;
wire   [10:0] tmp_118_fu_716_p1;
wire   [12:0] tmp_34_cast_fu_734_p1;
wire   [11:0] tmp_120_fu_761_p4;
wire  signed [12:0] y_2_2_fu_790_p2;
wire   [0:0] tmp_123_fu_796_p3;
wire   [0:0] tmp_180_2_1_fu_810_p2;
wire   [0:0] rev_fu_804_p2;
wire  signed [12:0] y_2_2_1_fu_833_p2;
wire   [0:0] tmp_127_fu_839_p3;
wire   [0:0] tmp_180_2_2_fu_853_p2;
wire   [0:0] rev4_fu_847_p2;
wire   [0:0] tmp_172_2_fu_881_p2;
wire   [12:0] p_i_i_2_fu_890_p3;
wire   [12:0] t_2_fu_897_p3;
wire   [12:0] locy_2_fu_902_p2;
wire   [1:0] tmp_68_fu_912_p3;
wire   [1:0] tmp_126_fu_924_p1;
wire   [1:0] tmp_69_fu_918_p3;
wire   [1:0] tmp_70_fu_934_p3;
wire   [1:0] tmp_73_fu_940_p3;
wire   [1:0] tmp_76_fu_952_p3;
wire   [1:0] tmp_130_fu_959_p1;
wire   [0:0] tmp_67_fu_876_p2;
wire   [0:0] or_cond_2_fu_885_p2;
wire   [12:0] tmp_37_cast_fu_987_p1;
wire   [10:0] tmp_131_fu_1002_p4;
wire   [0:0] icmp3_fu_1012_p2;
wire   [0:0] tmp_134_fu_1037_p3;
wire   [0:0] tmp_63_fu_1051_p2;
wire   [0:0] rev5_fu_1045_p2;
wire   [10:0] p_assign_4_cast_fu_1113_p3;
wire   [10:0] x_fu_1119_p3;
wire   [12:0] p_assign_4_1_fu_1136_p3;
wire   [0:0] sel_tmp_fu_1204_p2;
wire   [0:0] sel_tmp22_fu_1218_p2;
wire   [7:0] col_buf_0_val_1_0_fu_1210_p3;
wire   [7:0] col_buf_0_val_1_0_2_fu_1232_p3;
wire   [7:0] col_buf_0_val_0_0_4_fu_1256_p3;
wire   [7:0] col_buf_0_val_0_0_6_fu_1272_p3;
wire   [1:0] tmp_139_fu_1341_p1;
wire  signed [31:0] x_1_cast_fu_1326_p1;
wire   [1:0] col_assign_9_1_0_t_fu_1390_p2;
wire   [0:0] sel_tmp28_fu_1394_p2;
wire   [0:0] sel_tmp29_fu_1408_p2;
wire   [7:0] col_buf_1_val_1_0_fu_1400_p3;
wire   [7:0] col_buf_1_val_1_0_2_fu_1422_p3;
wire   [7:0] col_buf_1_val_0_0_4_fu_1446_p3;
wire   [7:0] col_buf_1_val_0_0_6_fu_1462_p3;
wire   [1:0] tmp_142_fu_1528_p1;
wire   [1:0] col_assign_9_2_0_t_fu_1577_p2;
wire   [0:0] sel_tmp30_fu_1581_p2;
wire   [0:0] sel_tmp31_fu_1595_p2;
wire   [7:0] col_buf_2_val_1_0_fu_1587_p3;
wire   [7:0] col_buf_2_val_1_0_2_fu_1609_p3;
wire   [7:0] col_buf_2_val_0_0_4_fu_1633_p3;
wire   [7:0] col_buf_2_val_0_0_6_fu_1649_p3;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1730_p1;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1730_p2;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1730_p3;
wire   [1:0] src_kernel_win_0_val_0_0_fu_1730_p4;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1738_p1;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1738_p2;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1738_p3;
wire   [1:0] src_kernel_win_0_val_1_0_fu_1738_p4;
wire   [7:0] src_kernel_win_0_val_2_0_5_fu_1746_p1;
wire   [7:0] src_kernel_win_0_val_2_0_5_fu_1746_p2;
wire   [7:0] src_kernel_win_0_val_2_0_5_fu_1746_p3;
wire   [1:0] src_kernel_win_0_val_2_0_5_fu_1746_p4;
wire   [7:0] src_kernel_win_0_val_0_0_8_fu_1805_p1;
wire   [7:0] src_kernel_win_0_val_0_0_8_fu_1805_p2;
wire   [7:0] src_kernel_win_0_val_0_0_8_fu_1805_p3;
wire   [1:0] src_kernel_win_0_val_0_0_8_fu_1805_p4;
wire   [7:0] src_kernel_win_0_val_1_0_8_fu_1816_p1;
wire   [7:0] src_kernel_win_0_val_1_0_8_fu_1816_p2;
wire   [7:0] src_kernel_win_0_val_1_0_8_fu_1816_p3;
wire   [1:0] src_kernel_win_0_val_1_0_8_fu_1816_p4;
wire   [7:0] src_kernel_win_0_val_2_0_6_fu_1836_p1;
wire   [7:0] src_kernel_win_0_val_2_0_6_fu_1836_p2;
wire   [7:0] src_kernel_win_0_val_2_0_6_fu_1836_p3;
wire   [1:0] src_kernel_win_0_val_2_0_6_fu_1836_p4;
wire   [0:0] tmp_227_0_0_1_fu_1892_p2;
wire   [7:0] src_kernel_win_1_val_0_0_fu_1906_p1;
wire   [7:0] src_kernel_win_1_val_0_0_fu_1906_p2;
wire   [7:0] src_kernel_win_1_val_0_0_fu_1906_p3;
wire   [1:0] src_kernel_win_1_val_0_0_fu_1906_p4;
wire   [7:0] src_kernel_win_1_val_1_0_10_fu_1914_p1;
wire   [7:0] src_kernel_win_1_val_1_0_10_fu_1914_p2;
wire   [7:0] src_kernel_win_1_val_1_0_10_fu_1914_p3;
wire   [1:0] src_kernel_win_1_val_1_0_10_fu_1914_p4;
wire   [7:0] src_kernel_win_1_val_2_0_3_fu_1922_p1;
wire   [7:0] src_kernel_win_1_val_2_0_3_fu_1922_p2;
wire   [7:0] src_kernel_win_1_val_2_0_3_fu_1922_p3;
wire   [1:0] src_kernel_win_1_val_2_0_3_fu_1922_p4;
wire   [7:0] src_kernel_win_1_val_0_0_7_fu_1981_p1;
wire   [7:0] src_kernel_win_1_val_0_0_7_fu_1981_p2;
wire   [7:0] src_kernel_win_1_val_0_0_7_fu_1981_p3;
wire   [1:0] src_kernel_win_1_val_0_0_7_fu_1981_p4;
wire   [7:0] tmp_77_fu_1992_p1;
wire   [7:0] tmp_77_fu_1992_p2;
wire   [7:0] tmp_77_fu_1992_p3;
wire   [1:0] tmp_77_fu_1992_p4;
wire   [7:0] src_kernel_win_1_val_0_0_7_fu_1981_p5;
wire   [7:0] tmp_77_fu_1992_p5;
wire   [7:0] tmp_78_fu_2036_p1;
wire   [7:0] tmp_78_fu_2036_p2;
wire   [7:0] tmp_78_fu_2036_p3;
wire   [1:0] tmp_78_fu_2036_p4;
wire   [0:0] tmp_227_1_0_1_fu_2087_p2;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2101_p1;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2101_p2;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2101_p3;
wire   [1:0] src_kernel_win_2_val_0_0_fu_2101_p4;
wire   [7:0] src_kernel_win_2_val_1_0_10_fu_2109_p1;
wire   [7:0] src_kernel_win_2_val_1_0_10_fu_2109_p2;
wire   [7:0] src_kernel_win_2_val_1_0_10_fu_2109_p3;
wire   [1:0] src_kernel_win_2_val_1_0_10_fu_2109_p4;
wire   [7:0] src_kernel_win_2_val_2_0_3_fu_2117_p1;
wire   [7:0] src_kernel_win_2_val_2_0_3_fu_2117_p2;
wire   [7:0] src_kernel_win_2_val_2_0_3_fu_2117_p3;
wire   [1:0] src_kernel_win_2_val_2_0_3_fu_2117_p4;
wire   [7:0] src_kernel_win_2_val_0_0_7_fu_2176_p1;
wire   [7:0] src_kernel_win_2_val_0_0_7_fu_2176_p2;
wire   [7:0] src_kernel_win_2_val_0_0_7_fu_2176_p3;
wire   [1:0] src_kernel_win_2_val_0_0_7_fu_2176_p4;
wire   [7:0] tmp_79_fu_2187_p1;
wire   [7:0] tmp_79_fu_2187_p2;
wire   [7:0] tmp_79_fu_2187_p3;
wire   [1:0] tmp_79_fu_2187_p4;
wire   [7:0] src_kernel_win_2_val_0_0_7_fu_2176_p5;
wire   [7:0] tmp_79_fu_2187_p5;
wire   [7:0] tmp_80_fu_2231_p1;
wire   [7:0] tmp_80_fu_2231_p2;
wire   [7:0] tmp_80_fu_2231_p3;
wire   [1:0] tmp_80_fu_2231_p4;
wire   [0:0] tmp_227_2_0_1_fu_2282_p2;
wire   [0:0] tmp_227_0_0_2_fu_2323_p2;
wire   [0:0] tmp_227_1_0_2_fu_2353_p2;
wire   [0:0] tmp_227_2_0_2_fu_2383_p2;
wire   [7:0] temp_0_i_i_i_061_i_i_1_0_1_fu_2413_p3;
wire   [0:0] tmp_227_0_1_1_fu_2418_p2;
wire   [7:0] temp_0_i_i_i_061_i_i_1_1_1_fu_2430_p3;
wire   [0:0] tmp_227_1_1_1_fu_2435_p2;
wire   [7:0] temp_0_i_i_i_061_i_i_1_2_1_fu_2447_p3;
wire   [0:0] tmp_227_2_1_1_fu_2452_p2;
wire   [0:0] tmp_227_0_1_2_fu_2467_p2;
wire   [0:0] tmp_227_1_1_2_fu_2486_p2;
wire   [0:0] tmp_227_2_1_2_fu_2505_p2;
wire   [7:0] temp_0_i_i_i_061_i_i_1_0_2_fu_2533_p3;
wire   [0:0] tmp_227_0_2_1_fu_2538_p2;
wire   [7:0] temp_0_i_i_i_061_i_i_1_1_2_fu_2550_p3;
wire   [0:0] tmp_227_1_2_1_fu_2555_p2;
wire   [7:0] temp_0_i_i_i_061_i_i_1_2_2_fu_2567_p3;
wire   [0:0] tmp_227_2_2_1_fu_2572_p2;
wire   [0:0] tmp_227_0_2_2_fu_2584_p2;
wire   [0:0] tmp_227_1_2_2_fu_2594_p2;
wire   [0:0] tmp_227_2_2_2_fu_2604_p2;
reg   [7:0] ap_NS_fsm;
reg    ap_sig_bdd_676;
reg    ap_sig_bdd_1987;
reg    ap_sig_bdd_1990;
reg    ap_sig_bdd_1992;
reg    ap_sig_bdd_1994;
reg    ap_sig_bdd_821;
reg    ap_sig_bdd_1997;
reg    ap_sig_bdd_1999;
reg    ap_sig_bdd_2001;
reg    ap_sig_bdd_2003;
reg    ap_sig_bdd_2005;
reg    ap_sig_bdd_2007;
reg    ap_sig_bdd_2009;
reg    ap_sig_bdd_2011;


image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 )
);

image_filter_Filter2D_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U104(
    .din1( src_kernel_win_0_val_0_0_fu_1730_p1 ),
    .din2( src_kernel_win_0_val_0_0_fu_1730_p2 ),
    .din3( src_kernel_win_0_val_0_0_fu_1730_p3 ),
    .din4( src_kernel_win_0_val_0_0_fu_1730_p4 ),
    .dout( src_kernel_win_0_val_0_0_fu_1730_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U105(
    .din1( src_kernel_win_0_val_1_0_fu_1738_p1 ),
    .din2( src_kernel_win_0_val_1_0_fu_1738_p2 ),
    .din3( src_kernel_win_0_val_1_0_fu_1738_p3 ),
    .din4( src_kernel_win_0_val_1_0_fu_1738_p4 ),
    .dout( src_kernel_win_0_val_1_0_fu_1738_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U106(
    .din1( src_kernel_win_0_val_2_0_5_fu_1746_p1 ),
    .din2( src_kernel_win_0_val_2_0_5_fu_1746_p2 ),
    .din3( src_kernel_win_0_val_2_0_5_fu_1746_p3 ),
    .din4( src_kernel_win_0_val_2_0_5_fu_1746_p4 ),
    .dout( src_kernel_win_0_val_2_0_5_fu_1746_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U107(
    .din1( src_kernel_win_0_val_0_0_8_fu_1805_p1 ),
    .din2( src_kernel_win_0_val_0_0_8_fu_1805_p2 ),
    .din3( src_kernel_win_0_val_0_0_8_fu_1805_p3 ),
    .din4( src_kernel_win_0_val_0_0_8_fu_1805_p4 ),
    .dout( src_kernel_win_0_val_0_0_8_fu_1805_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U108(
    .din1( src_kernel_win_0_val_1_0_8_fu_1816_p1 ),
    .din2( src_kernel_win_0_val_1_0_8_fu_1816_p2 ),
    .din3( src_kernel_win_0_val_1_0_8_fu_1816_p3 ),
    .din4( src_kernel_win_0_val_1_0_8_fu_1816_p4 ),
    .dout( src_kernel_win_0_val_1_0_8_fu_1816_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U109(
    .din1( src_kernel_win_0_val_2_0_6_fu_1836_p1 ),
    .din2( src_kernel_win_0_val_2_0_6_fu_1836_p2 ),
    .din3( src_kernel_win_0_val_2_0_6_fu_1836_p3 ),
    .din4( src_kernel_win_0_val_2_0_6_fu_1836_p4 ),
    .dout( src_kernel_win_0_val_2_0_6_fu_1836_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U110(
    .din1( src_kernel_win_1_val_0_0_fu_1906_p1 ),
    .din2( src_kernel_win_1_val_0_0_fu_1906_p2 ),
    .din3( src_kernel_win_1_val_0_0_fu_1906_p3 ),
    .din4( src_kernel_win_1_val_0_0_fu_1906_p4 ),
    .dout( src_kernel_win_1_val_0_0_fu_1906_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U111(
    .din1( src_kernel_win_1_val_1_0_10_fu_1914_p1 ),
    .din2( src_kernel_win_1_val_1_0_10_fu_1914_p2 ),
    .din3( src_kernel_win_1_val_1_0_10_fu_1914_p3 ),
    .din4( src_kernel_win_1_val_1_0_10_fu_1914_p4 ),
    .dout( src_kernel_win_1_val_1_0_10_fu_1914_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U112(
    .din1( src_kernel_win_1_val_2_0_3_fu_1922_p1 ),
    .din2( src_kernel_win_1_val_2_0_3_fu_1922_p2 ),
    .din3( src_kernel_win_1_val_2_0_3_fu_1922_p3 ),
    .din4( src_kernel_win_1_val_2_0_3_fu_1922_p4 ),
    .dout( src_kernel_win_1_val_2_0_3_fu_1922_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U113(
    .din1( src_kernel_win_1_val_0_0_7_fu_1981_p1 ),
    .din2( src_kernel_win_1_val_0_0_7_fu_1981_p2 ),
    .din3( src_kernel_win_1_val_0_0_7_fu_1981_p3 ),
    .din4( src_kernel_win_1_val_0_0_7_fu_1981_p4 ),
    .dout( src_kernel_win_1_val_0_0_7_fu_1981_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U114(
    .din1( tmp_77_fu_1992_p1 ),
    .din2( tmp_77_fu_1992_p2 ),
    .din3( tmp_77_fu_1992_p3 ),
    .din4( tmp_77_fu_1992_p4 ),
    .dout( tmp_77_fu_1992_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U115(
    .din1( tmp_78_fu_2036_p1 ),
    .din2( tmp_78_fu_2036_p2 ),
    .din3( tmp_78_fu_2036_p3 ),
    .din4( tmp_78_fu_2036_p4 ),
    .dout( tmp_78_fu_2036_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U116(
    .din1( src_kernel_win_2_val_0_0_fu_2101_p1 ),
    .din2( src_kernel_win_2_val_0_0_fu_2101_p2 ),
    .din3( src_kernel_win_2_val_0_0_fu_2101_p3 ),
    .din4( src_kernel_win_2_val_0_0_fu_2101_p4 ),
    .dout( src_kernel_win_2_val_0_0_fu_2101_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U117(
    .din1( src_kernel_win_2_val_1_0_10_fu_2109_p1 ),
    .din2( src_kernel_win_2_val_1_0_10_fu_2109_p2 ),
    .din3( src_kernel_win_2_val_1_0_10_fu_2109_p3 ),
    .din4( src_kernel_win_2_val_1_0_10_fu_2109_p4 ),
    .dout( src_kernel_win_2_val_1_0_10_fu_2109_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U118(
    .din1( src_kernel_win_2_val_2_0_3_fu_2117_p1 ),
    .din2( src_kernel_win_2_val_2_0_3_fu_2117_p2 ),
    .din3( src_kernel_win_2_val_2_0_3_fu_2117_p3 ),
    .din4( src_kernel_win_2_val_2_0_3_fu_2117_p4 ),
    .dout( src_kernel_win_2_val_2_0_3_fu_2117_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U119(
    .din1( src_kernel_win_2_val_0_0_7_fu_2176_p1 ),
    .din2( src_kernel_win_2_val_0_0_7_fu_2176_p2 ),
    .din3( src_kernel_win_2_val_0_0_7_fu_2176_p3 ),
    .din4( src_kernel_win_2_val_0_0_7_fu_2176_p4 ),
    .dout( src_kernel_win_2_val_0_0_7_fu_2176_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U120(
    .din1( tmp_79_fu_2187_p1 ),
    .din2( tmp_79_fu_2187_p2 ),
    .din3( tmp_79_fu_2187_p3 ),
    .din4( tmp_79_fu_2187_p4 ),
    .dout( tmp_79_fu_2187_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U121(
    .din1( tmp_80_fu_2231_p1 ),
    .din2( tmp_80_fu_2231_p2 ),
    .din3( tmp_80_fu_2231_p3 ),
    .din4( tmp_80_fu_2231_p4 ),
    .dout( tmp_80_fu_2231_p5 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_35_fu_738_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == tmp_38_fu_991_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
                ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_7)) begin
        p_016_0_i_i_reg_621 <= i_V_reg_3058;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_32_fu_681_p2 == ap_const_lv1_0))) begin
        p_016_0_i_i_reg_621 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_38_fu_991_p2))) begin
        p_029_0_i_i_reg_632 <= j_V_fu_996_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        p_029_0_i_i_reg_632 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_821) begin
        if (ap_sig_bdd_1994) begin
            src_kernel_win_0_val_0_1_fu_202 <= src_kernel_win_0_val_0_0_11_reg_3301;
        end else if (ap_sig_bdd_1992) begin
            src_kernel_win_0_val_0_1_fu_202 <= k_buf_val_load_0_0_mux_fu_1781_p3;
        end else if (ap_sig_bdd_1990) begin
            src_kernel_win_0_val_0_1_fu_202 <= src_kernel_win_0_val_0_0_8_fu_1805_p5;
        end else if (ap_sig_bdd_1987) begin
            src_kernel_win_0_val_0_1_fu_202 <= src_kernel_win_0_val_0_0_fu_1730_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_821) begin
        if (ap_sig_bdd_1994) begin
            src_kernel_win_0_val_1_1_fu_214 <= src_kernel_win_0_val_1_0_11_reg_3310;
        end else if (ap_sig_bdd_1992) begin
            src_kernel_win_0_val_1_1_fu_214 <= k_buf_val_load_0_1_mux_fu_1775_p3;
        end else if (ap_sig_bdd_1990) begin
            src_kernel_win_0_val_1_1_fu_214 <= src_kernel_win_0_val_1_0_8_fu_1816_p5;
        end else if (ap_sig_bdd_1987) begin
            src_kernel_win_0_val_1_1_fu_214 <= src_kernel_win_0_val_1_0_fu_1738_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_821) begin
        if (ap_sig_bdd_1994) begin
            src_kernel_win_0_val_2_1_fu_226 <= src_kernel_win_0_val_2_0_reg_3319;
        end else if (ap_sig_bdd_1992) begin
            src_kernel_win_0_val_2_1_fu_226 <= k_buf_val_load_0_2_mux_fu_1769_p3;
        end else if (ap_sig_bdd_1990) begin
            src_kernel_win_0_val_2_1_fu_226 <= src_kernel_win_0_val_2_0_6_fu_1836_p5;
        end else if (ap_sig_bdd_1987) begin
            src_kernel_win_0_val_2_1_fu_226 <= src_kernel_win_0_val_2_0_5_fu_1746_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_821) begin
        if (ap_sig_bdd_1994) begin
            src_kernel_win_1_val_0_1_fu_238 <= src_kernel_win_1_val_0_0_10_reg_3338;
        end else if (ap_sig_bdd_1999) begin
            src_kernel_win_1_val_0_1_fu_238 <= k_buf_val_load_1_0_mux_fu_1957_p3;
        end else if (ap_sig_bdd_1997) begin
            src_kernel_win_1_val_0_1_fu_238 <= src_kernel_win_val_1_0_0_7_fu_2003_p3;
        end else if (ap_sig_bdd_1987) begin
            src_kernel_win_1_val_0_1_fu_238 <= src_kernel_win_1_val_0_0_fu_1906_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_821) begin
        if (ap_sig_bdd_1994) begin
            src_kernel_win_1_val_1_1_fu_250 <= src_kernel_win_1_val_1_0_12_reg_3347;
        end else if (ap_sig_bdd_1999) begin
            src_kernel_win_1_val_1_1_fu_250 <= k_buf_val_load_1_1_mux_fu_1951_p3;
        end else if (ap_sig_bdd_1997) begin
            src_kernel_win_1_val_1_1_fu_250 <= src_kernel_win_1_val_1_0_fu_2010_p3;
        end else if (ap_sig_bdd_1987) begin
            src_kernel_win_1_val_1_1_fu_250 <= src_kernel_win_1_val_1_0_10_fu_1914_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_821) begin
        if (ap_sig_bdd_1994) begin
            src_kernel_win_1_val_2_1_fu_262 <= src_kernel_win_1_val_2_0_reg_3356;
        end else if (ap_sig_bdd_1999) begin
            src_kernel_win_1_val_2_1_fu_262 <= k_buf_val_load_1_2_mux_fu_1945_p3;
        end else if (ap_sig_bdd_2003) begin
            src_kernel_win_1_val_2_1_fu_262 <= ap_const_lv8_0;
        end else if (ap_sig_bdd_2001) begin
            src_kernel_win_1_val_2_1_fu_262 <= tmp_78_fu_2036_p5;
        end else if (ap_sig_bdd_1987) begin
            src_kernel_win_1_val_2_1_fu_262 <= src_kernel_win_1_val_2_0_3_fu_1922_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_821) begin
        if (ap_sig_bdd_1994) begin
            src_kernel_win_2_val_0_1_fu_270 <= src_kernel_win_2_val_0_0_10_reg_3378;
        end else if (ap_sig_bdd_2007) begin
            src_kernel_win_2_val_0_1_fu_270 <= k_buf_val_load_2_0_mux_fu_2140_p3;
        end else if (ap_sig_bdd_2005) begin
            src_kernel_win_2_val_0_1_fu_270 <= src_kernel_win_val_2_0_0_7_fu_2198_p3;
        end else if (ap_sig_bdd_1987) begin
            src_kernel_win_2_val_0_1_fu_270 <= src_kernel_win_2_val_0_0_fu_2101_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_821) begin
        if (ap_sig_bdd_1994) begin
            src_kernel_win_2_val_1_1_fu_246 <= src_kernel_win_2_val_1_0_12_reg_3387;
        end else if (ap_sig_bdd_2007) begin
            src_kernel_win_2_val_1_1_fu_246 <= k_buf_val_load_2_1_mux_fu_2146_p3;
        end else if (ap_sig_bdd_2005) begin
            src_kernel_win_2_val_1_1_fu_246 <= src_kernel_win_2_val_1_0_fu_2205_p3;
        end else if (ap_sig_bdd_1987) begin
            src_kernel_win_2_val_1_1_fu_246 <= src_kernel_win_2_val_1_0_10_fu_2109_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_821) begin
        if (ap_sig_bdd_1994) begin
            src_kernel_win_2_val_2_1_fu_222 <= src_kernel_win_2_val_2_0_reg_3396;
        end else if (ap_sig_bdd_2007) begin
            src_kernel_win_2_val_2_1_fu_222 <= k_buf_val_load_2_2_mux_fu_2152_p3;
        end else if (ap_sig_bdd_2011) begin
            src_kernel_win_2_val_2_1_fu_222 <= ap_const_lv8_0;
        end else if (ap_sig_bdd_2009) begin
            src_kernel_win_2_val_2_1_fu_222 <= tmp_80_fu_2231_p5;
        end else if (ap_sig_bdd_1987) begin
            src_kernel_win_2_val_2_1_fu_222 <= src_kernel_win_2_val_2_0_3_fu_2117_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_67)) begin
        tmp_24_reg_588 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == tmp_26_fu_657_p2))) begin
        tmp_24_reg_588 <= tmp_25_fu_651_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == tmp_26_fu_657_p2))) begin
        tmp_27_reg_599 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_29_fu_669_p2))) begin
        tmp_27_reg_599 <= tmp_28_fu_663_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_29_fu_669_p2))) begin
        tmp_30_reg_610 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (tmp_32_fu_681_p2 == ap_const_lv1_0))) begin
        tmp_30_reg_610 <= tmp_31_fu_675_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_38_fu_991_p2))) begin
        ImagLoc_x_reg_3169 <= ImagLoc_x_fu_1023_p2;
        or_cond307_i_i_reg_3165 <= or_cond307_i_i_fu_1018_p2;
        or_cond_i335_i_i_reg_3186 <= or_cond_i335_i_i_fu_1056_p2;
        tmp_132_reg_3174 <= tmp_132_fu_1029_p1;
        tmp_133_reg_3181 <= tmp_133_fu_1033_p1;
        tmp_135_reg_3192 <= ImagLoc_x_fu_1023_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_35_fu_738_p2))) begin
        ImagLoc_y_reg_3068 <= ImagLoc_y_fu_755_p2;
        icmp_reg_3075 <= icmp_fu_771_p2;
        or_cond_i_i_i_2_1_reg_3089 <= or_cond_i_i_i_2_1_fu_815_p2;
        or_cond_i_i_i_2_2_reg_3104 <= or_cond_i_i_i_2_2_fu_858_p2;
        tmp_121_reg_3080 <= ImagLoc_y_fu_755_p2[ap_const_lv32_C];
        tmp_124_reg_3094 <= y_2_2_fu_790_p2[ap_const_lv32_C];
        tmp_125_reg_3099 <= tmp_125_fu_829_p1;
        tmp_128_reg_3109 <= y_2_2_1_fu_833_p2[ap_const_lv32_C];
        tmp_129_reg_3114 <= tmp_129_fu_872_p1;
        tmp_180_2_reg_3084 <= tmp_180_2_fu_785_p2;
        tmp_36_reg_3063 <= tmp_36_fu_749_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        ap_reg_ppstg_brmerge3_reg_3215_pp0_it1 <= brmerge3_reg_3215;
        ap_reg_ppstg_brmerge4_reg_3227_pp0_it1 <= brmerge4_reg_3227;
        ap_reg_ppstg_brmerge_reg_3207_pp0_it1 <= brmerge_reg_3207;
        ap_reg_ppstg_col_assign_1_t_reg_3223_pp0_it1 <= col_assign_1_t_reg_3223;
        ap_reg_ppstg_col_assign_2_t_reg_3235_pp0_it1 <= col_assign_2_t_reg_3235;
        ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it1 <= or_cond307_i_i_reg_3165;
        ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 <= or_cond_i335_i_i_reg_3186;
        ap_reg_ppstg_tmp_132_reg_3174_pp0_it1 <= tmp_132_reg_3174;
        ap_reg_ppstg_tmp_135_reg_3192_pp0_it1 <= tmp_135_reg_3192;
        ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1 <= tmp_178_1_reg_3219;
        ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1 <= tmp_178_2_reg_3231;
        ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 <= tmp_38_reg_3156;
        ap_reg_ppstg_tmp_71_reg_3211_pp0_it1 <= tmp_71_reg_3211;
        tmp_38_reg_3156 <= tmp_38_fu_991_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
        ap_reg_ppstg_brmerge3_reg_3215_pp0_it2 <= ap_reg_ppstg_brmerge3_reg_3215_pp0_it1;
        ap_reg_ppstg_brmerge4_reg_3227_pp0_it2 <= ap_reg_ppstg_brmerge4_reg_3227_pp0_it1;
        ap_reg_ppstg_brmerge_reg_3207_pp0_it2 <= ap_reg_ppstg_brmerge_reg_3207_pp0_it1;
        ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it2 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it1;
        ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it3 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it2;
        ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it4 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it3;
        ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it5 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it4;
        ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it6 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it5;
        ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it7 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it6;
        ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8 <= ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it7;
        ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 <= ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_3_reg_3418_pp0_it4 <= src_kernel_win_0_val_0_1_3_reg_3418;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_3_reg_3418_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_3_reg_3418_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_3_reg_3418_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_3_reg_3418_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it5 <= src_kernel_win_0_val_0_1_lo_reg_3478;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_3_reg_3425_pp0_it4 <= src_kernel_win_0_val_1_1_3_reg_3425;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_3484_pp0_it5 <= src_kernel_win_0_val_1_1_lo_reg_3484;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_3_reg_3432_pp0_it4 <= src_kernel_win_1_val_0_1_3_reg_3432;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_3_reg_3432_pp0_it5 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_3_reg_3432_pp0_it4;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_3_reg_3432_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_3_reg_3432_pp0_it5;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it5 <= src_kernel_win_1_val_0_1_lo_reg_3505;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it5;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it7 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it6;
        ap_reg_ppstg_src_kernel_win_1_val_1_1_3_reg_3446_pp0_it4 <= src_kernel_win_1_val_1_1_3_reg_3446;
        ap_reg_ppstg_src_kernel_win_1_val_1_1_lo_reg_3511_pp0_it5 <= src_kernel_win_1_val_1_1_lo_reg_3511;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_3_reg_3453_pp0_it4 <= src_kernel_win_2_val_0_1_3_reg_3453;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_3_reg_3453_pp0_it5 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_3_reg_3453_pp0_it4;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_3_reg_3453_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_3_reg_3453_pp0_it5;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it5 <= src_kernel_win_2_val_0_1_lo_reg_3543;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it5;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it7 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it6;
        ap_reg_ppstg_src_kernel_win_2_val_1_1_3_reg_3439_pp0_it4 <= src_kernel_win_2_val_1_1_3_reg_3439;
        ap_reg_ppstg_src_kernel_win_2_val_1_1_lo_reg_3537_pp0_it5 <= src_kernel_win_2_val_1_1_lo_reg_3537;
        ap_reg_ppstg_tmp_135_reg_3192_pp0_it2 <= ap_reg_ppstg_tmp_135_reg_3192_pp0_it1;
        ap_reg_ppstg_tmp_38_reg_3156_pp0_it2 <= ap_reg_ppstg_tmp_38_reg_3156_pp0_it1;
        ap_reg_ppstg_tmp_38_reg_3156_pp0_it3 <= ap_reg_ppstg_tmp_38_reg_3156_pp0_it2;
        ap_reg_ppstg_tmp_38_reg_3156_pp0_it4 <= ap_reg_ppstg_tmp_38_reg_3156_pp0_it3;
        ap_reg_ppstg_tmp_38_reg_3156_pp0_it5 <= ap_reg_ppstg_tmp_38_reg_3156_pp0_it4;
        src_kernel_win_0_val_0_1_3_reg_3418 <= src_kernel_win_0_val_0_1_fu_202;
        src_kernel_win_0_val_1_1_3_reg_3425 <= src_kernel_win_0_val_1_1_fu_214;
        src_kernel_win_1_val_0_1_3_reg_3432 <= src_kernel_win_1_val_0_1_fu_238;
        src_kernel_win_1_val_1_1_3_reg_3446 <= src_kernel_win_1_val_1_1_fu_250;
        src_kernel_win_2_val_0_1_3_reg_3453 <= src_kernel_win_2_val_0_1_fu_270;
        src_kernel_win_2_val_1_1_3_reg_3439 <= src_kernel_win_2_val_1_1_fu_246;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        brmerge1_reg_3152 <= brmerge1_fu_981_p2;
        locy_0_1_t_reg_3142 <= locy_0_1_t_fu_969_p2;
        locy_0_2_t_reg_3147 <= locy_0_2_t_fu_975_p2;
        locy_2_1_t_reg_3125 <= locy_2_1_t_fu_928_p2;
        locy_2_2_t_reg_3131 <= locy_2_2_t_fu_946_p2;
        locy_reg_3137 <= locy_fu_963_p2;
        tmp_122_reg_3119 <= tmp_122_fu_908_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_38_fu_991_p2) & (ap_const_lv1_0 == or_cond_i335_i_i_fu_1056_p2))) begin
        brmerge3_reg_3215 <= brmerge3_fu_1081_p2;
        brmerge4_reg_3227 <= brmerge4_fu_1097_p2;
        brmerge_reg_3207 <= brmerge_fu_1070_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_38_fu_991_p2) & ~(ap_const_lv1_0 == or_cond_i335_i_i_fu_1056_p2) & (ap_const_lv1_0 == tmp_178_1_fu_1087_p2))) begin
        col_assign_1_t_reg_3223 <= col_assign_1_t_fu_1092_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_38_fu_991_p2) & ~(ap_const_lv1_0 == or_cond_i335_i_i_fu_1056_p2) & (ap_const_lv1_0 == tmp_178_2_fu_1103_p2))) begin
        col_assign_2_t_reg_3235 <= col_assign_2_t_fu_1108_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3207_pp0_it1))) begin
        col_assign_8_0_t_reg_3328 <= col_assign_8_0_t_fu_1163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3215_pp0_it1))) begin
        col_assign_8_1_t1_reg_3371 <= col_assign_8_1_t1_fu_1344_p2;
        tmp_138_reg_3365 <= x_1_reg_3262[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge4_reg_3227_pp0_it1))) begin
        col_assign_8_2_t1_reg_3411 <= col_assign_8_2_t1_fu_1531_p2;
        tmp_141_reg_3405 <= x_1_reg_3262[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_3211_pp0_it1))) begin
        col_buf_0_val_0_0_16_fu_286 <= col_buf_0_val_0_0_20_fu_1288_p3;
        col_buf_0_val_0_0_17_fu_290 <= col_buf_0_val_0_0_7_fu_1280_p3;
        col_buf_0_val_0_0_18_fu_294 <= col_buf_0_val_0_0_5_fu_1264_p3;
        col_buf_0_val_1_0_15_fu_274 <= col_buf_0_val_1_0_20_fu_1248_p3;
        col_buf_0_val_1_0_16_fu_278 <= col_buf_0_val_1_0_3_fu_1240_p3;
        col_buf_0_val_1_0_18_fu_282 <= col_buf_0_val_1_0_1_fu_1224_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1))) begin
        col_buf_1_val_0_0_16_fu_310 <= col_buf_1_val_0_0_20_fu_1478_p3;
        col_buf_1_val_0_0_17_fu_314 <= col_buf_1_val_0_0_7_fu_1470_p3;
        col_buf_1_val_0_0_18_fu_318 <= col_buf_1_val_0_0_5_fu_1454_p3;
        col_buf_1_val_1_0_15_fu_298 <= col_buf_1_val_1_0_20_fu_1438_p3;
        col_buf_1_val_1_0_16_fu_302 <= col_buf_1_val_1_0_3_fu_1430_p3;
        col_buf_1_val_1_0_18_fu_306 <= col_buf_1_val_1_0_1_fu_1414_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1))) begin
        col_buf_2_val_0_0_16_fu_334 <= col_buf_2_val_0_0_20_fu_1665_p3;
        col_buf_2_val_0_0_17_fu_338 <= col_buf_2_val_0_0_7_fu_1657_p3;
        col_buf_2_val_0_0_18_fu_342 <= col_buf_2_val_0_0_5_fu_1641_p3;
        col_buf_2_val_1_0_15_fu_322 <= col_buf_2_val_1_0_20_fu_1625_p3;
        col_buf_2_val_1_0_16_fu_326 <= col_buf_2_val_1_0_3_fu_1617_p3;
        col_buf_2_val_1_0_18_fu_330 <= col_buf_2_val_1_0_1_fu_1601_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_67)) begin
        cols_assign_cast_reg_2698[11 : 0] <= cols_assign_cast_fu_647_p1[11 : 0];
        rows_assign_cast_reg_2689[11 : 0] <= rows_assign_cast_fu_643_p1[11 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_32_fu_681_p2 == ap_const_lv1_0))) begin
        heightloop_reg_3002 <= heightloop_fu_687_p2;
        p_neg313_i_i_cast_reg_3019 <= p_neg313_i_i_cast_fu_705_p2;
        ref_reg_3031 <= ref_fu_711_p2;
        tmp_119_reg_3048 <= tmp_119_fu_730_p1;
        tmp_154_1_reg_3043 <= tmp_154_1_fu_725_p2;
        tmp_33_reg_3012 <= tmp_33_fu_697_p2;
        tmp_65_reg_3038 <= tmp_65_fu_719_p2;
        widthloop_reg_3007 <= widthloop_fu_692_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_V_reg_3058 <= i_V_fu_743_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_38_reg_3156))) begin
        k_buf_0_val_0_addr_reg_3239 <= tmp_66_fu_1125_p1;
        k_buf_0_val_1_addr_reg_3245 <= tmp_66_fu_1125_p1;
        k_buf_0_val_2_addr_reg_3251 <= tmp_66_fu_1125_p1;
        x_1_reg_3262 <= x_1_fu_1142_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_3211_pp0_it1) & (ap_const_lv2_0 == col_assign_fu_1167_p2))) begin
        right_border_buf_0_val_0_0_fu_154 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_3211_pp0_it1) & (col_assign_fu_1167_p2 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_158 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_3211_pp0_it1) & ~(col_assign_fu_1167_p2 == ap_const_lv2_1) & ~(ap_const_lv2_0 == col_assign_fu_1167_p2))) begin
        right_border_buf_0_val_0_2_fu_162 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1) & (ap_reg_ppstg_col_assign_1_t_reg_3223_pp0_it1 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_166 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1) & (ap_reg_ppstg_col_assign_1_t_reg_3223_pp0_it1 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_170 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1) & ~(ap_reg_ppstg_col_assign_1_t_reg_3223_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_1_t_reg_3223_pp0_it1 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_174 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1) & (ap_reg_ppstg_col_assign_2_t_reg_3235_pp0_it1 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_178 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1) & (ap_reg_ppstg_col_assign_2_t_reg_3235_pp0_it1 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_182 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1) & ~(ap_reg_ppstg_col_assign_2_t_reg_3235_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_2_t_reg_3235_pp0_it1 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_186 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        src_kernel_win_0_val_0_0_11_reg_3301 <= k_buf_0_val_0_q0;
        src_kernel_win_0_val_1_0_11_reg_3310 <= k_buf_0_val_1_q0;
        src_kernel_win_0_val_2_0_reg_3319 <= k_buf_0_val_2_q0;
        src_kernel_win_1_val_0_0_10_reg_3338 <= k_buf_1_val_0_q0;
        src_kernel_win_1_val_1_0_12_reg_3347 <= k_buf_1_val_1_q0;
        src_kernel_win_1_val_2_0_reg_3356 <= k_buf_1_val_2_q0;
        src_kernel_win_2_val_0_0_10_reg_3378 <= k_buf_2_val_0_q0;
        src_kernel_win_2_val_1_0_12_reg_3387 <= k_buf_2_val_1_q0;
        src_kernel_win_2_val_2_0_reg_3396 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it3))) begin
        src_kernel_win_0_val_0_1_lo_reg_3478 <= src_kernel_win_0_val_0_1_fu_202;
        src_kernel_win_0_val_1_1_lo_reg_3484 <= src_kernel_win_0_val_1_1_fu_214;
        src_kernel_win_0_val_1_2_lo_reg_3490 <= src_kernel_win_0_val_1_2_fu_218;
        src_kernel_win_1_val_0_1_lo_reg_3505 <= src_kernel_win_1_val_0_1_fu_238;
        src_kernel_win_1_val_1_1_lo_reg_3511 <= src_kernel_win_1_val_1_1_fu_250;
        src_kernel_win_1_val_1_2_lo_reg_3517 <= src_kernel_win_1_val_1_2_fu_254;
        src_kernel_win_2_val_0_1_lo_reg_3543 <= src_kernel_win_2_val_0_1_fu_270;
        src_kernel_win_2_val_1_1_lo_reg_3537 <= src_kernel_win_2_val_1_1_fu_246;
        src_kernel_win_2_val_1_2_lo_reg_3532 <= src_kernel_win_2_val_1_2_fu_234;
        temp_0_i_i_i_061_i_i_1_0_0_2_reg_3495 <= temp_0_i_i_i_061_i_i_1_0_0_2_fu_2328_p3;
        temp_0_i_i_i_061_i_i_1_1_0_2_reg_3522 <= temp_0_i_i_i_061_i_i_1_1_0_2_fu_2358_p3;
        temp_0_i_i_i_061_i_i_1_2_0_2_reg_3549 <= temp_0_i_i_i_061_i_i_1_2_0_2_fu_2388_p3;
        tmp_227_0_1_reg_3500 <= tmp_227_0_1_fu_2335_p2;
        tmp_227_1_1_reg_3527 <= tmp_227_1_1_fu_2365_p2;
        tmp_227_2_1_reg_3554 <= tmp_227_2_1_fu_2395_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it5))) begin
        src_kernel_win_0_val_0_2_fu_206 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_3_reg_3418_pp0_it5;
        src_kernel_win_1_val_0_2_fu_242 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_3_reg_3432_pp0_it5;
        src_kernel_win_2_val_0_2_fu_258 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_3_reg_3453_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it5))) begin
        src_kernel_win_0_val_0_2_lo_reg_3577 <= src_kernel_win_0_val_0_2_fu_206;
        src_kernel_win_1_val_0_2_lo_reg_3592 <= src_kernel_win_1_val_0_2_fu_242;
        src_kernel_win_2_val_0_2_lo_reg_3607 <= src_kernel_win_2_val_0_2_fu_258;
        temp_0_i_i_i_061_i_i_1_0_1_2_reg_3582 <= temp_0_i_i_i_061_i_i_1_0_1_2_fu_2471_p3;
        temp_0_i_i_i_061_i_i_1_1_1_2_reg_3597 <= temp_0_i_i_i_061_i_i_1_1_1_2_fu_2490_p3;
        temp_0_i_i_i_061_i_i_1_2_1_2_reg_3612 <= temp_0_i_i_i_061_i_i_1_2_1_2_fu_2509_p3;
        tmp_227_0_2_reg_3587 <= tmp_227_0_2_fu_2477_p2;
        tmp_227_1_2_reg_3602 <= tmp_227_1_2_fu_2496_p2;
        tmp_227_2_2_reg_3617 <= tmp_227_2_2_fu_2515_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it3))) begin
        src_kernel_win_0_val_1_2_fu_218 <= src_kernel_win_0_val_1_1_3_reg_3425;
        src_kernel_win_1_val_1_2_fu_254 <= src_kernel_win_1_val_1_1_3_reg_3446;
        src_kernel_win_2_val_1_2_fu_234 <= src_kernel_win_2_val_1_1_3_reg_3439;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it2))) begin
        src_kernel_win_0_val_2_2_fu_230 <= src_kernel_win_0_val_2_1_fu_226;
        src_kernel_win_1_val_2_2_fu_266 <= src_kernel_win_1_val_2_1_fu_262;
        src_kernel_win_2_val_2_2_fu_210 <= src_kernel_win_2_val_2_1_fu_222;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it2))) begin
        temp_0_i_i_i_061_i_i_1_0_0_1_reg_3460 <= temp_0_i_i_i_061_i_i_1_0_0_1_fu_1898_p3;
        temp_0_i_i_i_061_i_i_1_1_0_1_reg_3466 <= temp_0_i_i_i_061_i_i_1_1_0_1_fu_2093_p3;
        temp_0_i_i_i_061_i_i_1_2_0_1_reg_3472 <= temp_0_i_i_i_061_i_i_1_2_0_1_fu_2288_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it4))) begin
        temp_0_i_i_i_061_i_i_1_0_1_1_reg_3559 <= temp_0_i_i_i_061_i_i_1_0_1_1_fu_2423_p3;
        temp_0_i_i_i_061_i_i_1_1_1_1_reg_3565 <= temp_0_i_i_i_061_i_i_1_1_1_1_fu_2440_p3;
        temp_0_i_i_i_061_i_i_1_2_1_1_reg_3571 <= temp_0_i_i_i_061_i_i_1_2_1_1_fu_2457_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it6))) begin
        temp_0_i_i_i_061_i_i_1_0_2_1_reg_3622 <= temp_0_i_i_i_061_i_i_1_0_2_1_fu_2543_p3;
        temp_0_i_i_i_061_i_i_1_1_2_1_reg_3628 <= temp_0_i_i_i_061_i_i_1_1_2_1_fu_2560_p3;
        temp_0_i_i_i_061_i_i_1_2_2_1_reg_3634 <= temp_0_i_i_i_061_i_i_1_2_2_1_fu_2577_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_38_reg_3156) & (ap_const_lv1_0 == or_cond_i335_i_i_reg_3186) & (ap_const_lv1_0 == brmerge_reg_3207))) begin
        tmp_136_reg_3257 <= tmp_136_fu_1132_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_38_fu_991_p2) & ~(ap_const_lv1_0 == or_cond_i335_i_i_fu_1056_p2))) begin
        tmp_178_1_reg_3219 <= tmp_178_1_fu_1087_p2;
        tmp_178_2_reg_3231 <= tmp_178_2_fu_1103_p2;
        tmp_71_reg_3211 <= tmp_71_fu_1076_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it7))) begin
        tmp_72_reg_3640 <= tmp_72_fu_2588_p3;
        tmp_74_reg_3645 <= tmp_74_fu_2598_p3;
        tmp_75_reg_3650 <= tmp_75_fu_2608_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st5_fsm_4 or tmp_35_fu_738_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_35_fu_738_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or tmp_35_fu_738_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_35_fu_738_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_6 assign process. ///
always @ (ap_sig_bdd_185)
begin
    if (ap_sig_bdd_185) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st17_fsm_7 assign process. ///
always @ (ap_sig_bdd_665)
begin
    if (ap_sig_bdd_665) begin
        ap_sig_cseq_ST_st17_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_27)
begin
    if (ap_sig_bdd_27) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_81)
begin
    if (ap_sig_bdd_81) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_90)
begin
    if (ap_sig_bdd_90) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_99)
begin
    if (ap_sig_bdd_99) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_129)
begin
    if (ap_sig_bdd_129) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_164)
begin
    if (ap_sig_bdd_164) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_71_reg_3211_pp0_it1)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_3211_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_3211_pp0_it1)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_71_reg_3211_pp0_it1)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_3211_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_3211_pp0_it1)))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_71_reg_3211_pp0_it1)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_3211_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_3211_pp0_it1)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_71_reg_3211_pp0_it1)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_3211_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_71_reg_3211_pp0_it1)))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1 or tmp_212_1_fu_1364_p1 or k_buf_1_val_1_addr_3_gep_fu_530_p3 or ap_sig_bdd_676)
begin
    if (ap_sig_bdd_676) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1)) begin
            k_buf_1_val_1_address1 = k_buf_1_val_1_addr_3_gep_fu_530_p3;
        end else if ((ap_const_lv1_0 == ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1)) begin
            k_buf_1_val_1_address1 = tmp_212_1_fu_1364_p1;
        end else begin
            k_buf_1_val_1_address1 = 'bx;
        end
    end else begin
        k_buf_1_val_1_address1 = 'bx;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1)))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_178_1_reg_3219_pp0_it1)))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1 or tmp_212_2_fu_1551_p1 or k_buf_2_val_1_addr_3_gep_fu_570_p3 or ap_sig_bdd_676)
begin
    if (ap_sig_bdd_676) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1)) begin
            k_buf_2_val_1_address1 = k_buf_2_val_1_addr_3_gep_fu_570_p3;
        end else if ((ap_const_lv1_0 == ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1)) begin
            k_buf_2_val_1_address1 = tmp_212_2_fu_1551_p1;
        end else begin
            k_buf_2_val_1_address1 = 'bx;
        end
    end else begin
        k_buf_2_val_1_address1 = 'bx;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1)))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_178_2_reg_3231_pp0_it1)))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_67 or tmp_32_fu_681_p2 or tmp_35_fu_738_p2 or ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it8 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9 or tmp_26_fu_657_p2 or tmp_29_fu_669_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_67) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == tmp_26_fu_657_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == tmp_29_fu_669_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(tmp_32_fu_681_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if ((ap_const_lv1_0 == tmp_35_fu_738_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
        end
        ap_ST_pp0_stg0_fsm_6 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_st17_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end
        end
        ap_ST_st17_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_1023_p2 = ($signed(ap_const_lv13_1FFF) + $signed(tmp_37_cast_fu_987_p1));
assign ImagLoc_y_fu_755_p2 = ($signed(ap_const_lv13_1FFC) + $signed(tmp_34_cast_fu_734_p1));

/// ap_sig_bdd_129 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_129 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_164 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_164 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_185 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_185 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_1987 assign process. ///
always @ (tmp_121_reg_3080 or brmerge1_reg_3152)
begin
    ap_sig_bdd_1987 = ((ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == tmp_121_reg_3080));
end

/// ap_sig_bdd_1990 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 or ap_reg_ppstg_brmerge_reg_3207_pp0_it2)
begin
    ap_sig_bdd_1990 = (~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3207_pp0_it2));
end

/// ap_sig_bdd_1992 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 or ap_reg_ppstg_brmerge_reg_3207_pp0_it2)
begin
    ap_sig_bdd_1992 = (~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3207_pp0_it2));
end

/// ap_sig_bdd_1994 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2)
begin
    ap_sig_bdd_1994 = (~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2));
end

/// ap_sig_bdd_1997 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 or ap_reg_ppstg_brmerge3_reg_3215_pp0_it2)
begin
    ap_sig_bdd_1997 = (~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3215_pp0_it2));
end

/// ap_sig_bdd_1999 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 or ap_reg_ppstg_brmerge3_reg_3215_pp0_it2)
begin
    ap_sig_bdd_1999 = (~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3215_pp0_it2));
end

/// ap_sig_bdd_2001 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 or ap_reg_ppstg_brmerge3_reg_3215_pp0_it2 or tmp_138_reg_3365)
begin
    ap_sig_bdd_2001 = (~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3215_pp0_it2) & (ap_const_lv1_0 == tmp_138_reg_3365));
end

/// ap_sig_bdd_2003 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 or ap_reg_ppstg_brmerge3_reg_3215_pp0_it2 or tmp_138_reg_3365)
begin
    ap_sig_bdd_2003 = (~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3215_pp0_it2) & ~(ap_const_lv1_0 == tmp_138_reg_3365));
end

/// ap_sig_bdd_2005 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 or ap_reg_ppstg_brmerge4_reg_3227_pp0_it2)
begin
    ap_sig_bdd_2005 = (~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge4_reg_3227_pp0_it2));
end

/// ap_sig_bdd_2007 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 or ap_reg_ppstg_brmerge4_reg_3227_pp0_it2)
begin
    ap_sig_bdd_2007 = (~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge4_reg_3227_pp0_it2));
end

/// ap_sig_bdd_2009 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 or ap_reg_ppstg_brmerge4_reg_3227_pp0_it2 or tmp_141_reg_3405)
begin
    ap_sig_bdd_2009 = (~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge4_reg_3227_pp0_it2) & (ap_const_lv1_0 == tmp_141_reg_3405));
end

/// ap_sig_bdd_2011 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2 or ap_reg_ppstg_brmerge4_reg_3227_pp0_it2 or tmp_141_reg_3405)
begin
    ap_sig_bdd_2011 = (~(ap_const_lv1_0 == brmerge1_reg_3152) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge4_reg_3227_pp0_it2) & ~(ap_const_lv1_0 == tmp_141_reg_3405));
end

/// ap_sig_bdd_210 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)
begin
    ap_sig_bdd_210 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0)));
end

/// ap_sig_bdd_238 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8)
begin
    ap_sig_bdd_238 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_3165_pp0_it8) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_27 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_27 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_665 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_665 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_67 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_67 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_676 assign process. ///
always @ (brmerge1_reg_3152 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it1 or ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    ap_sig_bdd_676 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_3152) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i335_i_i_reg_3186_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end

/// ap_sig_bdd_81 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_81 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_821 assign process. ///
always @ (ap_sig_bdd_210 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_238 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_38_reg_3156_pp0_it2)
begin
    ap_sig_bdd_821 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_210 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_238 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_3156_pp0_it2));
end

/// ap_sig_bdd_90 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_90 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_99 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_99 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end
assign brmerge1_fu_981_p2 = (tmp_67_fu_876_p2 | or_cond_2_fu_885_p2);
assign brmerge3_fu_1081_p2 = (tmp_135_fu_1062_p3 | tmp_63_fu_1051_p2);
assign brmerge4_fu_1097_p2 = (tmp_135_fu_1062_p3 | tmp_63_fu_1051_p2);
assign brmerge_fu_1070_p2 = (tmp_135_fu_1062_p3 | tmp_63_fu_1051_p2);
assign col_assign_1_t_fu_1092_p2 = (tmp_132_fu_1029_p1 + p_neg313_i_i_cast_reg_3019);
assign col_assign_2_t_fu_1108_p2 = (tmp_132_fu_1029_p1 + p_neg313_i_i_cast_reg_3019);
assign col_assign_8_0_t_fu_1163_p2 = (p_neg313_i_i_cast_reg_3019 + tmp_136_reg_3257);
assign col_assign_8_1_t1_fu_1344_p2 = (p_neg313_i_i_cast_reg_3019 + tmp_139_fu_1341_p1);
assign col_assign_8_2_t1_fu_1531_p2 = (p_neg313_i_i_cast_reg_3019 + tmp_142_fu_1528_p1);
assign col_assign_9_1_0_t_fu_1390_p2 = (ap_reg_ppstg_tmp_132_reg_3174_pp0_it1 + p_neg313_i_i_cast_reg_3019);
assign col_assign_9_2_0_t_fu_1577_p2 = (ap_reg_ppstg_tmp_132_reg_3174_pp0_it1 + p_neg313_i_i_cast_reg_3019);
assign col_assign_fu_1167_p2 = (ap_reg_ppstg_tmp_132_reg_3174_pp0_it1 + p_neg313_i_i_cast_reg_3019);
assign col_buf_0_val_0_0_20_fu_1288_p3 = ((sel_tmp22_fu_1218_p2[0:0]===1'b1)? k_buf_0_val_0_q0: col_buf_0_val_0_0_16_fu_286);
assign col_buf_0_val_0_0_4_fu_1256_p3 = ((sel_tmp_fu_1204_p2[0:0]===1'b1)? col_buf_0_val_0_0_18_fu_294: k_buf_0_val_0_q0);
assign col_buf_0_val_0_0_5_fu_1264_p3 = ((sel_tmp22_fu_1218_p2[0:0]===1'b1)? col_buf_0_val_0_0_18_fu_294: col_buf_0_val_0_0_4_fu_1256_p3);
assign col_buf_0_val_0_0_6_fu_1272_p3 = ((sel_tmp_fu_1204_p2[0:0]===1'b1)? k_buf_0_val_0_q0: col_buf_0_val_0_0_17_fu_290);
assign col_buf_0_val_0_0_7_fu_1280_p3 = ((sel_tmp22_fu_1218_p2[0:0]===1'b1)? col_buf_0_val_0_0_17_fu_290: col_buf_0_val_0_0_6_fu_1272_p3);
assign col_buf_0_val_1_0_1_fu_1224_p3 = ((sel_tmp22_fu_1218_p2[0:0]===1'b1)? col_buf_0_val_1_0_18_fu_282: col_buf_0_val_1_0_fu_1210_p3);
assign col_buf_0_val_1_0_20_fu_1248_p3 = ((sel_tmp22_fu_1218_p2[0:0]===1'b1)? k_buf_0_val_1_q0: col_buf_0_val_1_0_15_fu_274);
assign col_buf_0_val_1_0_2_fu_1232_p3 = ((sel_tmp_fu_1204_p2[0:0]===1'b1)? k_buf_0_val_1_q0: col_buf_0_val_1_0_16_fu_278);
assign col_buf_0_val_1_0_3_fu_1240_p3 = ((sel_tmp22_fu_1218_p2[0:0]===1'b1)? col_buf_0_val_1_0_16_fu_278: col_buf_0_val_1_0_2_fu_1232_p3);
assign col_buf_0_val_1_0_fu_1210_p3 = ((sel_tmp_fu_1204_p2[0:0]===1'b1)? col_buf_0_val_1_0_18_fu_282: k_buf_0_val_1_q0);
assign col_buf_1_val_0_0_20_fu_1478_p3 = ((sel_tmp29_fu_1408_p2[0:0]===1'b1)? k_buf_1_val_0_q0: col_buf_1_val_0_0_16_fu_310);
assign col_buf_1_val_0_0_4_fu_1446_p3 = ((sel_tmp28_fu_1394_p2[0:0]===1'b1)? col_buf_1_val_0_0_18_fu_318: k_buf_1_val_0_q0);
assign col_buf_1_val_0_0_5_fu_1454_p3 = ((sel_tmp29_fu_1408_p2[0:0]===1'b1)? col_buf_1_val_0_0_18_fu_318: col_buf_1_val_0_0_4_fu_1446_p3);
assign col_buf_1_val_0_0_6_fu_1462_p3 = ((sel_tmp28_fu_1394_p2[0:0]===1'b1)? k_buf_1_val_0_q0: col_buf_1_val_0_0_17_fu_314);
assign col_buf_1_val_0_0_7_fu_1470_p3 = ((sel_tmp29_fu_1408_p2[0:0]===1'b1)? col_buf_1_val_0_0_17_fu_314: col_buf_1_val_0_0_6_fu_1462_p3);
assign col_buf_1_val_1_0_1_fu_1414_p3 = ((sel_tmp29_fu_1408_p2[0:0]===1'b1)? col_buf_1_val_1_0_18_fu_306: col_buf_1_val_1_0_fu_1400_p3);
assign col_buf_1_val_1_0_20_fu_1438_p3 = ((sel_tmp29_fu_1408_p2[0:0]===1'b1)? k_buf_1_val_1_q0: col_buf_1_val_1_0_15_fu_298);
assign col_buf_1_val_1_0_2_fu_1422_p3 = ((sel_tmp28_fu_1394_p2[0:0]===1'b1)? k_buf_1_val_1_q0: col_buf_1_val_1_0_16_fu_302);
assign col_buf_1_val_1_0_3_fu_1430_p3 = ((sel_tmp29_fu_1408_p2[0:0]===1'b1)? col_buf_1_val_1_0_16_fu_302: col_buf_1_val_1_0_2_fu_1422_p3);
assign col_buf_1_val_1_0_fu_1400_p3 = ((sel_tmp28_fu_1394_p2[0:0]===1'b1)? col_buf_1_val_1_0_18_fu_306: k_buf_1_val_1_q0);
assign col_buf_2_val_0_0_20_fu_1665_p3 = ((sel_tmp31_fu_1595_p2[0:0]===1'b1)? k_buf_2_val_0_q0: col_buf_2_val_0_0_16_fu_334);
assign col_buf_2_val_0_0_4_fu_1633_p3 = ((sel_tmp30_fu_1581_p2[0:0]===1'b1)? col_buf_2_val_0_0_18_fu_342: k_buf_2_val_0_q0);
assign col_buf_2_val_0_0_5_fu_1641_p3 = ((sel_tmp31_fu_1595_p2[0:0]===1'b1)? col_buf_2_val_0_0_18_fu_342: col_buf_2_val_0_0_4_fu_1633_p3);
assign col_buf_2_val_0_0_6_fu_1649_p3 = ((sel_tmp30_fu_1581_p2[0:0]===1'b1)? k_buf_2_val_0_q0: col_buf_2_val_0_0_17_fu_338);
assign col_buf_2_val_0_0_7_fu_1657_p3 = ((sel_tmp31_fu_1595_p2[0:0]===1'b1)? col_buf_2_val_0_0_17_fu_338: col_buf_2_val_0_0_6_fu_1649_p3);
assign col_buf_2_val_1_0_1_fu_1601_p3 = ((sel_tmp31_fu_1595_p2[0:0]===1'b1)? col_buf_2_val_1_0_18_fu_330: col_buf_2_val_1_0_fu_1587_p3);
assign col_buf_2_val_1_0_20_fu_1625_p3 = ((sel_tmp31_fu_1595_p2[0:0]===1'b1)? k_buf_2_val_1_q0: col_buf_2_val_1_0_15_fu_322);
assign col_buf_2_val_1_0_2_fu_1609_p3 = ((sel_tmp30_fu_1581_p2[0:0]===1'b1)? k_buf_2_val_1_q0: col_buf_2_val_1_0_16_fu_326);
assign col_buf_2_val_1_0_3_fu_1617_p3 = ((sel_tmp31_fu_1595_p2[0:0]===1'b1)? col_buf_2_val_1_0_16_fu_326: col_buf_2_val_1_0_2_fu_1609_p3);
assign col_buf_2_val_1_0_fu_1587_p3 = ((sel_tmp30_fu_1581_p2[0:0]===1'b1)? col_buf_2_val_1_0_18_fu_330: k_buf_2_val_1_q0);
assign cols_assign_cast_fu_647_p1 = p_src_cols_V_read;
assign heightloop_fu_687_p2 = (ap_const_lv13_5 + rows_assign_cast_reg_2689);
assign i_V_fu_743_p2 = (p_016_0_i_i_reg_621 + ap_const_lv12_1);
assign icmp3_fu_1012_p2 = (tmp_131_fu_1002_p4 != ap_const_lv11_0? 1'b1: 1'b0);
assign icmp_fu_771_p2 = ($signed(tmp_120_fu_761_p4) > $signed(12'b000000000000)? 1'b1: 1'b0);
assign j_V_fu_996_p2 = (p_029_0_i_i_reg_632 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_66_fu_1125_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_3239;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_66_fu_1125_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_3245;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_66_fu_1125_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_3251;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_170_1_fu_1148_p1;
assign k_buf_1_val_0_address1 = tmp_212_1_fu_1364_p1;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_addr_3_gep_fu_530_p3 = tmp_212_1_fu_1364_p1;
assign k_buf_1_val_1_address0 = tmp_170_1_fu_1148_p1;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_170_1_fu_1148_p1;
assign k_buf_1_val_2_address1 = tmp_212_1_fu_1364_p1;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_170_1_fu_1148_p1;
assign k_buf_2_val_0_address1 = tmp_212_2_fu_1551_p1;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_addr_3_gep_fu_570_p3 = tmp_212_2_fu_1551_p1;
assign k_buf_2_val_1_address0 = tmp_170_1_fu_1148_p1;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_170_1_fu_1148_p1;
assign k_buf_2_val_2_address1 = tmp_212_2_fu_1551_p1;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign k_buf_val_load_0_0_mux_fu_1781_p3 = ((ap_reg_ppstg_tmp_135_reg_3192_pp0_it2[0:0]===1'b1)? src_kernel_win_0_val_0_0_11_reg_3301: src_kernel_win_0_val_0_1_fu_202);
assign k_buf_val_load_0_1_mux_fu_1775_p3 = ((ap_reg_ppstg_tmp_135_reg_3192_pp0_it2[0:0]===1'b1)? src_kernel_win_0_val_1_0_11_reg_3310: src_kernel_win_0_val_1_1_fu_214);
assign k_buf_val_load_0_2_mux_fu_1769_p3 = ((ap_reg_ppstg_tmp_135_reg_3192_pp0_it2[0:0]===1'b1)? src_kernel_win_0_val_2_0_reg_3319: src_kernel_win_0_val_2_1_fu_226);
assign k_buf_val_load_1_0_mux_fu_1957_p3 = ((ap_reg_ppstg_tmp_135_reg_3192_pp0_it2[0:0]===1'b1)? src_kernel_win_1_val_0_0_10_reg_3338: src_kernel_win_1_val_0_1_fu_238);
assign k_buf_val_load_1_1_mux_fu_1951_p3 = ((ap_reg_ppstg_tmp_135_reg_3192_pp0_it2[0:0]===1'b1)? src_kernel_win_1_val_1_0_12_reg_3347: src_kernel_win_1_val_1_1_fu_250);
assign k_buf_val_load_1_2_mux_fu_1945_p3 = ((ap_reg_ppstg_tmp_135_reg_3192_pp0_it2[0:0]===1'b1)? src_kernel_win_1_val_2_0_reg_3356: src_kernel_win_1_val_2_1_fu_262);
assign k_buf_val_load_2_0_mux_fu_2140_p3 = ((ap_reg_ppstg_tmp_135_reg_3192_pp0_it2[0:0]===1'b1)? src_kernel_win_2_val_0_0_10_reg_3378: src_kernel_win_2_val_0_1_fu_270);
assign k_buf_val_load_2_1_mux_fu_2146_p3 = ((ap_reg_ppstg_tmp_135_reg_3192_pp0_it2[0:0]===1'b1)? src_kernel_win_2_val_1_0_12_reg_3387: src_kernel_win_2_val_1_1_fu_246);
assign k_buf_val_load_2_2_mux_fu_2152_p3 = ((ap_reg_ppstg_tmp_135_reg_3192_pp0_it2[0:0]===1'b1)? src_kernel_win_2_val_2_0_reg_3396: src_kernel_win_2_val_2_1_fu_222);
assign locy_0_1_t_fu_969_p2 = (tmp_76_fu_952_p3 - tmp_69_fu_918_p3);
assign locy_0_2_t_fu_975_p2 = (tmp_76_fu_952_p3 - tmp_73_fu_940_p3);
assign locy_2_1_t_fu_928_p2 = (tmp_126_fu_924_p1 - tmp_69_fu_918_p3);
assign locy_2_2_t_fu_946_p2 = (tmp_126_fu_924_p1 - tmp_73_fu_940_p3);
assign locy_2_fu_902_p2 = (p_i_i_2_fu_890_p3 - t_2_fu_897_p3);
assign locy_fu_963_p2 = (tmp_76_fu_952_p3 - tmp_130_fu_959_p1);
assign or_cond307_i_i_fu_1018_p2 = (tmp_36_reg_3063 & icmp3_fu_1012_p2);
assign or_cond_2_fu_885_p2 = (icmp_reg_3075 & tmp_172_2_fu_881_p2);
assign or_cond_i335_i_i_fu_1056_p2 = (tmp_63_fu_1051_p2 & rev5_fu_1045_p2);
assign or_cond_i_i_i_2_1_fu_815_p2 = (tmp_180_2_1_fu_810_p2 & rev_fu_804_p2);
assign or_cond_i_i_i_2_2_fu_858_p2 = (tmp_180_2_2_fu_853_p2 & rev4_fu_847_p2);
assign p_assign_4_1_fu_1136_p3 = ((tmp_135_reg_3192[0:0]===1'b1)? ap_const_lv13_0: tmp_154_1_reg_3043);
assign p_assign_4_cast_fu_1113_p3 = ((tmp_135_reg_3192[0:0]===1'b1)? ap_const_lv11_0: tmp_65_reg_3038);
assign p_dst_data_stream_0_V_din = tmp_72_reg_3640;
assign p_dst_data_stream_1_V_din = tmp_74_reg_3645;
assign p_dst_data_stream_2_V_din = tmp_75_reg_3650;
assign p_i_i_2_fu_890_p3 = ((tmp_172_2_fu_881_p2[0:0]===1'b1)? ap_const_lv13_2: ref_reg_3031);
assign p_neg313_i_i_cast_fu_705_p2 = (tmp_fu_702_p1 ^ ap_const_lv2_3);
assign ref_fu_711_p2 = ($signed(ap_const_lv13_1FFF) + $signed(rows_assign_cast_reg_2689));
assign rev4_fu_847_p2 = (tmp_127_fu_839_p3 ^ ap_const_lv1_1);
assign rev5_fu_1045_p2 = (tmp_134_fu_1037_p3 ^ ap_const_lv1_1);
assign rev_fu_804_p2 = (tmp_123_fu_796_p3 ^ ap_const_lv1_1);
assign rows_assign_cast_fu_643_p1 = p_src_rows_V_read;
assign sel_tmp22_fu_1218_p2 = (col_assign_fu_1167_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp28_fu_1394_p2 = (col_assign_9_1_0_t_fu_1390_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp29_fu_1408_p2 = (col_assign_9_1_0_t_fu_1390_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp30_fu_1581_p2 = (col_assign_9_2_0_t_fu_1577_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp31_fu_1595_p2 = (col_assign_9_2_0_t_fu_1577_p2 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp_fu_1204_p2 = (col_assign_fu_1167_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_8_fu_1805_p1 = col_buf_0_val_0_0_16_fu_286;
assign src_kernel_win_0_val_0_0_8_fu_1805_p2 = col_buf_0_val_0_0_17_fu_290;
assign src_kernel_win_0_val_0_0_8_fu_1805_p3 = col_buf_0_val_0_0_18_fu_294;
assign src_kernel_win_0_val_0_0_8_fu_1805_p4 = col_assign_8_0_t_reg_3328;
assign src_kernel_win_0_val_0_0_fu_1730_p1 = src_kernel_win_0_val_0_0_11_reg_3301;
assign src_kernel_win_0_val_0_0_fu_1730_p2 = src_kernel_win_0_val_1_0_11_reg_3310;
assign src_kernel_win_0_val_0_0_fu_1730_p3 = src_kernel_win_0_val_2_0_reg_3319;
assign src_kernel_win_0_val_0_0_fu_1730_p4 = locy_reg_3137;
assign src_kernel_win_0_val_1_0_8_fu_1816_p1 = col_buf_0_val_1_0_15_fu_274;
assign src_kernel_win_0_val_1_0_8_fu_1816_p2 = col_buf_0_val_1_0_16_fu_278;
assign src_kernel_win_0_val_1_0_8_fu_1816_p3 = col_buf_0_val_1_0_18_fu_282;
assign src_kernel_win_0_val_1_0_8_fu_1816_p4 = col_assign_8_0_t_reg_3328;
assign src_kernel_win_0_val_1_0_fu_1738_p1 = src_kernel_win_0_val_0_0_11_reg_3301;
assign src_kernel_win_0_val_1_0_fu_1738_p2 = src_kernel_win_0_val_1_0_11_reg_3310;
assign src_kernel_win_0_val_1_0_fu_1738_p3 = src_kernel_win_0_val_2_0_reg_3319;
assign src_kernel_win_0_val_1_0_fu_1738_p4 = locy_0_1_t_reg_3142;
assign src_kernel_win_0_val_2_0_5_fu_1746_p1 = src_kernel_win_0_val_0_0_11_reg_3301;
assign src_kernel_win_0_val_2_0_5_fu_1746_p2 = src_kernel_win_0_val_1_0_11_reg_3310;
assign src_kernel_win_0_val_2_0_5_fu_1746_p3 = src_kernel_win_0_val_2_0_reg_3319;
assign src_kernel_win_0_val_2_0_5_fu_1746_p4 = locy_0_2_t_reg_3147;
assign src_kernel_win_0_val_2_0_6_fu_1836_p1 = right_border_buf_0_val_0_0_fu_154;
assign src_kernel_win_0_val_2_0_6_fu_1836_p2 = right_border_buf_0_val_0_1_fu_158;
assign src_kernel_win_0_val_2_0_6_fu_1836_p3 = right_border_buf_0_val_0_2_fu_162;
assign src_kernel_win_0_val_2_0_6_fu_1836_p4 = col_assign_8_0_t_reg_3328;
assign src_kernel_win_1_val_0_0_7_fu_1981_p1 = col_buf_1_val_0_0_16_fu_310;
assign src_kernel_win_1_val_0_0_7_fu_1981_p2 = col_buf_1_val_0_0_17_fu_314;
assign src_kernel_win_1_val_0_0_7_fu_1981_p3 = col_buf_1_val_0_0_18_fu_318;
assign src_kernel_win_1_val_0_0_7_fu_1981_p4 = col_assign_8_1_t1_reg_3371;
assign src_kernel_win_1_val_0_0_fu_1906_p1 = src_kernel_win_1_val_0_0_10_reg_3338;
assign src_kernel_win_1_val_0_0_fu_1906_p2 = src_kernel_win_1_val_1_0_12_reg_3347;
assign src_kernel_win_1_val_0_0_fu_1906_p3 = src_kernel_win_1_val_2_0_reg_3356;
assign src_kernel_win_1_val_0_0_fu_1906_p4 = tmp_122_reg_3119;
assign src_kernel_win_1_val_1_0_10_fu_1914_p1 = src_kernel_win_1_val_0_0_10_reg_3338;
assign src_kernel_win_1_val_1_0_10_fu_1914_p2 = src_kernel_win_1_val_1_0_12_reg_3347;
assign src_kernel_win_1_val_1_0_10_fu_1914_p3 = src_kernel_win_1_val_2_0_reg_3356;
assign src_kernel_win_1_val_1_0_10_fu_1914_p4 = locy_2_1_t_reg_3125;
assign src_kernel_win_1_val_1_0_fu_2010_p3 = ((tmp_138_reg_3365[0:0]===1'b1)? ap_const_lv8_0: tmp_77_fu_1992_p5);
assign src_kernel_win_1_val_2_0_3_fu_1922_p1 = src_kernel_win_1_val_0_0_10_reg_3338;
assign src_kernel_win_1_val_2_0_3_fu_1922_p2 = src_kernel_win_1_val_1_0_12_reg_3347;
assign src_kernel_win_1_val_2_0_3_fu_1922_p3 = src_kernel_win_1_val_2_0_reg_3356;
assign src_kernel_win_1_val_2_0_3_fu_1922_p4 = locy_2_2_t_reg_3131;
assign src_kernel_win_2_val_0_0_7_fu_2176_p1 = col_buf_2_val_0_0_16_fu_334;
assign src_kernel_win_2_val_0_0_7_fu_2176_p2 = col_buf_2_val_0_0_17_fu_338;
assign src_kernel_win_2_val_0_0_7_fu_2176_p3 = col_buf_2_val_0_0_18_fu_342;
assign src_kernel_win_2_val_0_0_7_fu_2176_p4 = col_assign_8_2_t1_reg_3411;
assign src_kernel_win_2_val_0_0_fu_2101_p1 = src_kernel_win_2_val_0_0_10_reg_3378;
assign src_kernel_win_2_val_0_0_fu_2101_p2 = src_kernel_win_2_val_1_0_12_reg_3387;
assign src_kernel_win_2_val_0_0_fu_2101_p3 = src_kernel_win_2_val_2_0_reg_3396;
assign src_kernel_win_2_val_0_0_fu_2101_p4 = tmp_122_reg_3119;
assign src_kernel_win_2_val_1_0_10_fu_2109_p1 = src_kernel_win_2_val_0_0_10_reg_3378;
assign src_kernel_win_2_val_1_0_10_fu_2109_p2 = src_kernel_win_2_val_1_0_12_reg_3387;
assign src_kernel_win_2_val_1_0_10_fu_2109_p3 = src_kernel_win_2_val_2_0_reg_3396;
assign src_kernel_win_2_val_1_0_10_fu_2109_p4 = locy_2_1_t_reg_3125;
assign src_kernel_win_2_val_1_0_fu_2205_p3 = ((tmp_141_reg_3405[0:0]===1'b1)? ap_const_lv8_0: tmp_79_fu_2187_p5);
assign src_kernel_win_2_val_2_0_3_fu_2117_p1 = src_kernel_win_2_val_0_0_10_reg_3378;
assign src_kernel_win_2_val_2_0_3_fu_2117_p2 = src_kernel_win_2_val_1_0_12_reg_3387;
assign src_kernel_win_2_val_2_0_3_fu_2117_p3 = src_kernel_win_2_val_2_0_reg_3396;
assign src_kernel_win_2_val_2_0_3_fu_2117_p4 = locy_2_2_t_reg_3131;
assign src_kernel_win_val_1_0_0_7_fu_2003_p3 = ((tmp_138_reg_3365[0:0]===1'b1)? ap_const_lv8_0: src_kernel_win_1_val_0_0_7_fu_1981_p5);
assign src_kernel_win_val_2_0_0_7_fu_2198_p3 = ((tmp_141_reg_3405[0:0]===1'b1)? ap_const_lv8_0: src_kernel_win_2_val_0_0_7_fu_2176_p5);
assign t_2_fu_897_p3 = ((tmp_180_2_reg_3084[0:0]===1'b1)? ImagLoc_y_reg_3068: ref_reg_3031);
assign temp_0_i_i_i_061_i_i_1_0_0_1_fu_1898_p3 = ((tmp_227_0_0_1_fu_1892_p2[0:0]===1'b1)? src_kernel_win_0_val_2_1_fu_226: src_kernel_win_0_val_2_2_fu_230);
assign temp_0_i_i_i_061_i_i_1_0_0_2_fu_2328_p3 = ((tmp_227_0_0_2_fu_2323_p2[0:0]===1'b1)? src_kernel_win_0_val_2_1_fu_226: temp_0_i_i_i_061_i_i_1_0_0_1_reg_3460);
assign temp_0_i_i_i_061_i_i_1_0_1_1_fu_2423_p3 = ((tmp_227_0_1_1_fu_2418_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_0_val_1_1_3_reg_3425_pp0_it4: temp_0_i_i_i_061_i_i_1_0_1_fu_2413_p3);
assign temp_0_i_i_i_061_i_i_1_0_1_2_fu_2471_p3 = ((tmp_227_0_1_2_fu_2467_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_3484_pp0_it5: temp_0_i_i_i_061_i_i_1_0_1_1_reg_3559);
assign temp_0_i_i_i_061_i_i_1_0_1_fu_2413_p3 = ((tmp_227_0_1_reg_3500[0:0]===1'b1)? src_kernel_win_0_val_1_2_lo_reg_3490: temp_0_i_i_i_061_i_i_1_0_0_2_reg_3495);
assign temp_0_i_i_i_061_i_i_1_0_2_1_fu_2543_p3 = ((tmp_227_0_2_1_fu_2538_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_0_val_0_1_3_reg_3418_pp0_it6: temp_0_i_i_i_061_i_i_1_0_2_fu_2533_p3);
assign temp_0_i_i_i_061_i_i_1_0_2_fu_2533_p3 = ((tmp_227_0_2_reg_3587[0:0]===1'b1)? src_kernel_win_0_val_0_2_lo_reg_3577: temp_0_i_i_i_061_i_i_1_0_1_2_reg_3582);
assign temp_0_i_i_i_061_i_i_1_1_0_1_fu_2093_p3 = ((tmp_227_1_0_1_fu_2087_p2[0:0]===1'b1)? src_kernel_win_1_val_2_1_fu_262: src_kernel_win_1_val_2_2_fu_266);
assign temp_0_i_i_i_061_i_i_1_1_0_2_fu_2358_p3 = ((tmp_227_1_0_2_fu_2353_p2[0:0]===1'b1)? src_kernel_win_1_val_2_1_fu_262: temp_0_i_i_i_061_i_i_1_1_0_1_reg_3466);
assign temp_0_i_i_i_061_i_i_1_1_1_1_fu_2440_p3 = ((tmp_227_1_1_1_fu_2435_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_1_val_1_1_3_reg_3446_pp0_it4: temp_0_i_i_i_061_i_i_1_1_1_fu_2430_p3);
assign temp_0_i_i_i_061_i_i_1_1_1_2_fu_2490_p3 = ((tmp_227_1_1_2_fu_2486_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_1_val_1_1_lo_reg_3511_pp0_it5: temp_0_i_i_i_061_i_i_1_1_1_1_reg_3565);
assign temp_0_i_i_i_061_i_i_1_1_1_fu_2430_p3 = ((tmp_227_1_1_reg_3527[0:0]===1'b1)? src_kernel_win_1_val_1_2_lo_reg_3517: temp_0_i_i_i_061_i_i_1_1_0_2_reg_3522);
assign temp_0_i_i_i_061_i_i_1_1_2_1_fu_2560_p3 = ((tmp_227_1_2_1_fu_2555_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_1_val_0_1_3_reg_3432_pp0_it6: temp_0_i_i_i_061_i_i_1_1_2_fu_2550_p3);
assign temp_0_i_i_i_061_i_i_1_1_2_fu_2550_p3 = ((tmp_227_1_2_reg_3602[0:0]===1'b1)? src_kernel_win_1_val_0_2_lo_reg_3592: temp_0_i_i_i_061_i_i_1_1_1_2_reg_3597);
assign temp_0_i_i_i_061_i_i_1_2_0_1_fu_2288_p3 = ((tmp_227_2_0_1_fu_2282_p2[0:0]===1'b1)? src_kernel_win_2_val_2_1_fu_222: src_kernel_win_2_val_2_2_fu_210);
assign temp_0_i_i_i_061_i_i_1_2_0_2_fu_2388_p3 = ((tmp_227_2_0_2_fu_2383_p2[0:0]===1'b1)? src_kernel_win_2_val_2_1_fu_222: temp_0_i_i_i_061_i_i_1_2_0_1_reg_3472);
assign temp_0_i_i_i_061_i_i_1_2_1_1_fu_2457_p3 = ((tmp_227_2_1_1_fu_2452_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_2_val_1_1_3_reg_3439_pp0_it4: temp_0_i_i_i_061_i_i_1_2_1_fu_2447_p3);
assign temp_0_i_i_i_061_i_i_1_2_1_2_fu_2509_p3 = ((tmp_227_2_1_2_fu_2505_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_2_val_1_1_lo_reg_3537_pp0_it5: temp_0_i_i_i_061_i_i_1_2_1_1_reg_3571);
assign temp_0_i_i_i_061_i_i_1_2_1_fu_2447_p3 = ((tmp_227_2_1_reg_3554[0:0]===1'b1)? src_kernel_win_2_val_1_2_lo_reg_3532: temp_0_i_i_i_061_i_i_1_2_0_2_reg_3549);
assign temp_0_i_i_i_061_i_i_1_2_2_1_fu_2577_p3 = ((tmp_227_2_2_1_fu_2572_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_2_val_0_1_3_reg_3453_pp0_it6: temp_0_i_i_i_061_i_i_1_2_2_fu_2567_p3);
assign temp_0_i_i_i_061_i_i_1_2_2_fu_2567_p3 = ((tmp_227_2_2_reg_3617[0:0]===1'b1)? src_kernel_win_2_val_0_2_lo_reg_3607: temp_0_i_i_i_061_i_i_1_2_1_2_reg_3612);
assign tmp_118_fu_716_p1 = p_src_cols_V_read[10:0];
assign tmp_119_fu_730_p1 = ref_fu_711_p2[1:0];
assign tmp_120_fu_761_p4 = {{ImagLoc_y_fu_755_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tmp_122_fu_908_p1 = locy_2_fu_902_p2[1:0];
assign tmp_123_fu_796_p3 = y_2_2_fu_790_p2[ap_const_lv32_C];
assign tmp_125_fu_829_p1 = y_2_2_fu_790_p2[1:0];
assign tmp_126_fu_924_p1 = p_i_i_2_fu_890_p3[1:0];
assign tmp_127_fu_839_p3 = y_2_2_1_fu_833_p2[ap_const_lv32_C];
assign tmp_129_fu_872_p1 = y_2_2_1_fu_833_p2[1:0];
assign tmp_130_fu_959_p1 = t_2_fu_897_p3[1:0];
assign tmp_131_fu_1002_p4 = {{p_029_0_i_i_reg_632[ap_const_lv32_B : ap_const_lv32_1]}};
assign tmp_132_fu_1029_p1 = ImagLoc_x_fu_1023_p2[1:0];
assign tmp_133_fu_1033_p1 = ImagLoc_x_fu_1023_p2[10:0];
assign tmp_134_fu_1037_p3 = ImagLoc_x_fu_1023_p2[ap_const_lv32_C];
assign tmp_135_fu_1062_p3 = ImagLoc_x_fu_1023_p2[ap_const_lv32_C];
assign tmp_136_fu_1132_p1 = x_fu_1119_p3[1:0];
assign tmp_139_fu_1341_p1 = x_1_reg_3262[1:0];
assign tmp_142_fu_1528_p1 = x_1_reg_3262[1:0];
assign tmp_154_1_fu_725_p2 = ($signed(ap_const_lv13_1FFF) + $signed(cols_assign_cast_reg_2698));
assign tmp_170_1_fu_1148_p1 = $signed(x_1_fu_1142_p3);
assign tmp_172_2_fu_881_p2 = ($signed(ImagLoc_y_reg_3068) < $signed(ref_reg_3031)? 1'b1: 1'b0);
assign tmp_178_1_fu_1087_p2 = ($signed(ImagLoc_x_fu_1023_p2) < $signed(tmp_33_reg_3012)? 1'b1: 1'b0);
assign tmp_178_2_fu_1103_p2 = ($signed(ImagLoc_x_fu_1023_p2) < $signed(tmp_33_reg_3012)? 1'b1: 1'b0);
assign tmp_180_2_1_fu_810_p2 = ($signed(y_2_2_fu_790_p2) < $signed(rows_assign_cast_reg_2689)? 1'b1: 1'b0);
assign tmp_180_2_2_fu_853_p2 = ($signed(y_2_2_1_fu_833_p2) < $signed(rows_assign_cast_reg_2689)? 1'b1: 1'b0);
assign tmp_180_2_fu_785_p2 = ($signed(ImagLoc_y_fu_755_p2) < $signed(rows_assign_cast_reg_2689)? 1'b1: 1'b0);
assign tmp_212_1_fu_1364_p1 = $unsigned(x_1_cast_fu_1326_p1);
assign tmp_212_2_fu_1551_p1 = $unsigned(x_1_cast_fu_1326_p1);
assign tmp_227_0_0_1_fu_1892_p2 = (src_kernel_win_0_val_2_1_fu_226 > src_kernel_win_0_val_2_2_fu_230? 1'b1: 1'b0);
assign tmp_227_0_0_2_fu_2323_p2 = (src_kernel_win_0_val_2_1_fu_226 > temp_0_i_i_i_061_i_i_1_0_0_1_reg_3460? 1'b1: 1'b0);
assign tmp_227_0_1_1_fu_2418_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_3_reg_3425_pp0_it4 > temp_0_i_i_i_061_i_i_1_0_1_fu_2413_p3? 1'b1: 1'b0);
assign tmp_227_0_1_2_fu_2467_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_3484_pp0_it5 > temp_0_i_i_i_061_i_i_1_0_1_1_reg_3559? 1'b1: 1'b0);
assign tmp_227_0_1_fu_2335_p2 = (src_kernel_win_0_val_1_2_fu_218 > temp_0_i_i_i_061_i_i_1_0_0_2_fu_2328_p3? 1'b1: 1'b0);
assign tmp_227_0_2_1_fu_2538_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_3_reg_3418_pp0_it6 > temp_0_i_i_i_061_i_i_1_0_2_fu_2533_p3? 1'b1: 1'b0);
assign tmp_227_0_2_2_fu_2584_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it7 > temp_0_i_i_i_061_i_i_1_0_2_1_reg_3622? 1'b1: 1'b0);
assign tmp_227_0_2_fu_2477_p2 = (src_kernel_win_0_val_0_2_fu_206 > temp_0_i_i_i_061_i_i_1_0_1_2_fu_2471_p3? 1'b1: 1'b0);
assign tmp_227_1_0_1_fu_2087_p2 = (src_kernel_win_1_val_2_1_fu_262 > src_kernel_win_1_val_2_2_fu_266? 1'b1: 1'b0);
assign tmp_227_1_0_2_fu_2353_p2 = (src_kernel_win_1_val_2_1_fu_262 > temp_0_i_i_i_061_i_i_1_1_0_1_reg_3466? 1'b1: 1'b0);
assign tmp_227_1_1_1_fu_2435_p2 = (ap_reg_ppstg_src_kernel_win_1_val_1_1_3_reg_3446_pp0_it4 > temp_0_i_i_i_061_i_i_1_1_1_fu_2430_p3? 1'b1: 1'b0);
assign tmp_227_1_1_2_fu_2486_p2 = (ap_reg_ppstg_src_kernel_win_1_val_1_1_lo_reg_3511_pp0_it5 > temp_0_i_i_i_061_i_i_1_1_1_1_reg_3565? 1'b1: 1'b0);
assign tmp_227_1_1_fu_2365_p2 = (src_kernel_win_1_val_1_2_fu_254 > temp_0_i_i_i_061_i_i_1_1_0_2_fu_2358_p3? 1'b1: 1'b0);
assign tmp_227_1_2_1_fu_2555_p2 = (ap_reg_ppstg_src_kernel_win_1_val_0_1_3_reg_3432_pp0_it6 > temp_0_i_i_i_061_i_i_1_1_2_fu_2550_p3? 1'b1: 1'b0);
assign tmp_227_1_2_2_fu_2594_p2 = (ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it7 > temp_0_i_i_i_061_i_i_1_1_2_1_reg_3628? 1'b1: 1'b0);
assign tmp_227_1_2_fu_2496_p2 = (src_kernel_win_1_val_0_2_fu_242 > temp_0_i_i_i_061_i_i_1_1_1_2_fu_2490_p3? 1'b1: 1'b0);
assign tmp_227_2_0_1_fu_2282_p2 = (src_kernel_win_2_val_2_1_fu_222 > src_kernel_win_2_val_2_2_fu_210? 1'b1: 1'b0);
assign tmp_227_2_0_2_fu_2383_p2 = (src_kernel_win_2_val_2_1_fu_222 > temp_0_i_i_i_061_i_i_1_2_0_1_reg_3472? 1'b1: 1'b0);
assign tmp_227_2_1_1_fu_2452_p2 = (ap_reg_ppstg_src_kernel_win_2_val_1_1_3_reg_3439_pp0_it4 > temp_0_i_i_i_061_i_i_1_2_1_fu_2447_p3? 1'b1: 1'b0);
assign tmp_227_2_1_2_fu_2505_p2 = (ap_reg_ppstg_src_kernel_win_2_val_1_1_lo_reg_3537_pp0_it5 > temp_0_i_i_i_061_i_i_1_2_1_1_reg_3571? 1'b1: 1'b0);
assign tmp_227_2_1_fu_2395_p2 = (src_kernel_win_2_val_1_2_fu_234 > temp_0_i_i_i_061_i_i_1_2_0_2_fu_2388_p3? 1'b1: 1'b0);
assign tmp_227_2_2_1_fu_2572_p2 = (ap_reg_ppstg_src_kernel_win_2_val_0_1_3_reg_3453_pp0_it6 > temp_0_i_i_i_061_i_i_1_2_2_fu_2567_p3? 1'b1: 1'b0);
assign tmp_227_2_2_2_fu_2604_p2 = (ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it7 > temp_0_i_i_i_061_i_i_1_2_2_1_reg_3634? 1'b1: 1'b0);
assign tmp_227_2_2_fu_2515_p2 = (src_kernel_win_2_val_0_2_fu_258 > temp_0_i_i_i_061_i_i_1_2_1_2_fu_2509_p3? 1'b1: 1'b0);
assign tmp_25_fu_651_p2 = (tmp_24_reg_588 + ap_const_lv2_1);
assign tmp_26_fu_657_p2 = (tmp_24_reg_588 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_28_fu_663_p2 = (tmp_27_reg_599 + ap_const_lv2_1);
assign tmp_29_fu_669_p2 = (tmp_27_reg_599 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_31_fu_675_p2 = (tmp_30_reg_610 + ap_const_lv2_1);
assign tmp_32_fu_681_p2 = (tmp_30_reg_610 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_33_fu_697_p2 = ($signed(ap_const_lv13_1FFD) + $signed(cols_assign_cast_reg_2698));
assign tmp_34_cast_fu_734_p1 = p_016_0_i_i_reg_621;
assign tmp_35_fu_738_p2 = (tmp_34_cast_fu_734_p1 < heightloop_reg_3002? 1'b1: 1'b0);
assign tmp_36_fu_749_p2 = (p_016_0_i_i_reg_621 > ap_const_lv12_4? 1'b1: 1'b0);
assign tmp_37_cast_fu_987_p1 = p_029_0_i_i_reg_632;
assign tmp_38_fu_991_p2 = (tmp_37_cast_fu_987_p1 < widthloop_reg_3007? 1'b1: 1'b0);
assign tmp_63_fu_1051_p2 = ($signed(ImagLoc_x_fu_1023_p2) < $signed(cols_assign_cast_reg_2698)? 1'b1: 1'b0);
assign tmp_65_fu_719_p2 = ($signed(ap_const_lv11_7FF) + $signed(tmp_118_fu_716_p1));
assign tmp_66_fu_1125_p1 = x_fu_1119_p3;
assign tmp_67_fu_876_p2 = ($signed(ImagLoc_y_reg_3068) < $signed(13'b1111111111111)? 1'b1: 1'b0);
assign tmp_68_fu_912_p3 = ((tmp_124_reg_3094[0:0]===1'b1)? ap_const_lv2_0: tmp_119_reg_3048);
assign tmp_69_fu_918_p3 = ((or_cond_i_i_i_2_1_reg_3089[0:0]===1'b1)? tmp_125_reg_3099: tmp_68_fu_912_p3);
assign tmp_70_fu_934_p3 = ((tmp_128_reg_3109[0:0]===1'b1)? ap_const_lv2_0: tmp_119_reg_3048);
assign tmp_71_fu_1076_p2 = ($signed(ImagLoc_x_fu_1023_p2) < $signed(tmp_33_reg_3012)? 1'b1: 1'b0);
assign tmp_72_fu_2588_p3 = ((tmp_227_0_2_2_fu_2584_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3478_pp0_it7: temp_0_i_i_i_061_i_i_1_0_2_1_reg_3622);
assign tmp_73_fu_940_p3 = ((or_cond_i_i_i_2_2_reg_3104[0:0]===1'b1)? tmp_129_reg_3114: tmp_70_fu_934_p3);
assign tmp_74_fu_2598_p3 = ((tmp_227_1_2_2_fu_2594_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_1_val_0_1_lo_reg_3505_pp0_it7: temp_0_i_i_i_061_i_i_1_1_2_1_reg_3628);
assign tmp_75_fu_2608_p3 = ((tmp_227_2_2_2_fu_2604_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_2_val_0_1_lo_reg_3543_pp0_it7: temp_0_i_i_i_061_i_i_1_2_2_1_reg_3634);
assign tmp_76_fu_952_p3 = ((tmp_172_2_fu_881_p2[0:0]===1'b1)? ap_const_lv2_2: tmp_119_reg_3048);
assign tmp_77_fu_1992_p1 = col_buf_1_val_1_0_15_fu_298;
assign tmp_77_fu_1992_p2 = col_buf_1_val_1_0_16_fu_302;
assign tmp_77_fu_1992_p3 = col_buf_1_val_1_0_18_fu_306;
assign tmp_77_fu_1992_p4 = col_assign_8_1_t1_reg_3371;
assign tmp_78_fu_2036_p1 = right_border_buf_1_val_0_0_fu_166;
assign tmp_78_fu_2036_p2 = right_border_buf_1_val_0_1_fu_170;
assign tmp_78_fu_2036_p3 = right_border_buf_1_val_0_2_fu_174;
assign tmp_78_fu_2036_p4 = col_assign_8_1_t1_reg_3371;
assign tmp_79_fu_2187_p1 = col_buf_2_val_1_0_15_fu_322;
assign tmp_79_fu_2187_p2 = col_buf_2_val_1_0_16_fu_326;
assign tmp_79_fu_2187_p3 = col_buf_2_val_1_0_18_fu_330;
assign tmp_79_fu_2187_p4 = col_assign_8_2_t1_reg_3411;
assign tmp_80_fu_2231_p1 = right_border_buf_2_val_0_0_fu_178;
assign tmp_80_fu_2231_p2 = right_border_buf_2_val_0_1_fu_182;
assign tmp_80_fu_2231_p3 = right_border_buf_2_val_0_2_fu_186;
assign tmp_80_fu_2231_p4 = col_assign_8_2_t1_reg_3411;
assign tmp_fu_702_p1 = p_src_cols_V_read[1:0];
assign widthloop_fu_692_p2 = (ap_const_lv13_2 + cols_assign_cast_reg_2698);
assign x_1_cast_fu_1326_p1 = $signed(x_1_reg_3262);
assign x_1_fu_1142_p3 = ((or_cond_i335_i_i_reg_3186[0:0]===1'b1)? ImagLoc_x_reg_3169: p_assign_4_1_fu_1136_p3);
assign x_fu_1119_p3 = ((or_cond_i335_i_i_reg_3186[0:0]===1'b1)? tmp_133_reg_3181: p_assign_4_cast_fu_1113_p3);
assign y_2_2_1_fu_833_p2 = ($signed(ap_const_lv13_1FFA) + $signed(tmp_34_cast_fu_734_p1));
assign y_2_2_fu_790_p2 = ($signed(ap_const_lv13_1FFB) + $signed(tmp_34_cast_fu_734_p1));
always @ (posedge ap_clk)
begin
    rows_assign_cast_reg_2689[12] <= 1'b0;
    cols_assign_cast_reg_2698[12] <= 1'b0;
end



endmodule //image_filter_Dilate_32_32_1080_1920_s

