Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 66093177A90
	for <lists+amd-gfx@lfdr.de>; Tue,  3 Mar 2020 16:36:21 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id E00236E90F;
	Tue,  3 Mar 2020 15:36:19 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM12-DM6-obe.outbound.protection.outlook.com
 (mail-dm6nam12on2066.outbound.protection.outlook.com [40.107.243.66])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 9F28C6E90C
 for <amd-gfx@lists.freedesktop.org>; Tue,  3 Mar 2020 15:36:18 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=b2Q+nCGLRQLCvSJwziXN4dqUtXso0Ckc+zGzRTNYiz+CghxMxoLykLdL51YIXYAuGNeCQibswdq3BctVV15iNWBcWhZI4Ip1e9/JibDv6Q3rhG80KAjMpPz0Glu4EWE9BWH3r/wD4zjNQQuuUhVxoRMdL61U91YSGZRD78WzPBNfb3jIfHoN+thXGFw4YzPeBhbOGiTCT6dKXQA5RQ1LaoBev9FzysmcK8S+1LBd1Qte7NL6p+6j5kio5ajoK5Ri2wACjnYjKGB06HPdAcm9lzu7MttKbos5NRs4VlKrL0DCV1wSszR/6zeB2y8UXRaO73bUcuifTVSmXWXrzxluKw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=9Gnyfeg4/g0QD9tf+8AJQ95+T84MvX2vfDHAiakNsBc=;
 b=aClbR2ARU7UMmsepwdD8UlTMCYUl3hvHAYYZKb2wcVYoljNBBlebVhbPsVcu7DX0x2boIW37fLpA8ktOOPHLmdMfGd7PT1NzcZ8GfmLl/UyX7q42o1fJiMCFspQuvOIzW/bgH77EmHO5xtDKNfCf31g69Nii2EnR0W5GYa40MOTEocZxlONusLnn0K8qHu9ycbd2jDD3WqmF1hSqAHMN+HF4t0wh7UIoaZifYkOx9dydJlb3yAZwW5COP2a7wkjYMAO2KtXQCfVl8HSElguU2octMD7hmZ83DewghviA594kgoq46J1eGqB5QQIuaEZZ9LWSxONTeR0BNRt6bHIWXQ==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=9Gnyfeg4/g0QD9tf+8AJQ95+T84MvX2vfDHAiakNsBc=;
 b=a3EkHbM1POftUTuMflZjt84ogp+sZlyyDApKCf+ySi/fQNQVvgbcuZhGbEDeHm/xOjs6p3hn9Rk3DUeh7DL3aimat7TG1KzdbcxfkKzHgbrhXDWGsvuKG+viAbH80BaJgMWVJk4PQS94tdNhVnTzubQwubGtfizApWYw5tpILjA=
Authentication-Results: spf=none (sender IP is )
 smtp.mailfrom=Christian.Koenig@amd.com; 
Received: from DM5PR12MB1705.namprd12.prod.outlook.com (2603:10b6:3:10c::22)
 by DM5PR12MB2407.namprd12.prod.outlook.com (2603:10b6:4:b4::24) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2772.15; Tue, 3 Mar
 2020 15:36:16 +0000
Received: from DM5PR12MB1705.namprd12.prod.outlook.com
 ([fe80::d40e:7339:8605:bc92]) by DM5PR12MB1705.namprd12.prod.outlook.com
 ([fe80::d40e:7339:8605:bc92%11]) with mapi id 15.20.2772.019; Tue, 3 Mar 2020
 15:36:16 +0000
Subject: Re: [PATCH] drm/amdgpu: Update SPM_VMID with the job's vmid when
 application reserves the vmid
To: "He, Jacob" <Jacob.He@amd.com>,
 "amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>
References: <20200302053529.5736-1-jacob.he@amd.com>
 <0bbac128-473d-b8d1-9b5a-ceb25357c81c@gmail.com>
 <MN2PR12MB3376C82E9294503F14F928A79BE40@MN2PR12MB3376.namprd12.prod.outlook.com>
 <06d9d31f-87c5-b1f1-da93-992531dd57ad@amd.com>
 <MN2PR12MB3376F4FF11CA27726C7A7CE29BE40@MN2PR12MB3376.namprd12.prod.outlook.com>
From: =?UTF-8?Q?Christian_K=c3=b6nig?= <christian.koenig@amd.com>
Message-ID: <21a8a363-1ebe-a4cb-150d-f84442f322fc@amd.com>
Date: Tue, 3 Mar 2020 16:36:09 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.9.0
In-Reply-To: <MN2PR12MB3376F4FF11CA27726C7A7CE29BE40@MN2PR12MB3376.namprd12.prod.outlook.com>
Content-Language: en-US
X-ClientProxiedBy: ZR0P278CA0046.CHEP278.PROD.OUTLOOK.COM
 (2603:10a6:910:1d::15) To DM5PR12MB1705.namprd12.prod.outlook.com
 (2603:10b6:3:10c::22)
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from [IPv6:2a02:908:1252:fb60:be8a:bd56:1f94:86e7]
 (2a02:908:1252:fb60:be8a:bd56:1f94:86e7) by
 ZR0P278CA0046.CHEP278.PROD.OUTLOOK.COM (2603:10a6:910:1d::15) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.2772.15 via Frontend Transport; Tue, 3 Mar 2020 15:36:15 +0000
X-Originating-IP: [2a02:908:1252:fb60:be8a:bd56:1f94:86e7]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: 5b663998-c53f-46fe-6c61-08d7bf889ca1
X-MS-TrafficTypeDiagnostic: DM5PR12MB2407:|DM5PR12MB2407:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <DM5PR12MB2407823EA171729D0243E28E83E40@DM5PR12MB2407.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:6430;
X-Forefront-PRVS: 03319F6FEF
X-Forefront-Antispam-Report: SFV:NSPM;
 SFS:(10009020)(4636009)(366004)(346002)(376002)(396003)(39860400002)(136003)(189003)(199004)(110136005)(6486002)(31686004)(86362001)(31696002)(15650500001)(5660300002)(2616005)(6666004)(53546011)(316002)(52116002)(66476007)(66574012)(8936002)(66556008)(36756003)(186003)(16526019)(66946007)(478600001)(81156014)(2906002)(81166006)(8676002);
 DIR:OUT; SFP:1101; SCL:1; SRVR:DM5PR12MB2407;
 H:DM5PR12MB1705.namprd12.prod.outlook.com; FPR:; SPF:None; LANG:en;
 PTR:InfoNoRecords; MX:1; A:1; 
Received-SPF: None (protection.outlook.com: amd.com does not designate
 permitted sender hosts)
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: zf4VtrOo3MCJ7CjVIQuU4kOpsKxROGvhvX/C0rR9QvAIofLLpX4+u6hqQfQELCqQEHOt5/QKZhC6JgEdmzwz1LfOKT1TISmdNOntMPcJbBviKTws2NowZZ4+BaP/l41yCVrL5bIOJ6Y108uoFo2pD99SCRVlM3yOJRidlcfLe9XzVQVkB6sJs6s0rKiK/5s68K8GtOH61kxYOa9Eu+i7j70cbpm8K7mSyXPnwpjpuyiD/MUr0HxvfU6i4keC6o+QlrYPrDYS9q3o2YCsnHgiacM855RAWa/2crdEaLKnqXZ06ctkXSuzCiXyPr6MLNkOZDCYWnXm3LU4orqZkdyGg+CWa4517SSGFQAT2AvqtMLRUDfsnzn9UDXNqGKqfWDFguSXMZt8+yftIDqgXEEx/NfdSi+vOW2B4DyvksBcRfyGVFup7yXo5Xb0FMBszAKi
X-MS-Exchange-AntiSpam-MessageData: a/EBVvbDJwXwLZ4Embx0aeWTPy4zxxWzLbEIDNwXCxiCWnmjWOIQYt26dKylTcwTqqjFvZgvar5zQySpax8QqSvattRu4IQgV4isSodA1Ww3BWkVerVe5TkAX4pXdX7agHZl1qotevmPXexG6EkbMv+uWXMFRdOEmQlabKRMvzMBXcytlmWlXmnEzXp9UTc2DgWrIIBlvBONBjAzwDSvyA==
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 5b663998-c53f-46fe-6c61-08d7bf889ca1
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Mar 2020 15:36:16.3045 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: TO3e59e3sxKcOQys2OxXTLDWtRyItB7URNr9Oj4whBLBjlKH38x3GWN/mmmGGQPg
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR12MB2407
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Content-Type: multipart/mixed; boundary="===============0706905628=="
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

--===============0706905628==
Content-Type: multipart/alternative;
 boundary="------------3953EF2EA4C363E4E509227E"
Content-Language: en-US

--------------3953EF2EA4C363E4E509227E
Content-Type: text/plain; charset=windows-1252; format=flowed
Content-Transfer-Encoding: 8bit

See the SPM buffer address is set using CP commands as well, right? And 
those execute asynchronously.

When we now synchronously update the SPM VMID we risk that we switch 
from one process to another while the new process is not ready yet with 
its setup.

That could have quite a bunch of unforeseen consequences, including 
accidentally writing SPM data into the new process address space at 
whatever buffer address was used before.

This is something we at least should try to avoid.

Regards,
Christian.

Am 03.03.20 um 16:28 schrieb He, Jacob:
>
> [AMD Official Use Only - Internal Distribution Only]
>
>
> Thanks!  Could you please take an example of trouble  “This way we 
> avoid a bunch of trouble when one process drops the VMID reservation 
> and another one grabs it.”?
>
> Thanks
>
> Jacob
>
> *From: *Koenig, Christian <mailto:Christian.Koenig@amd.com>
> *Sent: *Tuesday, March 3, 2020 11:03 PM
> *To: *He, Jacob <mailto:Jacob.He@amd.com>; 
> amd-gfx@lists.freedesktop.org <mailto:amd-gfx@lists.freedesktop.org>
> *Subject: *Re: [PATCH] drm/amdgpu: Update SPM_VMID with the job's vmid 
> when application reserves the vmid
>
> Am 03.03.20 um 15:34 schrieb He, Jacob:
>
>     [AMD Official Use Only - Internal Distribution Only]
>
>     /It would be better if we could do that asynchronously with a
>     register
>     write on the ring./
>
>     Sorry, I don’t get your point. Could you please elaborate more?
>
>
> You pass the ring from amdgpu_vm_flush() to the *_update_spm_vmid() 
> functions.
>
> And then instead of using WREG32() you call amdgpu_ring_emit_wreg() to 
> make the write asynchronously on the ring buffer using a CP command.
>
> This way we avoid a bunch of trouble when one process drops the VMID 
> reservation and another one grabs it.
>
> Regards,
> Christian.
>
>
>     Thanks
>
>     Jacob
>
>     *From: *Christian König <mailto:ckoenig.leichtzumerken@gmail.com>
>     *Sent: *Tuesday, March 3, 2020 10:16 PM
>     *To: *He, Jacob <mailto:Jacob.He@amd.com>;
>     amd-gfx@lists.freedesktop.org <mailto:amd-gfx@lists.freedesktop.org>
>     *Subject: *Re: [PATCH] drm/amdgpu: Update SPM_VMID with the job's
>     vmid when application reserves the vmid
>
>     Am 02.03.20 um 06:35 schrieb Jacob He:
>     > SPM access the video memory according to SPM_VMID. It should be
>     updated
>     > with the job's vmid right before the job is scheduled. SPM_VMID is a
>     > global resource
>     >
>     > Change-Id: Id3881908960398f87e7c95026a54ff83ff826700
>     > Signed-off-by: Jacob He <jacob.he@amd.com> <mailto:jacob.he@amd.com>
>     > ---
>     >   drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c | 4 ++++
>     >   1 file changed, 4 insertions(+)
>     >
>     > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
>     b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
>     > index c00696f3017e..c761d3a0b6e8 100644
>     > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
>     > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
>     > @@ -1080,8 +1080,12 @@ int amdgpu_vm_flush(struct amdgpu_ring
>     *ring, struct amdgpu_job *job,
>     >        struct dma_fence *fence = NULL;
>     >        bool pasid_mapping_needed = false;
>     >        unsigned patch_offset = 0;
>     > +     bool update_spm_vmid_needed = (job->vm &&
>     (job->vm->reserved_vmid[vmhub] != NULL));
>     >        int r;
>     >
>     > +     if (update_spm_vmid_needed &&
>     adev->gfx.rlc.funcs->update_spm_vmid)
>     > + adev->gfx.rlc.funcs->update_spm_vmid(adev, job->vmid);
>     > +
>
>     It would be better if we could do that asynchronously with a register
>     write on the ring.
>
>     The alternative is that we block for the VM to be idle in
>     amdgpu_vm_ioctl() before unreserving the VMID.
>
>     In other words lock the reservation object of the root PD and call
>     amdgpu_vm_wait_idle() before calling amdgpu_vmid_free_reserved().
>
>     Regards,
>     Christian.
>
>     >        if (amdgpu_vmid_had_gpu_reset(adev, id)) {
>     >                gds_switch_needed = true;
>     >                vm_flush_needed = true;
>


--------------3953EF2EA4C363E4E509227E
Content-Type: text/html; charset=windows-1252
Content-Transfer-Encoding: 8bit

<html><head>
<meta http-equiv="Content-Type" content="text/html; charset=Windows-1252">
  </head>
  <body text="#000000" bgcolor="#FFFFFF">
    <div class="moz-cite-prefix">See the SPM buffer address is set using
      CP commands as well, right? And those execute asynchronously.<br>
      <br>
      When we now synchronously update the SPM VMID we risk that we
      switch from one process to another while the new process is not
      ready yet with its setup.<br>
      <br>
      That could have quite a bunch of unforeseen consequences,
      including accidentally writing SPM data into the new process
      address space at whatever buffer address was used before.<br>
      <br>
      This is something we at least should try to avoid.<br>
      <br>
      Regards,<br>
      Christian.<br>
      <br>
      Am 03.03.20 um 16:28 schrieb He, Jacob:<br>
    </div>
    <blockquote type="cite" cite="mid:MN2PR12MB3376F4FF11CA27726C7A7CE29BE40@MN2PR12MB3376.namprd12.prod.outlook.com">
      
      <meta name="Generator" content="Microsoft Word 15 (filtered
        medium)">
      <style><!--
/* Font Definitions */
@font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
	{font-family:DengXian;
	panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;}
@font-face
	{font-family:"Bookman Old Style";
	panose-1:2 5 6 4 5 5 5 2 2 4;}
@font-face
	{font-family:"\@DengXian";
	panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
	{font-family:"Bookman Old Style \,serif";}
/* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin:0in;
	margin-bottom:.0001pt;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;
	color:windowtext;}
a:link, span.MsoHyperlink
	{mso-style-priority:99;
	color:blue;
	text-decoration:underline;}
.MsoChpDefault
	{mso-style-type:export-only;}
@page WordSection1
	{size:8.5in 11.0in;
	margin:1.0in 1.25in 1.0in 1.25in;}
div.WordSection1
	{page:WordSection1;}
--></style>
      <p style="font-family:Arial;font-size:10pt;color:#0078D7;margin:15pt;" align="Left">
        [AMD Official Use Only - Internal Distribution Only]<br>
      </p>
      <br>
      <div>
        <div class="WordSection1">
          <p class="MsoNormal">Thanks! &nbsp;Could you please take an example
            of trouble &nbsp;“<span style="color:black">This way we avoid a
              bunch of trouble when one process drops the VMID
              reservation and another one grabs it.</span>”?</p>
          <p class="MsoNormal"><o:p>&nbsp;</o:p></p>
          <p class="MsoNormal"><span style="font-size:9.0pt;font-family:&quot;Bookman Old
              Style&quot;,serif">Thanks<o:p></o:p></span></p>
          <p class="MsoNormal"><span style="font-size:9.0pt;font-family:&quot;Bookman Old
              Style&quot;,serif">Jacob<o:p></o:p></span></p>
          <p class="MsoNormal"><o:p>&nbsp;</o:p></p>
          <div style="mso-element:para-border-div;border:none;border-top:solid
            #E1E1E1 1.0pt;padding:3.0pt 0in 0in 0in">
            <p class="MsoNormal" style="border:none;padding:0in"><b>From:
              </b><a href="mailto:Christian.Koenig@amd.com" moz-do-not-send="true">Koenig, Christian</a><br>
              <b>Sent: </b>Tuesday, March 3, 2020 11:03 PM<br>
              <b>To: </b><a href="mailto:Jacob.He@amd.com" moz-do-not-send="true">He, Jacob</a>; <a href="mailto:amd-gfx@lists.freedesktop.org" moz-do-not-send="true">
                amd-gfx@lists.freedesktop.org</a><br>
              <b>Subject: </b>Re: [PATCH] drm/amdgpu: Update SPM_VMID
              with the job's vmid when application reserves the vmid</p>
          </div>
          <p class="MsoNormal"><o:p>&nbsp;</o:p></p>
          <p class="MsoNormal"><span style="color:black">Am 03.03.20 um
              15:34 schrieb He, Jacob:<o:p></o:p></span></p>
          <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt">
            <p style="margin:15.0pt"><span style="font-size:10.0pt;font-family:&quot;Arial&quot;,sans-serif;color:#0078D7">[AMD
                Official Use Only - Internal Distribution Only]<o:p></o:p></span></p>
            <p class="MsoNormal"><span style="color:black"><o:p>&nbsp;</o:p></span></p>
            <div>
              <p class="MsoNormal" style="margin-bottom:12.0pt"><i><span style="color:black">It would be better if we could
                    do that asynchronously with a register
                    <br>
                    write on the ring.</span></i><span style="color:black"><o:p></o:p></span></p>
              <p class="MsoNormal"><span style="color:black">Sorry, I
                  don’t get your point. Could you please elaborate more?
                  <o:p></o:p></span></p>
            </div>
          </blockquote>
          <p class="MsoNormal"><span style="color:black"><br>
              You pass the ring from amdgpu_vm_flush() to the
              *_update_spm_vmid() functions.<br>
              <br>
              And then instead of using WREG32() you call
              amdgpu_ring_emit_wreg() to make the write asynchronously
              on the ring buffer using a CP command.<br>
              <br>
              This way we avoid a bunch of trouble when one process
              drops the VMID reservation and another one grabs it.<br>
              <br>
              Regards,<br>
              Christian.<br>
              <br>
              <br>
              <o:p></o:p></span></p>
          <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt">
            <div>
              <p class="MsoNormal"><span style="color:black">&nbsp;<o:p></o:p></span></p>
              <p class="MsoNormal"><span style="font-size:9.0pt;font-family:&quot;Bookman Old
                  Style ,serif&quot;,serif;color:black">Thanks</span><span style="color:black"><o:p></o:p></span></p>
              <p class="MsoNormal"><span style="font-size:9.0pt;font-family:&quot;Bookman Old
                  Style ,serif&quot;,serif;color:black">Jacob</span><span style="color:black"><o:p></o:p></span></p>
              <p class="MsoNormal"><span style="color:black">&nbsp;<o:p></o:p></span></p>
              <div style="border:none;border-top:solid #E1E1E1
                1.0pt;padding:3.0pt 0in 0in 0in">
                <p class="MsoNormal"><b><span style="color:black">From:
                    </span></b><span style="color:black"><a href="mailto:ckoenig.leichtzumerken@gmail.com" moz-do-not-send="true">Christian König</a><br>
                    <b>Sent: </b>Tuesday, March 3, 2020 10:16 PM<br>
                    <b>To: </b><a href="mailto:Jacob.He@amd.com" moz-do-not-send="true">He, Jacob</a>; <a href="mailto:amd-gfx@lists.freedesktop.org" moz-do-not-send="true">
                      amd-gfx@lists.freedesktop.org</a><br>
                    <b>Subject: </b>Re: [PATCH] drm/amdgpu: Update
                    SPM_VMID with the job's vmid when application
                    reserves the vmid<o:p></o:p></span></p>
              </div>
              <p class="MsoNormal"><span style="color:black">&nbsp;<o:p></o:p></span></p>
              <p class="MsoNormal" style="margin-bottom:12.0pt"><span style="color:black">Am 02.03.20 um 06:35 schrieb Jacob
                  He:<br>
                  &gt; SPM access the video memory according to
                  SPM_VMID. It should be updated<br>
                  &gt; with the job's vmid right before the job is
                  scheduled. SPM_VMID is a<br>
                  &gt; global resource<br>
                  &gt;<br>
                  &gt; Change-Id:
                  Id3881908960398f87e7c95026a54ff83ff826700<br>
                  &gt; Signed-off-by: Jacob He <a href="mailto:jacob.he@amd.com" moz-do-not-send="true">&lt;jacob.he@amd.com&gt;</a><br>
                  &gt; ---<br>
                  &gt;&nbsp;&nbsp; drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c | 4 &#43;&#43;&#43;&#43;<br>
                  &gt;&nbsp;&nbsp; 1 file changed, 4 insertions(&#43;)<br>
                  &gt;<br>
                  &gt; diff --git
                  a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
                  b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c<br>
                  &gt; index c00696f3017e..c761d3a0b6e8 100644<br>
                  &gt; --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c<br>
                  &gt; &#43;&#43;&#43; b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c<br>
                  &gt; @@ -1080,8 &#43;1080,12 @@ int amdgpu_vm_flush(struct
                  amdgpu_ring *ring, struct amdgpu_job *job,<br>
                  &gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; struct dma_fence *fence = NULL;<br>
                  &gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; bool pasid_mapping_needed = false;<br>
                  &gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; unsigned patch_offset = 0;<br>
                  &gt; &#43;&nbsp;&nbsp;&nbsp;&nbsp; bool update_spm_vmid_needed = (job-&gt;vm
                  &amp;&amp; (job-&gt;vm-&gt;reserved_vmid[vmhub] !=
                  NULL));<br>
                  &gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; int r;<br>
                  &gt;&nbsp;&nbsp; <br>
                  &gt; &#43;&nbsp;&nbsp;&nbsp;&nbsp; if (update_spm_vmid_needed &amp;&amp;
                  adev-&gt;gfx.rlc.funcs-&gt;update_spm_vmid)<br>
                  &gt; &#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                  adev-&gt;gfx.rlc.funcs-&gt;update_spm_vmid(adev,
                  job-&gt;vmid);<br>
                  &gt; &#43;<br>
                  <br>
                  It would be better if we could do that asynchronously
                  with a register <br>
                  write on the ring.<br>
                  <br>
                  The alternative is that we block for the VM to be idle
                  in <br>
                  amdgpu_vm_ioctl() before unreserving the VMID.<br>
                  <br>
                  In other words lock the reservation object of the root
                  PD and call <br>
                  amdgpu_vm_wait_idle() before calling
                  amdgpu_vmid_free_reserved().<br>
                  <br>
                  Regards,<br>
                  Christian.<br>
                  <br>
                  &gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; if (amdgpu_vmid_had_gpu_reset(adev, id)) {<br>
                  &gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; gds_switch_needed = true;<br>
                  &gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; vm_flush_needed = true;<o:p></o:p></span></p>
              <p class="MsoNormal"><span style="color:black">&nbsp;<o:p></o:p></span></p>
            </div>
          </blockquote>
          <p class="MsoNormal"><span style="color:black"><o:p>&nbsp;</o:p></span></p>
          <p class="MsoNormal"><span style="color:black"><o:p>&nbsp;</o:p></span></p>
        </div>
      </div>
    </blockquote>
    <br>
  </body>
</html>

--------------3953EF2EA4C363E4E509227E--

--===============0706905628==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

--===============0706905628==--
