{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 20:35:16 2018 " "Info: Processing started: Sun Nov 04 20:35:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pic -c pic " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pic -c pic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|a1\[1\] " "Warning: Node \"pic_rdm:u2\|a1\[1\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|a1\[0\] " "Warning: Node \"pic_rdm:u2\|a1\[0\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|a2\[0\] " "Warning: Node \"pic_rdm:u2\|a2\[0\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|a2\[1\] " "Warning: Node \"pic_rdm:u2\|a2\[1\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|a2\[3\] " "Warning: Node \"pic_rdm:u2\|a2\[3\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|a2\[2\] " "Warning: Node \"pic_rdm:u2\|a2\[2\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|a1\[3\] " "Warning: Node \"pic_rdm:u2\|a1\[3\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|a1\[2\] " "Warning: Node \"pic_rdm:u2\|a1\[2\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|a3\[1\] " "Warning: Node \"pic_rdm:u2\|a3\[1\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|a3\[0\] " "Warning: Node \"pic_rdm:u2\|a3\[0\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|a3\[3\] " "Warning: Node \"pic_rdm:u2\|a3\[3\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|a3\[2\] " "Warning: Node \"pic_rdm:u2\|a3\[2\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|out_a1\[0\] " "Warning: Node \"pic_rdm:u2\|out_a1\[0\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|out_a1\[3\] " "Warning: Node \"pic_rdm:u2\|out_a1\[3\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|out_a1\[2\] " "Warning: Node \"pic_rdm:u2\|out_a1\[2\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_rdm:u2\|out_a1\[1\] " "Warning: Node \"pic_rdm:u2\|out_a1\[1\]\" is a latch" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[0\]\[2\] " "Warning: Node \"pic_p:u3\|arr\[0\]\[2\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[0\]\[3\] " "Warning: Node \"pic_p:u3\|arr\[0\]\[3\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[0\]\[4\] " "Warning: Node \"pic_p:u3\|arr\[0\]\[4\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[0\]\[5\] " "Warning: Node \"pic_p:u3\|arr\[0\]\[5\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[1\]\[2\] " "Warning: Node \"pic_p:u3\|arr\[1\]\[2\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[1\]\[3\] " "Warning: Node \"pic_p:u3\|arr\[1\]\[3\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[1\]\[4\] " "Warning: Node \"pic_p:u3\|arr\[1\]\[4\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[1\]\[5\] " "Warning: Node \"pic_p:u3\|arr\[1\]\[5\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[2\]\[2\] " "Warning: Node \"pic_p:u3\|arr\[2\]\[2\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[2\]\[3\] " "Warning: Node \"pic_p:u3\|arr\[2\]\[3\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[2\]\[4\] " "Warning: Node \"pic_p:u3\|arr\[2\]\[4\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[2\]\[5\] " "Warning: Node \"pic_p:u3\|arr\[2\]\[5\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[3\]\[2\] " "Warning: Node \"pic_p:u3\|arr\[3\]\[2\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[3\]\[3\] " "Warning: Node \"pic_p:u3\|arr\[3\]\[3\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[3\]\[4\] " "Warning: Node \"pic_p:u3\|arr\[3\]\[4\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|arr\[3\]\[5\] " "Warning: Node \"pic_p:u3\|arr\[3\]\[5\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "pic_p:u3\|maxbushu\[0\] " "Warning: Node \"pic_p:u3\|maxbushu\[0\]\" is a latch" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk2 " "Info: Assuming node \"clk2\" is an undefined clock" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1 " "Info: Assuming node \"clk1\" is an undefined clock" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[0\] " "Info: Assuming node \"count\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[1\] " "Info: Assuming node \"count\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|a3\[2\] " "Info: Detected ripple clock \"pic_rdm:u2\|a3\[2\]\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a3\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|a3\[3\] " "Info: Detected ripple clock \"pic_rdm:u2\|a3\[3\]\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a3\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|a3\[0\] " "Info: Detected ripple clock \"pic_rdm:u2\|a3\[0\]\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a3\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|a3\[1\] " "Info: Detected ripple clock \"pic_rdm:u2\|a3\[1\]\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a3\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|a1\[2\] " "Info: Detected ripple clock \"pic_rdm:u2\|a1\[2\]\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|a1\[3\] " "Info: Detected ripple clock \"pic_rdm:u2\|a1\[3\]\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|a2\[2\] " "Info: Detected ripple clock \"pic_rdm:u2\|a2\[2\]\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|a2\[3\] " "Info: Detected ripple clock \"pic_rdm:u2\|a2\[3\]\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|a2\[1\] " "Info: Detected ripple clock \"pic_rdm:u2\|a2\[1\]\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|a2\[0\] " "Info: Detected ripple clock \"pic_rdm:u2\|a2\[0\]\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|a1\[0\] " "Info: Detected ripple clock \"pic_rdm:u2\|a1\[0\]\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|a1\[1\] " "Info: Detected ripple clock \"pic_rdm:u2\|a1\[1\]\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic_rdm:u2\|Selector8~1 " "Info: Detected gated clock \"pic_rdm:u2\|Selector8~1\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|Selector8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic_rdm:u2\|Equal3~1 " "Info: Detected gated clock \"pic_rdm:u2\|Equal3~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|Equal3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic_rdm:u2\|Equal4~1 " "Info: Detected gated clock \"pic_rdm:u2\|Equal4~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|Equal4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic_rdm:u2\|Selector2~1 " "Info: Detected gated clock \"pic_rdm:u2\|Selector2~1\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|Selector2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic_rdm:u2\|Equal4~0 " "Info: Detected gated clock \"pic_rdm:u2\|Equal4~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic_rdm:u2\|a1\[0\]~0 " "Info: Detected gated clock \"pic_rdm:u2\|a1\[0\]~0\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|a1\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic_rdm:u2\|Equal3~0 " "Info: Detected gated clock \"pic_rdm:u2\|Equal3~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic_rdm:u2\|Selector3~0 " "Info: Detected gated clock \"pic_rdm:u2\|Selector3~0\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|Selector3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|now_state.s3 " "Info: Detected ripple clock \"pic_rdm:u2\|now_state.s3\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|now_state.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic_rdm:u2\|Equal2~1 " "Info: Detected gated clock \"pic_rdm:u2\|Equal2~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic_rdm:u2\|Equal2~0 " "Info: Detected gated clock \"pic_rdm:u2\|Equal2~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pic_rdm:u2\|Selector8~0 " "Info: Detected gated clock \"pic_rdm:u2\|Selector8~0\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|Selector8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|now_state.s2 " "Info: Detected ripple clock \"pic_rdm:u2\|now_state.s2\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|now_state.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|now_state.s0 " "Info: Detected ripple clock \"pic_rdm:u2\|now_state.s0\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|now_state.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pic_rdm:u2\|now_state.s1 " "Info: Detected ripple clock \"pic_rdm:u2\|now_state.s1\" as buffer" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "pic_rdm:u2\|now_state.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk2 register pic_rdm:u2\|a3\[3\] register pic_rdm:u2\|now_state.s0 37.66 MHz 26.552 ns Internal " "Info: Clock \"clk2\" has Internal fmax of 37.66 MHz between source register \"pic_rdm:u2\|a3\[3\]\" and destination register \"pic_rdm:u2\|now_state.s0\" (period= 26.552 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.010 ns + Longest register register " "Info: + Longest register to register delay is 8.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pic_rdm:u2\|a3\[3\] 1 REG LC_X9_Y6_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N0; Fanout = 3; REG Node = 'pic_rdm:u2\|a3\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pic_rdm:u2|a3[3] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.740 ns) 1.469 ns pic_rdm:u2\|Equal3~1 2 COMB LC_X9_Y6_N3 1 " "Info: 2: + IC(0.729 ns) + CELL(0.740 ns) = 1.469 ns; Loc. = LC_X9_Y6_N3; Fanout = 1; COMB Node = 'pic_rdm:u2\|Equal3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { pic_rdm:u2|a3[3] pic_rdm:u2|Equal3~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(0.914 ns) 4.887 ns pic_rdm:u2\|p3~0 3 COMB LC_X7_Y5_N0 3 " "Info: 3: + IC(2.504 ns) + CELL(0.914 ns) = 4.887 ns; Loc. = LC_X7_Y5_N0; Fanout = 3; COMB Node = 'pic_rdm:u2\|p3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.511 ns) 6.190 ns pic_rdm:u2\|next_state.s0~1 4 COMB LC_X7_Y5_N1 1 " "Info: 4: + IC(0.792 ns) + CELL(0.511 ns) = 6.190 ns; Loc. = LC_X7_Y5_N1; Fanout = 1; COMB Node = 'pic_rdm:u2\|next_state.s0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { pic_rdm:u2|p3~0 pic_rdm:u2|next_state.s0~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.200 ns) 7.114 ns pic_rdm:u2\|next_state.s0~2 5 COMB LC_X7_Y5_N8 1 " "Info: 5: + IC(0.724 ns) + CELL(0.200 ns) = 7.114 ns; Loc. = LC_X7_Y5_N8; Fanout = 1; COMB Node = 'pic_rdm:u2\|next_state.s0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { pic_rdm:u2|next_state.s0~1 pic_rdm:u2|next_state.s0~2 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 8.010 ns pic_rdm:u2\|now_state.s0 6 REG LC_X7_Y5_N9 6 " "Info: 6: + IC(0.305 ns) + CELL(0.591 ns) = 8.010 ns; Loc. = LC_X7_Y5_N9; Fanout = 6; REG Node = 'pic_rdm:u2\|now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { pic_rdm:u2|next_state.s0~2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.956 ns ( 36.90 % ) " "Info: Total cell delay = 2.956 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.054 ns ( 63.10 % ) " "Info: Total interconnect delay = 5.054 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.010 ns" { pic_rdm:u2|a3[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|next_state.s0~1 pic_rdm:u2|next_state.s0~2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.010 ns" { pic_rdm:u2|a3[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|next_state.s0~1 {} pic_rdm:u2|next_state.s0~2 {} pic_rdm:u2|now_state.s0 {} } { 0.000ns 0.729ns 2.504ns 0.792ns 0.724ns 0.305ns } { 0.000ns 0.740ns 0.914ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.933 ns - Smallest " "Info: - Smallest clock skew is -4.933 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk2\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk2 1 CLK PIN_20 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 4; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pic_rdm:u2\|now_state.s0 2 REG LC_X7_Y5_N9 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y5_N9; Fanout = 6; REG Node = 'pic_rdm:u2\|now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 8.752 ns - Longest register " "Info: - Longest clock path from clock \"clk2\" to source register is 8.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk2 1 CLK PIN_20 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 4; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns pic_rdm:u2\|now_state.s0 2 REG LC_X7_Y5_N9 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X7_Y5_N9; Fanout = 6; REG Node = 'pic_rdm:u2\|now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.200 ns) 6.306 ns pic_rdm:u2\|Selector3~0 3 COMB LC_X9_Y5_N2 5 " "Info: 3: + IC(1.911 ns) + CELL(0.200 ns) = 6.306 ns; Loc. = LC_X9_Y5_N2; Fanout = 5; COMB Node = 'pic_rdm:u2\|Selector3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { pic_rdm:u2|now_state.s0 pic_rdm:u2|Selector3~0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.511 ns) 8.752 ns pic_rdm:u2\|a3\[3\] 4 REG LC_X9_Y6_N0 3 " "Info: 4: + IC(1.935 ns) + CELL(0.511 ns) = 8.752 ns; Loc. = LC_X9_Y6_N0; Fanout = 3; REG Node = 'pic_rdm:u2\|a3\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { pic_rdm:u2|Selector3~0 pic_rdm:u2|a3[3] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.168 ns ( 36.20 % ) " "Info: Total cell delay = 3.168 ns ( 36.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.584 ns ( 63.80 % ) " "Info: Total interconnect delay = 5.584 ns ( 63.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.752 ns" { clk2 pic_rdm:u2|now_state.s0 pic_rdm:u2|Selector3~0 pic_rdm:u2|a3[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.752 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} pic_rdm:u2|Selector3~0 {} pic_rdm:u2|a3[3] {} } { 0.000ns 0.000ns 1.738ns 1.911ns 1.935ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.752 ns" { clk2 pic_rdm:u2|now_state.s0 pic_rdm:u2|Selector3~0 pic_rdm:u2|a3[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.752 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} pic_rdm:u2|Selector3~0 {} pic_rdm:u2|a3[3] {} } { 0.000ns 0.000ns 1.738ns 1.911ns 1.935ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.010 ns" { pic_rdm:u2|a3[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|next_state.s0~1 pic_rdm:u2|next_state.s0~2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.010 ns" { pic_rdm:u2|a3[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|next_state.s0~1 {} pic_rdm:u2|next_state.s0~2 {} pic_rdm:u2|now_state.s0 {} } { 0.000ns 0.729ns 2.504ns 0.792ns 0.724ns 0.305ns } { 0.000ns 0.740ns 0.914ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.752 ns" { clk2 pic_rdm:u2|now_state.s0 pic_rdm:u2|Selector3~0 pic_rdm:u2|a3[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.752 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} pic_rdm:u2|Selector3~0 {} pic_rdm:u2|a3[3] {} } { 0.000ns 0.000ns 1.738ns 1.911ns 1.935ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk1 register register pic_st:u1\|ddout\[0\] pic_st:u1\|ddout\[0\] 304.04 MHz Internal " "Info: Clock \"clk1\" Internal fmax is restricted to 304.04 MHz between source register \"pic_st:u1\|ddout\[0\]\" and destination register \"pic_st:u1\|ddout\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.983 ns + Longest register register " "Info: + Longest register to register delay is 1.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pic_st:u1\|ddout\[0\] 1 REG LC_X10_Y5_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y5_N9; Fanout = 6; REG Node = 'pic_st:u1\|ddout\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pic_st:u1|ddout[0] } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(1.061 ns) 1.983 ns pic_st:u1\|ddout\[0\] 2 REG LC_X10_Y5_N9 6 " "Info: 2: + IC(0.922 ns) + CELL(1.061 ns) = 1.983 ns; Loc. = LC_X10_Y5_N9; Fanout = 6; REG Node = 'pic_st:u1\|ddout\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { pic_st:u1|ddout[0] pic_st:u1|ddout[0] } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 53.50 % ) " "Info: Total cell delay = 1.061 ns ( 53.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 46.50 % ) " "Info: Total interconnect delay = 0.922 ns ( 46.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { pic_st:u1|ddout[0] pic_st:u1|ddout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.983 ns" { pic_st:u1|ddout[0] {} pic_st:u1|ddout[0] {} } { 0.000ns 0.922ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pic_st:u1\|ddout\[0\] 2 REG LC_X10_Y5_N9 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y5_N9; Fanout = 6; REG Node = 'pic_st:u1\|ddout\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1 pic_st:u1|ddout[0] } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1 pic_st:u1|ddout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1 {} clk1~combout {} pic_st:u1|ddout[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk1\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pic_st:u1\|ddout\[0\] 2 REG LC_X10_Y5_N9 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y5_N9; Fanout = 6; REG Node = 'pic_st:u1\|ddout\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1 pic_st:u1|ddout[0] } "NODE_NAME" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1 pic_st:u1|ddout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1 {} clk1~combout {} pic_st:u1|ddout[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1 pic_st:u1|ddout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1 {} clk1~combout {} pic_st:u1|ddout[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1 {} clk1~combout {} pic_st:u1|ddout[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { pic_st:u1|ddout[0] pic_st:u1|ddout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.983 ns" { pic_st:u1|ddout[0] {} pic_st:u1|ddout[0] {} } { 0.000ns 0.922ns } { 0.000ns 1.061ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1 pic_st:u1|ddout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1 {} clk1~combout {} pic_st:u1|ddout[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1 {} clk1~combout {} pic_st:u1|ddout[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pic_st:u1|ddout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { pic_st:u1|ddout[0] {} } {  } {  } "" } } { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "count\[0\] register pic_rdm:u2\|out_a1\[3\] register pic_p:u3\|arr\[3\]\[5\] 80.8 MHz 12.376 ns Internal " "Info: Clock \"count\[0\]\" has Internal fmax of 80.8 MHz between source register \"pic_rdm:u2\|out_a1\[3\]\" and destination register \"pic_p:u3\|arr\[3\]\[5\]\" (period= 12.376 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.356 ns + Longest register register " "Info: + Longest register to register delay is 4.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pic_rdm:u2\|out_a1\[3\] 1 REG LC_X4_Y9_N9 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y9_N9; Fanout = 17; REG Node = 'pic_rdm:u2\|out_a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pic_rdm:u2|out_a1[3] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.532 ns) + CELL(0.914 ns) 3.446 ns pic_p:u3\|Mux0~0 2 COMB LC_X5_Y5_N2 1 " "Info: 2: + IC(2.532 ns) + CELL(0.914 ns) = 3.446 ns; Loc. = LC_X5_Y5_N2; Fanout = 1; COMB Node = 'pic_p:u3\|Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.446 ns" { pic_rdm:u2|out_a1[3] pic_p:u3|Mux0~0 } "NODE_NAME" } } { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.200 ns) 4.356 ns pic_p:u3\|arr\[3\]\[5\] 3 REG LC_X5_Y5_N0 1 " "Info: 3: + IC(0.710 ns) + CELL(0.200 ns) = 4.356 ns; Loc. = LC_X5_Y5_N0; Fanout = 1; REG Node = 'pic_p:u3\|arr\[3\]\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { pic_p:u3|Mux0~0 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.114 ns ( 25.57 % ) " "Info: Total cell delay = 1.114 ns ( 25.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.242 ns ( 74.43 % ) " "Info: Total interconnect delay = 3.242 ns ( 74.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { pic_rdm:u2|out_a1[3] pic_p:u3|Mux0~0 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.356 ns" { pic_rdm:u2|out_a1[3] {} pic_p:u3|Mux0~0 {} pic_p:u3|arr[3][5] {} } { 0.000ns 2.532ns 0.710ns } { 0.000ns 0.914ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.006 ns - Smallest " "Info: - Smallest clock skew is -6.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[0\] destination 16.096 ns + Shortest register " "Info: + Shortest clock path from clock \"count\[0\]\" to destination register is 16.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns count\[0\] 1 CLK PIN_58 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_58; Fanout = 7; CLK Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.326 ns) + CELL(0.511 ns) 3.969 ns pic_rdm:u2\|Selector2~1 2 COMB LC_X9_Y5_N7 4 " "Info: 2: + IC(2.326 ns) + CELL(0.511 ns) = 3.969 ns; Loc. = LC_X9_Y5_N7; Fanout = 4; COMB Node = 'pic_rdm:u2\|Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { count[0] pic_rdm:u2|Selector2~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.200 ns) 5.352 ns pic_rdm:u2\|a2\[1\] 3 REG LC_X10_Y5_N3 3 " "Info: 3: + IC(1.183 ns) + CELL(0.200 ns) = 5.352 ns; Loc. = LC_X10_Y5_N3; Fanout = 3; REG Node = 'pic_rdm:u2\|a2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[1] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.200 ns) 7.347 ns pic_rdm:u2\|Equal2~0 4 COMB LC_X7_Y5_N6 1 " "Info: 4: + IC(1.795 ns) + CELL(0.200 ns) = 7.347 ns; Loc. = LC_X7_Y5_N6; Fanout = 1; COMB Node = 'pic_rdm:u2\|Equal2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { pic_rdm:u2|a2[1] pic_rdm:u2|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 8.628 ns pic_rdm:u2\|Selector8~0 5 COMB LC_X7_Y5_N3 3 " "Info: 5: + IC(0.770 ns) + CELL(0.511 ns) = 8.628 ns; Loc. = LC_X7_Y5_N3; Fanout = 3; COMB Node = 'pic_rdm:u2\|Selector8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { pic_rdm:u2|Equal2~0 pic_rdm:u2|Selector8~0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.200 ns) 9.572 ns pic_rdm:u2\|Selector8~1 6 COMB LC_X7_Y5_N5 22 " "Info: 6: + IC(0.744 ns) + CELL(0.200 ns) = 9.572 ns; Loc. = LC_X7_Y5_N5; Fanout = 22; COMB Node = 'pic_rdm:u2\|Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { pic_rdm:u2|Selector8~0 pic_rdm:u2|Selector8~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.784 ns) + CELL(0.740 ns) 16.096 ns pic_p:u3\|arr\[3\]\[5\] 7 REG LC_X5_Y5_N0 1 " "Info: 7: + IC(5.784 ns) + CELL(0.740 ns) = 16.096 ns; Loc. = LC_X5_Y5_N0; Fanout = 1; REG Node = 'pic_p:u3\|arr\[3\]\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.524 ns" { pic_rdm:u2|Selector8~1 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.494 ns ( 21.71 % ) " "Info: Total cell delay = 3.494 ns ( 21.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.602 ns ( 78.29 % ) " "Info: Total interconnect delay = 12.602 ns ( 78.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.096 ns" { count[0] pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[1] pic_rdm:u2|Equal2~0 pic_rdm:u2|Selector8~0 pic_rdm:u2|Selector8~1 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.096 ns" { count[0] {} count[0]~combout {} pic_rdm:u2|Selector2~1 {} pic_rdm:u2|a2[1] {} pic_rdm:u2|Equal2~0 {} pic_rdm:u2|Selector8~0 {} pic_rdm:u2|Selector8~1 {} pic_p:u3|arr[3][5] {} } { 0.000ns 0.000ns 2.326ns 1.183ns 1.795ns 0.770ns 0.744ns 5.784ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.200ns 0.511ns 0.200ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[0\] source 22.102 ns - Longest register " "Info: - Longest clock path from clock \"count\[0\]\" to source register is 22.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns count\[0\] 1 CLK PIN_58 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_58; Fanout = 7; CLK Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(0.511 ns) 3.965 ns pic_rdm:u2\|a1\[0\]~0 2 COMB LC_X9_Y5_N9 4 " "Info: 2: + IC(2.322 ns) + CELL(0.511 ns) = 3.965 ns; Loc. = LC_X9_Y5_N9; Fanout = 4; COMB Node = 'pic_rdm:u2\|a1\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { count[0] pic_rdm:u2|a1[0]~0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.170 ns) + CELL(0.511 ns) 9.646 ns pic_rdm:u2\|a1\[3\] 3 REG LC_X9_Y6_N4 3 " "Info: 3: + IC(5.170 ns) + CELL(0.511 ns) = 9.646 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; REG Node = 'pic_rdm:u2\|a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.914 ns) 11.279 ns pic_rdm:u2\|Equal3~1 4 COMB LC_X9_Y6_N3 1 " "Info: 4: + IC(0.719 ns) + CELL(0.914 ns) = 11.279 ns; Loc. = LC_X9_Y6_N3; Fanout = 1; COMB Node = 'pic_rdm:u2\|Equal3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(0.914 ns) 14.697 ns pic_rdm:u2\|p3~0 5 COMB LC_X7_Y5_N0 3 " "Info: 5: + IC(2.504 ns) + CELL(0.914 ns) = 14.697 ns; Loc. = LC_X7_Y5_N0; Fanout = 3; COMB Node = 'pic_rdm:u2\|p3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.511 ns) 16.012 ns pic_rdm:u2\|Selector8~1 6 COMB LC_X7_Y5_N5 22 " "Info: 6: + IC(0.804 ns) + CELL(0.511 ns) = 16.012 ns; Loc. = LC_X7_Y5_N5; Fanout = 22; COMB Node = 'pic_rdm:u2\|Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.890 ns) + CELL(0.200 ns) 22.102 ns pic_rdm:u2\|out_a1\[3\] 7 REG LC_X4_Y9_N9 17 " "Info: 7: + IC(5.890 ns) + CELL(0.200 ns) = 22.102 ns; Loc. = LC_X4_Y9_N9; Fanout = 17; REG Node = 'pic_rdm:u2\|out_a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.090 ns" { pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[3] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.693 ns ( 21.23 % ) " "Info: Total cell delay = 4.693 ns ( 21.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.409 ns ( 78.77 % ) " "Info: Total interconnect delay = 17.409 ns ( 78.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.102 ns" { count[0] pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.102 ns" { count[0] {} count[0]~combout {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[3] {} } { 0.000ns 0.000ns 2.322ns 5.170ns 0.719ns 2.504ns 0.804ns 5.890ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.096 ns" { count[0] pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[1] pic_rdm:u2|Equal2~0 pic_rdm:u2|Selector8~0 pic_rdm:u2|Selector8~1 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.096 ns" { count[0] {} count[0]~combout {} pic_rdm:u2|Selector2~1 {} pic_rdm:u2|a2[1] {} pic_rdm:u2|Equal2~0 {} pic_rdm:u2|Selector8~0 {} pic_rdm:u2|Selector8~1 {} pic_p:u3|arr[3][5] {} } { 0.000ns 0.000ns 2.326ns 1.183ns 1.795ns 0.770ns 0.744ns 5.784ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.200ns 0.511ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.102 ns" { count[0] pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.102 ns" { count[0] {} count[0]~combout {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[3] {} } { 0.000ns 0.000ns 2.322ns 5.170ns 0.719ns 2.504ns 0.804ns 5.890ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.014 ns + " "Info: + Micro setup delay of destination is 2.014 ns" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { pic_rdm:u2|out_a1[3] pic_p:u3|Mux0~0 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.356 ns" { pic_rdm:u2|out_a1[3] {} pic_p:u3|Mux0~0 {} pic_p:u3|arr[3][5] {} } { 0.000ns 2.532ns 0.710ns } { 0.000ns 0.914ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.096 ns" { count[0] pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[1] pic_rdm:u2|Equal2~0 pic_rdm:u2|Selector8~0 pic_rdm:u2|Selector8~1 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.096 ns" { count[0] {} count[0]~combout {} pic_rdm:u2|Selector2~1 {} pic_rdm:u2|a2[1] {} pic_rdm:u2|Equal2~0 {} pic_rdm:u2|Selector8~0 {} pic_rdm:u2|Selector8~1 {} pic_p:u3|arr[3][5] {} } { 0.000ns 0.000ns 2.326ns 1.183ns 1.795ns 0.770ns 0.744ns 5.784ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.200ns 0.511ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.102 ns" { count[0] pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.102 ns" { count[0] {} count[0]~combout {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[3] {} } { 0.000ns 0.000ns 2.322ns 5.170ns 0.719ns 2.504ns 0.804ns 5.890ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "count\[1\] register pic_rdm:u2\|out_a1\[3\] register pic_p:u3\|arr\[3\]\[5\] 77.41 MHz 12.918 ns Internal " "Info: Clock \"count\[1\]\" has Internal fmax of 77.41 MHz between source register \"pic_rdm:u2\|out_a1\[3\]\" and destination register \"pic_p:u3\|arr\[3\]\[5\]\" (period= 12.918 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.356 ns + Longest register register " "Info: + Longest register to register delay is 4.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pic_rdm:u2\|out_a1\[3\] 1 REG LC_X4_Y9_N9 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y9_N9; Fanout = 17; REG Node = 'pic_rdm:u2\|out_a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pic_rdm:u2|out_a1[3] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.532 ns) + CELL(0.914 ns) 3.446 ns pic_p:u3\|Mux0~0 2 COMB LC_X5_Y5_N2 1 " "Info: 2: + IC(2.532 ns) + CELL(0.914 ns) = 3.446 ns; Loc. = LC_X5_Y5_N2; Fanout = 1; COMB Node = 'pic_p:u3\|Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.446 ns" { pic_rdm:u2|out_a1[3] pic_p:u3|Mux0~0 } "NODE_NAME" } } { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.200 ns) 4.356 ns pic_p:u3\|arr\[3\]\[5\] 3 REG LC_X5_Y5_N0 1 " "Info: 3: + IC(0.710 ns) + CELL(0.200 ns) = 4.356 ns; Loc. = LC_X5_Y5_N0; Fanout = 1; REG Node = 'pic_p:u3\|arr\[3\]\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { pic_p:u3|Mux0~0 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.114 ns ( 25.57 % ) " "Info: Total cell delay = 1.114 ns ( 25.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.242 ns ( 74.43 % ) " "Info: Total interconnect delay = 3.242 ns ( 74.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { pic_rdm:u2|out_a1[3] pic_p:u3|Mux0~0 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.356 ns" { pic_rdm:u2|out_a1[3] {} pic_p:u3|Mux0~0 {} pic_p:u3|arr[3][5] {} } { 0.000ns 2.532ns 0.710ns } { 0.000ns 0.914ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.548 ns - Smallest " "Info: - Smallest clock skew is -6.548 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[1\] destination 16.861 ns + Shortest register " "Info: + Shortest clock path from clock \"count\[1\]\" to destination register is 16.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns count\[1\] 1 CLK PIN_37 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_37; Fanout = 6; CLK Node = 'count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.402 ns) + CELL(0.200 ns) 4.734 ns pic_rdm:u2\|Selector2~1 2 COMB LC_X9_Y5_N7 4 " "Info: 2: + IC(3.402 ns) + CELL(0.200 ns) = 4.734 ns; Loc. = LC_X9_Y5_N7; Fanout = 4; COMB Node = 'pic_rdm:u2\|Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.602 ns" { count[1] pic_rdm:u2|Selector2~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.200 ns) 6.117 ns pic_rdm:u2\|a2\[1\] 3 REG LC_X10_Y5_N3 3 " "Info: 3: + IC(1.183 ns) + CELL(0.200 ns) = 6.117 ns; Loc. = LC_X10_Y5_N3; Fanout = 3; REG Node = 'pic_rdm:u2\|a2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[1] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.200 ns) 8.112 ns pic_rdm:u2\|Equal2~0 4 COMB LC_X7_Y5_N6 1 " "Info: 4: + IC(1.795 ns) + CELL(0.200 ns) = 8.112 ns; Loc. = LC_X7_Y5_N6; Fanout = 1; COMB Node = 'pic_rdm:u2\|Equal2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { pic_rdm:u2|a2[1] pic_rdm:u2|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 9.393 ns pic_rdm:u2\|Selector8~0 5 COMB LC_X7_Y5_N3 3 " "Info: 5: + IC(0.770 ns) + CELL(0.511 ns) = 9.393 ns; Loc. = LC_X7_Y5_N3; Fanout = 3; COMB Node = 'pic_rdm:u2\|Selector8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { pic_rdm:u2|Equal2~0 pic_rdm:u2|Selector8~0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.200 ns) 10.337 ns pic_rdm:u2\|Selector8~1 6 COMB LC_X7_Y5_N5 22 " "Info: 6: + IC(0.744 ns) + CELL(0.200 ns) = 10.337 ns; Loc. = LC_X7_Y5_N5; Fanout = 22; COMB Node = 'pic_rdm:u2\|Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { pic_rdm:u2|Selector8~0 pic_rdm:u2|Selector8~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.784 ns) + CELL(0.740 ns) 16.861 ns pic_p:u3\|arr\[3\]\[5\] 7 REG LC_X5_Y5_N0 1 " "Info: 7: + IC(5.784 ns) + CELL(0.740 ns) = 16.861 ns; Loc. = LC_X5_Y5_N0; Fanout = 1; REG Node = 'pic_p:u3\|arr\[3\]\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.524 ns" { pic_rdm:u2|Selector8~1 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.183 ns ( 18.88 % ) " "Info: Total cell delay = 3.183 ns ( 18.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.678 ns ( 81.12 % ) " "Info: Total interconnect delay = 13.678 ns ( 81.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.861 ns" { count[1] pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[1] pic_rdm:u2|Equal2~0 pic_rdm:u2|Selector8~0 pic_rdm:u2|Selector8~1 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.861 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|Selector2~1 {} pic_rdm:u2|a2[1] {} pic_rdm:u2|Equal2~0 {} pic_rdm:u2|Selector8~0 {} pic_rdm:u2|Selector8~1 {} pic_p:u3|arr[3][5] {} } { 0.000ns 0.000ns 3.402ns 1.183ns 1.795ns 0.770ns 0.744ns 5.784ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.200ns 0.511ns 0.200ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[1\] source 23.409 ns - Longest register " "Info: - Longest clock path from clock \"count\[1\]\" to source register is 23.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns count\[1\] 1 CLK PIN_37 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_37; Fanout = 6; CLK Node = 'count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(0.740 ns) 5.272 ns pic_rdm:u2\|a1\[0\]~0 2 COMB LC_X9_Y5_N9 4 " "Info: 2: + IC(3.400 ns) + CELL(0.740 ns) = 5.272 ns; Loc. = LC_X9_Y5_N9; Fanout = 4; COMB Node = 'pic_rdm:u2\|a1\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.140 ns" { count[1] pic_rdm:u2|a1[0]~0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.170 ns) + CELL(0.511 ns) 10.953 ns pic_rdm:u2\|a1\[3\] 3 REG LC_X9_Y6_N4 3 " "Info: 3: + IC(5.170 ns) + CELL(0.511 ns) = 10.953 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; REG Node = 'pic_rdm:u2\|a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.914 ns) 12.586 ns pic_rdm:u2\|Equal3~1 4 COMB LC_X9_Y6_N3 1 " "Info: 4: + IC(0.719 ns) + CELL(0.914 ns) = 12.586 ns; Loc. = LC_X9_Y6_N3; Fanout = 1; COMB Node = 'pic_rdm:u2\|Equal3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(0.914 ns) 16.004 ns pic_rdm:u2\|p3~0 5 COMB LC_X7_Y5_N0 3 " "Info: 5: + IC(2.504 ns) + CELL(0.914 ns) = 16.004 ns; Loc. = LC_X7_Y5_N0; Fanout = 3; COMB Node = 'pic_rdm:u2\|p3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.511 ns) 17.319 ns pic_rdm:u2\|Selector8~1 6 COMB LC_X7_Y5_N5 22 " "Info: 6: + IC(0.804 ns) + CELL(0.511 ns) = 17.319 ns; Loc. = LC_X7_Y5_N5; Fanout = 22; COMB Node = 'pic_rdm:u2\|Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.890 ns) + CELL(0.200 ns) 23.409 ns pic_rdm:u2\|out_a1\[3\] 7 REG LC_X4_Y9_N9 17 " "Info: 7: + IC(5.890 ns) + CELL(0.200 ns) = 23.409 ns; Loc. = LC_X4_Y9_N9; Fanout = 17; REG Node = 'pic_rdm:u2\|out_a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.090 ns" { pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[3] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.922 ns ( 21.03 % ) " "Info: Total cell delay = 4.922 ns ( 21.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.487 ns ( 78.97 % ) " "Info: Total interconnect delay = 18.487 ns ( 78.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.409 ns" { count[1] pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.409 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[3] {} } { 0.000ns 0.000ns 3.400ns 5.170ns 0.719ns 2.504ns 0.804ns 5.890ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.861 ns" { count[1] pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[1] pic_rdm:u2|Equal2~0 pic_rdm:u2|Selector8~0 pic_rdm:u2|Selector8~1 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.861 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|Selector2~1 {} pic_rdm:u2|a2[1] {} pic_rdm:u2|Equal2~0 {} pic_rdm:u2|Selector8~0 {} pic_rdm:u2|Selector8~1 {} pic_p:u3|arr[3][5] {} } { 0.000ns 0.000ns 3.402ns 1.183ns 1.795ns 0.770ns 0.744ns 5.784ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.200ns 0.511ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.409 ns" { count[1] pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.409 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[3] {} } { 0.000ns 0.000ns 3.400ns 5.170ns 0.719ns 2.504ns 0.804ns 5.890ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.014 ns + " "Info: + Micro setup delay of destination is 2.014 ns" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { pic_rdm:u2|out_a1[3] pic_p:u3|Mux0~0 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.356 ns" { pic_rdm:u2|out_a1[3] {} pic_p:u3|Mux0~0 {} pic_p:u3|arr[3][5] {} } { 0.000ns 2.532ns 0.710ns } { 0.000ns 0.914ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.861 ns" { count[1] pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[1] pic_rdm:u2|Equal2~0 pic_rdm:u2|Selector8~0 pic_rdm:u2|Selector8~1 pic_p:u3|arr[3][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.861 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|Selector2~1 {} pic_rdm:u2|a2[1] {} pic_rdm:u2|Equal2~0 {} pic_rdm:u2|Selector8~0 {} pic_rdm:u2|Selector8~1 {} pic_p:u3|arr[3][5] {} } { 0.000ns 0.000ns 3.402ns 1.183ns 1.795ns 0.770ns 0.744ns 5.784ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.200ns 0.511ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.409 ns" { count[1] pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.409 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[3] {} } { 0.000ns 0.000ns 3.400ns 5.170ns 0.719ns 2.504ns 0.804ns 5.890ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk2 88 " "Warning: Circuit may not operate. Detected 88 non-operational path(s) clocked by clock \"clk2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pic_rdm:u2\|now_state.s3 pic_rdm:u2\|out_a1\[0\] clk2 14.426 ns " "Info: Found hold time violation between source  pin or register \"pic_rdm:u2\|now_state.s3\" and destination pin or register \"pic_rdm:u2\|out_a1\[0\]\" for clock \"clk2\" (Hold time is 14.426 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "20.624 ns + Largest " "Info: + Largest clock skew is 20.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 24.443 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to destination register is 24.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk2 1 CLK PIN_20 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 4; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns pic_rdm:u2\|now_state.s0 2 REG LC_X7_Y5_N9 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X7_Y5_N9; Fanout = 6; REG Node = 'pic_rdm:u2\|now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.200 ns) 6.302 ns pic_rdm:u2\|a1\[0\]~0 3 COMB LC_X9_Y5_N9 4 " "Info: 3: + IC(1.907 ns) + CELL(0.200 ns) = 6.302 ns; Loc. = LC_X9_Y5_N9; Fanout = 4; COMB Node = 'pic_rdm:u2\|a1\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { pic_rdm:u2|now_state.s0 pic_rdm:u2|a1[0]~0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.170 ns) + CELL(0.511 ns) 11.983 ns pic_rdm:u2\|a1\[3\] 4 REG LC_X9_Y6_N4 3 " "Info: 4: + IC(5.170 ns) + CELL(0.511 ns) = 11.983 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; REG Node = 'pic_rdm:u2\|a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.914 ns) 13.616 ns pic_rdm:u2\|Equal3~1 5 COMB LC_X9_Y6_N3 1 " "Info: 5: + IC(0.719 ns) + CELL(0.914 ns) = 13.616 ns; Loc. = LC_X9_Y6_N3; Fanout = 1; COMB Node = 'pic_rdm:u2\|Equal3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(0.914 ns) 17.034 ns pic_rdm:u2\|p3~0 6 COMB LC_X7_Y5_N0 3 " "Info: 6: + IC(2.504 ns) + CELL(0.914 ns) = 17.034 ns; Loc. = LC_X7_Y5_N0; Fanout = 3; COMB Node = 'pic_rdm:u2\|p3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.511 ns) 18.349 ns pic_rdm:u2\|Selector8~1 7 COMB LC_X7_Y5_N5 22 " "Info: 7: + IC(0.804 ns) + CELL(0.511 ns) = 18.349 ns; Loc. = LC_X7_Y5_N5; Fanout = 22; COMB Node = 'pic_rdm:u2\|Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.894 ns) + CELL(0.200 ns) 24.443 ns pic_rdm:u2\|out_a1\[0\] 8 REG LC_X4_Y9_N5 17 " "Info: 8: + IC(5.894 ns) + CELL(0.200 ns) = 24.443 ns; Loc. = LC_X4_Y9_N5; Fanout = 17; REG Node = 'pic_rdm:u2\|out_a1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.707 ns ( 23.35 % ) " "Info: Total cell delay = 5.707 ns ( 23.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.736 ns ( 76.65 % ) " "Info: Total interconnect delay = 18.736 ns ( 76.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "24.443 ns" { clk2 pic_rdm:u2|now_state.s0 pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "24.443 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 0.000ns 1.738ns 1.907ns 5.170ns 0.719ns 2.504ns 0.804ns 5.894ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk2\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk2 1 CLK PIN_20 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 4; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pic_rdm:u2\|now_state.s3 2 REG LC_X9_Y5_N3 8 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y5_N3; Fanout = 8; REG Node = 'pic_rdm:u2\|now_state.s3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk2 pic_rdm:u2|now_state.s3 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 pic_rdm:u2|now_state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s3 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "24.443 ns" { clk2 pic_rdm:u2|now_state.s0 pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "24.443 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 0.000ns 1.738ns 1.907ns 5.170ns 0.719ns 2.504ns 0.804ns 5.894ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 pic_rdm:u2|now_state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s3 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.822 ns - Shortest register register " "Info: - Shortest register to register delay is 5.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pic_rdm:u2\|now_state.s3 1 REG LC_X9_Y5_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y5_N3; Fanout = 8; REG Node = 'pic_rdm:u2\|now_state.s3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pic_rdm:u2|now_state.s3 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.740 ns) 2.009 ns pic_rdm:u2\|Selector7~1 2 COMB LC_X10_Y5_N4 1 " "Info: 2: + IC(1.269 ns) + CELL(0.740 ns) = 2.009 ns; Loc. = LC_X10_Y5_N4; Fanout = 1; COMB Node = 'pic_rdm:u2\|Selector7~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { pic_rdm:u2|now_state.s3 pic_rdm:u2|Selector7~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.073 ns) + CELL(0.740 ns) 5.822 ns pic_rdm:u2\|out_a1\[0\] 3 REG LC_X4_Y9_N5 17 " "Info: 3: + IC(3.073 ns) + CELL(0.740 ns) = 5.822 ns; Loc. = LC_X4_Y9_N5; Fanout = 17; REG Node = 'pic_rdm:u2\|out_a1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.813 ns" { pic_rdm:u2|Selector7~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 25.42 % ) " "Info: Total cell delay = 1.480 ns ( 25.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.342 ns ( 74.58 % ) " "Info: Total interconnect delay = 4.342 ns ( 74.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { pic_rdm:u2|now_state.s3 pic_rdm:u2|Selector7~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.822 ns" { pic_rdm:u2|now_state.s3 {} pic_rdm:u2|Selector7~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 1.269ns 3.073ns } { 0.000ns 0.740ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "24.443 ns" { clk2 pic_rdm:u2|now_state.s0 pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "24.443 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 0.000ns 1.738ns 1.907ns 5.170ns 0.719ns 2.504ns 0.804ns 5.894ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 pic_rdm:u2|now_state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s3 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { pic_rdm:u2|now_state.s3 pic_rdm:u2|Selector7~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.822 ns" { pic_rdm:u2|now_state.s3 {} pic_rdm:u2|Selector7~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 1.269ns 3.073ns } { 0.000ns 0.740ns 0.740ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "count\[0\] 80 " "Warning: Circuit may not operate. Detected 80 non-operational path(s) clocked by clock \"count\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pic_rdm:u2\|a2\[0\] pic_rdm:u2\|out_a1\[0\] count\[0\] 9.515 ns " "Info: Found hold time violation between source  pin or register \"pic_rdm:u2\|a2\[0\]\" and destination pin or register \"pic_rdm:u2\|out_a1\[0\]\" for clock \"count\[0\]\" (Hold time is 9.515 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.759 ns + Largest " "Info: + Largest clock skew is 16.759 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[0\] destination 22.106 ns + Longest register " "Info: + Longest clock path from clock \"count\[0\]\" to destination register is 22.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns count\[0\] 1 CLK PIN_58 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_58; Fanout = 7; CLK Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(0.511 ns) 3.965 ns pic_rdm:u2\|a1\[0\]~0 2 COMB LC_X9_Y5_N9 4 " "Info: 2: + IC(2.322 ns) + CELL(0.511 ns) = 3.965 ns; Loc. = LC_X9_Y5_N9; Fanout = 4; COMB Node = 'pic_rdm:u2\|a1\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { count[0] pic_rdm:u2|a1[0]~0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.170 ns) + CELL(0.511 ns) 9.646 ns pic_rdm:u2\|a1\[3\] 3 REG LC_X9_Y6_N4 3 " "Info: 3: + IC(5.170 ns) + CELL(0.511 ns) = 9.646 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; REG Node = 'pic_rdm:u2\|a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.914 ns) 11.279 ns pic_rdm:u2\|Equal3~1 4 COMB LC_X9_Y6_N3 1 " "Info: 4: + IC(0.719 ns) + CELL(0.914 ns) = 11.279 ns; Loc. = LC_X9_Y6_N3; Fanout = 1; COMB Node = 'pic_rdm:u2\|Equal3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(0.914 ns) 14.697 ns pic_rdm:u2\|p3~0 5 COMB LC_X7_Y5_N0 3 " "Info: 5: + IC(2.504 ns) + CELL(0.914 ns) = 14.697 ns; Loc. = LC_X7_Y5_N0; Fanout = 3; COMB Node = 'pic_rdm:u2\|p3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.511 ns) 16.012 ns pic_rdm:u2\|Selector8~1 6 COMB LC_X7_Y5_N5 22 " "Info: 6: + IC(0.804 ns) + CELL(0.511 ns) = 16.012 ns; Loc. = LC_X7_Y5_N5; Fanout = 22; COMB Node = 'pic_rdm:u2\|Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.894 ns) + CELL(0.200 ns) 22.106 ns pic_rdm:u2\|out_a1\[0\] 7 REG LC_X4_Y9_N5 17 " "Info: 7: + IC(5.894 ns) + CELL(0.200 ns) = 22.106 ns; Loc. = LC_X4_Y9_N5; Fanout = 17; REG Node = 'pic_rdm:u2\|out_a1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.693 ns ( 21.23 % ) " "Info: Total cell delay = 4.693 ns ( 21.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.413 ns ( 78.77 % ) " "Info: Total interconnect delay = 17.413 ns ( 78.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.106 ns" { count[0] pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.106 ns" { count[0] {} count[0]~combout {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 0.000ns 2.322ns 5.170ns 0.719ns 2.504ns 0.804ns 5.894ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[0\] source 5.347 ns - Shortest register " "Info: - Shortest clock path from clock \"count\[0\]\" to source register is 5.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns count\[0\] 1 CLK PIN_58 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_58; Fanout = 7; CLK Node = 'count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.326 ns) + CELL(0.511 ns) 3.969 ns pic_rdm:u2\|Selector2~1 2 COMB LC_X9_Y5_N7 4 " "Info: 2: + IC(2.326 ns) + CELL(0.511 ns) = 3.969 ns; Loc. = LC_X9_Y5_N7; Fanout = 4; COMB Node = 'pic_rdm:u2\|Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { count[0] pic_rdm:u2|Selector2~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.200 ns) 5.347 ns pic_rdm:u2\|a2\[0\] 3 REG LC_X10_Y5_N8 3 " "Info: 3: + IC(1.178 ns) + CELL(0.200 ns) = 5.347 ns; Loc. = LC_X10_Y5_N8; Fanout = 3; REG Node = 'pic_rdm:u2\|a2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[0] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.843 ns ( 34.47 % ) " "Info: Total cell delay = 1.843 ns ( 34.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.504 ns ( 65.53 % ) " "Info: Total interconnect delay = 3.504 ns ( 65.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { count[0] pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.347 ns" { count[0] {} count[0]~combout {} pic_rdm:u2|Selector2~1 {} pic_rdm:u2|a2[0] {} } { 0.000ns 0.000ns 2.326ns 1.178ns } { 0.000ns 1.132ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.106 ns" { count[0] pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.106 ns" { count[0] {} count[0]~combout {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 0.000ns 2.322ns 5.170ns 0.719ns 2.504ns 0.804ns 5.894ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { count[0] pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.347 ns" { count[0] {} count[0]~combout {} pic_rdm:u2|Selector2~1 {} pic_rdm:u2|a2[0] {} } { 0.000ns 0.000ns 2.326ns 1.178ns } { 0.000ns 1.132ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.244 ns - Shortest register register " "Info: - Shortest register to register delay is 7.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pic_rdm:u2\|a2\[0\] 1 REG LC_X10_Y5_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y5_N8; Fanout = 3; REG Node = 'pic_rdm:u2\|a2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pic_rdm:u2|a2[0] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.200 ns) 2.057 ns pic_rdm:u2\|Selector7~0 2 COMB LC_X10_Y5_N0 1 " "Info: 2: + IC(1.857 ns) + CELL(0.200 ns) = 2.057 ns; Loc. = LC_X10_Y5_N0; Fanout = 1; COMB Node = 'pic_rdm:u2\|Selector7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { pic_rdm:u2|a2[0] pic_rdm:u2|Selector7~0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.200 ns) 3.431 ns pic_rdm:u2\|Selector7~1 3 COMB LC_X10_Y5_N4 1 " "Info: 3: + IC(1.174 ns) + CELL(0.200 ns) = 3.431 ns; Loc. = LC_X10_Y5_N4; Fanout = 1; COMB Node = 'pic_rdm:u2\|Selector7~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { pic_rdm:u2|Selector7~0 pic_rdm:u2|Selector7~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.073 ns) + CELL(0.740 ns) 7.244 ns pic_rdm:u2\|out_a1\[0\] 4 REG LC_X4_Y9_N5 17 " "Info: 4: + IC(3.073 ns) + CELL(0.740 ns) = 7.244 ns; Loc. = LC_X4_Y9_N5; Fanout = 17; REG Node = 'pic_rdm:u2\|out_a1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.813 ns" { pic_rdm:u2|Selector7~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.140 ns ( 15.74 % ) " "Info: Total cell delay = 1.140 ns ( 15.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.104 ns ( 84.26 % ) " "Info: Total interconnect delay = 6.104 ns ( 84.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.244 ns" { pic_rdm:u2|a2[0] pic_rdm:u2|Selector7~0 pic_rdm:u2|Selector7~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.244 ns" { pic_rdm:u2|a2[0] {} pic_rdm:u2|Selector7~0 {} pic_rdm:u2|Selector7~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 1.857ns 1.174ns 3.073ns } { 0.000ns 0.200ns 0.200ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.106 ns" { count[0] pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.106 ns" { count[0] {} count[0]~combout {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 0.000ns 2.322ns 5.170ns 0.719ns 2.504ns 0.804ns 5.894ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { count[0] pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.347 ns" { count[0] {} count[0]~combout {} pic_rdm:u2|Selector2~1 {} pic_rdm:u2|a2[0] {} } { 0.000ns 0.000ns 2.326ns 1.178ns } { 0.000ns 1.132ns 0.511ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.244 ns" { pic_rdm:u2|a2[0] pic_rdm:u2|Selector7~0 pic_rdm:u2|Selector7~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.244 ns" { pic_rdm:u2|a2[0] {} pic_rdm:u2|Selector7~0 {} pic_rdm:u2|Selector7~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 1.857ns 1.174ns 3.073ns } { 0.000ns 0.200ns 0.200ns 0.740ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "count\[1\] 80 " "Warning: Circuit may not operate. Detected 80 non-operational path(s) clocked by clock \"count\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pic_rdm:u2\|a2\[0\] pic_rdm:u2\|out_a1\[0\] count\[1\] 10.057 ns " "Info: Found hold time violation between source  pin or register \"pic_rdm:u2\|a2\[0\]\" and destination pin or register \"pic_rdm:u2\|out_a1\[0\]\" for clock \"count\[1\]\" (Hold time is 10.057 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.301 ns + Largest " "Info: + Largest clock skew is 17.301 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[1\] destination 23.413 ns + Longest register " "Info: + Longest clock path from clock \"count\[1\]\" to destination register is 23.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns count\[1\] 1 CLK PIN_37 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_37; Fanout = 6; CLK Node = 'count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(0.740 ns) 5.272 ns pic_rdm:u2\|a1\[0\]~0 2 COMB LC_X9_Y5_N9 4 " "Info: 2: + IC(3.400 ns) + CELL(0.740 ns) = 5.272 ns; Loc. = LC_X9_Y5_N9; Fanout = 4; COMB Node = 'pic_rdm:u2\|a1\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.140 ns" { count[1] pic_rdm:u2|a1[0]~0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.170 ns) + CELL(0.511 ns) 10.953 ns pic_rdm:u2\|a1\[3\] 3 REG LC_X9_Y6_N4 3 " "Info: 3: + IC(5.170 ns) + CELL(0.511 ns) = 10.953 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; REG Node = 'pic_rdm:u2\|a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.914 ns) 12.586 ns pic_rdm:u2\|Equal3~1 4 COMB LC_X9_Y6_N3 1 " "Info: 4: + IC(0.719 ns) + CELL(0.914 ns) = 12.586 ns; Loc. = LC_X9_Y6_N3; Fanout = 1; COMB Node = 'pic_rdm:u2\|Equal3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(0.914 ns) 16.004 ns pic_rdm:u2\|p3~0 5 COMB LC_X7_Y5_N0 3 " "Info: 5: + IC(2.504 ns) + CELL(0.914 ns) = 16.004 ns; Loc. = LC_X7_Y5_N0; Fanout = 3; COMB Node = 'pic_rdm:u2\|p3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.511 ns) 17.319 ns pic_rdm:u2\|Selector8~1 6 COMB LC_X7_Y5_N5 22 " "Info: 6: + IC(0.804 ns) + CELL(0.511 ns) = 17.319 ns; Loc. = LC_X7_Y5_N5; Fanout = 22; COMB Node = 'pic_rdm:u2\|Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.894 ns) + CELL(0.200 ns) 23.413 ns pic_rdm:u2\|out_a1\[0\] 7 REG LC_X4_Y9_N5 17 " "Info: 7: + IC(5.894 ns) + CELL(0.200 ns) = 23.413 ns; Loc. = LC_X4_Y9_N5; Fanout = 17; REG Node = 'pic_rdm:u2\|out_a1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.922 ns ( 21.02 % ) " "Info: Total cell delay = 4.922 ns ( 21.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.491 ns ( 78.98 % ) " "Info: Total interconnect delay = 18.491 ns ( 78.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.413 ns" { count[1] pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.413 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 0.000ns 3.400ns 5.170ns 0.719ns 2.504ns 0.804ns 5.894ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[1\] source 6.112 ns - Shortest register " "Info: - Shortest clock path from clock \"count\[1\]\" to source register is 6.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns count\[1\] 1 CLK PIN_37 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_37; Fanout = 6; CLK Node = 'count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.402 ns) + CELL(0.200 ns) 4.734 ns pic_rdm:u2\|Selector2~1 2 COMB LC_X9_Y5_N7 4 " "Info: 2: + IC(3.402 ns) + CELL(0.200 ns) = 4.734 ns; Loc. = LC_X9_Y5_N7; Fanout = 4; COMB Node = 'pic_rdm:u2\|Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.602 ns" { count[1] pic_rdm:u2|Selector2~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.200 ns) 6.112 ns pic_rdm:u2\|a2\[0\] 3 REG LC_X10_Y5_N8 3 " "Info: 3: + IC(1.178 ns) + CELL(0.200 ns) = 6.112 ns; Loc. = LC_X10_Y5_N8; Fanout = 3; REG Node = 'pic_rdm:u2\|a2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[0] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.532 ns ( 25.07 % ) " "Info: Total cell delay = 1.532 ns ( 25.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.580 ns ( 74.93 % ) " "Info: Total interconnect delay = 4.580 ns ( 74.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.112 ns" { count[1] pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.112 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|Selector2~1 {} pic_rdm:u2|a2[0] {} } { 0.000ns 0.000ns 3.402ns 1.178ns } { 0.000ns 1.132ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.413 ns" { count[1] pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.413 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 0.000ns 3.400ns 5.170ns 0.719ns 2.504ns 0.804ns 5.894ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.112 ns" { count[1] pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.112 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|Selector2~1 {} pic_rdm:u2|a2[0] {} } { 0.000ns 0.000ns 3.402ns 1.178ns } { 0.000ns 1.132ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.244 ns - Shortest register register " "Info: - Shortest register to register delay is 7.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pic_rdm:u2\|a2\[0\] 1 REG LC_X10_Y5_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y5_N8; Fanout = 3; REG Node = 'pic_rdm:u2\|a2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pic_rdm:u2|a2[0] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.200 ns) 2.057 ns pic_rdm:u2\|Selector7~0 2 COMB LC_X10_Y5_N0 1 " "Info: 2: + IC(1.857 ns) + CELL(0.200 ns) = 2.057 ns; Loc. = LC_X10_Y5_N0; Fanout = 1; COMB Node = 'pic_rdm:u2\|Selector7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { pic_rdm:u2|a2[0] pic_rdm:u2|Selector7~0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.200 ns) 3.431 ns pic_rdm:u2\|Selector7~1 3 COMB LC_X10_Y5_N4 1 " "Info: 3: + IC(1.174 ns) + CELL(0.200 ns) = 3.431 ns; Loc. = LC_X10_Y5_N4; Fanout = 1; COMB Node = 'pic_rdm:u2\|Selector7~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { pic_rdm:u2|Selector7~0 pic_rdm:u2|Selector7~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.073 ns) + CELL(0.740 ns) 7.244 ns pic_rdm:u2\|out_a1\[0\] 4 REG LC_X4_Y9_N5 17 " "Info: 4: + IC(3.073 ns) + CELL(0.740 ns) = 7.244 ns; Loc. = LC_X4_Y9_N5; Fanout = 17; REG Node = 'pic_rdm:u2\|out_a1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.813 ns" { pic_rdm:u2|Selector7~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.140 ns ( 15.74 % ) " "Info: Total cell delay = 1.140 ns ( 15.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.104 ns ( 84.26 % ) " "Info: Total interconnect delay = 6.104 ns ( 84.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.244 ns" { pic_rdm:u2|a2[0] pic_rdm:u2|Selector7~0 pic_rdm:u2|Selector7~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.244 ns" { pic_rdm:u2|a2[0] {} pic_rdm:u2|Selector7~0 {} pic_rdm:u2|Selector7~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 1.857ns 1.174ns 3.073ns } { 0.000ns 0.200ns 0.200ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.413 ns" { count[1] pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.413 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 0.000ns 3.400ns 5.170ns 0.719ns 2.504ns 0.804ns 5.894ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.112 ns" { count[1] pic_rdm:u2|Selector2~1 pic_rdm:u2|a2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.112 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|Selector2~1 {} pic_rdm:u2|a2[0] {} } { 0.000ns 0.000ns 3.402ns 1.178ns } { 0.000ns 1.132ns 0.200ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.244 ns" { pic_rdm:u2|a2[0] pic_rdm:u2|Selector7~0 pic_rdm:u2|Selector7~1 pic_rdm:u2|out_a1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.244 ns" { pic_rdm:u2|a2[0] {} pic_rdm:u2|Selector7~0 {} pic_rdm:u2|Selector7~1 {} pic_rdm:u2|out_a1[0] {} } { 0.000ns 1.857ns 1.174ns 3.073ns } { 0.000ns 0.200ns 0.200ns 0.740ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pic_rdm:u2\|now_state.s0 count\[1\] clk2 3.858 ns register " "Info: tsu for register \"pic_rdm:u2\|now_state.s0\" (data pin = \"count\[1\]\", clock pin = \"clk2\") is 3.858 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.344 ns + Longest pin register " "Info: + Longest pin to register delay is 7.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns count\[1\] 1 CLK PIN_37 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_37; Fanout = 6; CLK Node = 'count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.403 ns) + CELL(0.200 ns) 4.735 ns pic_rdm:u2\|next_state.s0~0 2 COMB LC_X9_Y5_N6 1 " "Info: 2: + IC(3.403 ns) + CELL(0.200 ns) = 4.735 ns; Loc. = LC_X9_Y5_N6; Fanout = 1; COMB Node = 'pic_rdm:u2\|next_state.s0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.603 ns" { count[1] pic_rdm:u2|next_state.s0~0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.804 ns) 7.344 ns pic_rdm:u2\|now_state.s0 3 REG LC_X7_Y5_N9 6 " "Info: 3: + IC(1.805 ns) + CELL(0.804 ns) = 7.344 ns; Loc. = LC_X7_Y5_N9; Fanout = 6; REG Node = 'pic_rdm:u2\|now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { pic_rdm:u2|next_state.s0~0 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.136 ns ( 29.08 % ) " "Info: Total cell delay = 2.136 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.208 ns ( 70.92 % ) " "Info: Total interconnect delay = 5.208 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.344 ns" { count[1] pic_rdm:u2|next_state.s0~0 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.344 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|next_state.s0~0 {} pic_rdm:u2|now_state.s0 {} } { 0.000ns 0.000ns 3.403ns 1.805ns } { 0.000ns 1.132ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk2\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk2 1 CLK PIN_20 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 4; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pic_rdm:u2\|now_state.s0 2 REG LC_X7_Y5_N9 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y5_N9; Fanout = 6; REG Node = 'pic_rdm:u2\|now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.344 ns" { count[1] pic_rdm:u2|next_state.s0~0 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.344 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|next_state.s0~0 {} pic_rdm:u2|now_state.s0 {} } { 0.000ns 0.000ns 3.403ns 1.805ns } { 0.000ns 1.132ns 0.200ns 0.804ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk2 col1\[4\] pic_p:u3\|arr\[0\]\[4\] 30.380 ns register " "Info: tco from clock \"clk2\" to destination pin \"col1\[4\]\" through register \"pic_p:u3\|arr\[0\]\[4\]\" is 30.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 24.440 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to source register is 24.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk2 1 CLK PIN_20 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 4; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns pic_rdm:u2\|now_state.s0 2 REG LC_X7_Y5_N9 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X7_Y5_N9; Fanout = 6; REG Node = 'pic_rdm:u2\|now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk2 pic_rdm:u2|now_state.s0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.200 ns) 6.302 ns pic_rdm:u2\|a1\[0\]~0 3 COMB LC_X9_Y5_N9 4 " "Info: 3: + IC(1.907 ns) + CELL(0.200 ns) = 6.302 ns; Loc. = LC_X9_Y5_N9; Fanout = 4; COMB Node = 'pic_rdm:u2\|a1\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { pic_rdm:u2|now_state.s0 pic_rdm:u2|a1[0]~0 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.170 ns) + CELL(0.511 ns) 11.983 ns pic_rdm:u2\|a1\[3\] 4 REG LC_X9_Y6_N4 3 " "Info: 4: + IC(5.170 ns) + CELL(0.511 ns) = 11.983 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; REG Node = 'pic_rdm:u2\|a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.914 ns) 13.616 ns pic_rdm:u2\|Equal3~1 5 COMB LC_X9_Y6_N3 1 " "Info: 5: + IC(0.719 ns) + CELL(0.914 ns) = 13.616 ns; Loc. = LC_X9_Y6_N3; Fanout = 1; COMB Node = 'pic_rdm:u2\|Equal3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(0.914 ns) 17.034 ns pic_rdm:u2\|p3~0 6 COMB LC_X7_Y5_N0 3 " "Info: 6: + IC(2.504 ns) + CELL(0.914 ns) = 17.034 ns; Loc. = LC_X7_Y5_N0; Fanout = 3; COMB Node = 'pic_rdm:u2\|p3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.511 ns) 18.349 ns pic_rdm:u2\|Selector8~1 7 COMB LC_X7_Y5_N5 22 " "Info: 7: + IC(0.804 ns) + CELL(0.511 ns) = 18.349 ns; Loc. = LC_X7_Y5_N5; Fanout = 22; COMB Node = 'pic_rdm:u2\|Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.891 ns) + CELL(0.200 ns) 24.440 ns pic_p:u3\|arr\[0\]\[4\] 8 REG LC_X4_Y9_N8 1 " "Info: 8: + IC(5.891 ns) + CELL(0.200 ns) = 24.440 ns; Loc. = LC_X4_Y9_N8; Fanout = 1; REG Node = 'pic_p:u3\|arr\[0\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.091 ns" { pic_rdm:u2|Selector8~1 pic_p:u3|arr[0][4] } "NODE_NAME" } } { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.707 ns ( 23.35 % ) " "Info: Total cell delay = 5.707 ns ( 23.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.733 ns ( 76.65 % ) " "Info: Total interconnect delay = 18.733 ns ( 76.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "24.440 ns" { clk2 pic_rdm:u2|now_state.s0 pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_p:u3|arr[0][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "24.440 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_p:u3|arr[0][4] {} } { 0.000ns 0.000ns 1.738ns 1.907ns 5.170ns 0.719ns 2.504ns 0.804ns 5.891ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.940 ns + Longest register pin " "Info: + Longest register to pin delay is 5.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pic_p:u3\|arr\[0\]\[4\] 1 REG LC_X4_Y9_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y9_N8; Fanout = 1; REG Node = 'pic_p:u3\|arr\[0\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pic_p:u3|arr[0][4] } "NODE_NAME" } } { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.618 ns) + CELL(2.322 ns) 5.940 ns col1\[4\] 2 PIN PIN_104 0 " "Info: 2: + IC(3.618 ns) + CELL(2.322 ns) = 5.940 ns; Loc. = PIN_104; Fanout = 0; PIN Node = 'col1\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { pic_p:u3|arr[0][4] col1[4] } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 39.09 % ) " "Info: Total cell delay = 2.322 ns ( 39.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.618 ns ( 60.91 % ) " "Info: Total interconnect delay = 3.618 ns ( 60.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { pic_p:u3|arr[0][4] col1[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { pic_p:u3|arr[0][4] {} col1[4] {} } { 0.000ns 3.618ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "24.440 ns" { clk2 pic_rdm:u2|now_state.s0 pic_rdm:u2|a1[0]~0 pic_rdm:u2|a1[3] pic_rdm:u2|Equal3~1 pic_rdm:u2|p3~0 pic_rdm:u2|Selector8~1 pic_p:u3|arr[0][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "24.440 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s0 {} pic_rdm:u2|a1[0]~0 {} pic_rdm:u2|a1[3] {} pic_rdm:u2|Equal3~1 {} pic_rdm:u2|p3~0 {} pic_rdm:u2|Selector8~1 {} pic_p:u3|arr[0][4] {} } { 0.000ns 0.000ns 1.738ns 1.907ns 5.170ns 0.719ns 2.504ns 0.804ns 5.891ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns 0.914ns 0.914ns 0.511ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { pic_p:u3|arr[0][4] col1[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { pic_p:u3|arr[0][4] {} col1[4] {} } { 0.000ns 3.618ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pic_rdm:u2\|now_state.s1 count\[1\] clk2 -1.188 ns register " "Info: th for register \"pic_rdm:u2\|now_state.s1\" (data pin = \"count\[1\]\", clock pin = \"clk2\") is -1.188 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk2 1 CLK PIN_20 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 4; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns pic_rdm:u2\|now_state.s1 2 REG LC_X9_Y5_N8 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y5_N8; Fanout = 3; REG Node = 'pic_rdm:u2\|now_state.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk2 pic_rdm:u2|now_state.s1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 pic_rdm:u2|now_state.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.228 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns count\[1\] 1 CLK PIN_37 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_37; Fanout = 6; CLK Node = 'count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.292 ns) + CELL(0.804 ns) 5.228 ns pic_rdm:u2\|now_state.s1 2 REG LC_X9_Y5_N8 3 " "Info: 2: + IC(3.292 ns) + CELL(0.804 ns) = 5.228 ns; Loc. = LC_X9_Y5_N8; Fanout = 3; REG Node = 'pic_rdm:u2\|now_state.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.096 ns" { count[1] pic_rdm:u2|now_state.s1 } "NODE_NAME" } } { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 37.03 % ) " "Info: Total cell delay = 1.936 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.292 ns ( 62.97 % ) " "Info: Total interconnect delay = 3.292 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { count[1] pic_rdm:u2|now_state.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.228 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|now_state.s1 {} } { 0.000ns 0.000ns 3.292ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk2 pic_rdm:u2|now_state.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk2 {} clk2~combout {} pic_rdm:u2|now_state.s1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { count[1] pic_rdm:u2|now_state.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.228 ns" { count[1] {} count[1]~combout {} pic_rdm:u2|now_state.s1 {} } { 0.000ns 0.000ns 3.292ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 39 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 20:35:17 2018 " "Info: Processing ended: Sun Nov 04 20:35:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
