# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name sum_out4_0_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_0_0 \
    op interface \
    ports { sum_out4_0_0_dout { I 32 vector } sum_out4_0_0_empty_n { I 1 bit } sum_out4_0_0_read { O 1 bit } sum_out4_0_0_num_data_valid { I 3 vector } sum_out4_0_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name sum_out4_0_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_0_1 \
    op interface \
    ports { sum_out4_0_1_dout { I 32 vector } sum_out4_0_1_empty_n { I 1 bit } sum_out4_0_1_read { O 1 bit } sum_out4_0_1_num_data_valid { I 3 vector } sum_out4_0_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name sum_out4_0_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_0_2 \
    op interface \
    ports { sum_out4_0_2_dout { I 32 vector } sum_out4_0_2_empty_n { I 1 bit } sum_out4_0_2_read { O 1 bit } sum_out4_0_2_num_data_valid { I 3 vector } sum_out4_0_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name sum_out4_0_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_0_3 \
    op interface \
    ports { sum_out4_0_3_dout { I 32 vector } sum_out4_0_3_empty_n { I 1 bit } sum_out4_0_3_read { O 1 bit } sum_out4_0_3_num_data_valid { I 3 vector } sum_out4_0_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name sum_out4_0_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_0_4 \
    op interface \
    ports { sum_out4_0_4_dout { I 32 vector } sum_out4_0_4_empty_n { I 1 bit } sum_out4_0_4_read { O 1 bit } sum_out4_0_4_num_data_valid { I 3 vector } sum_out4_0_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name sum_out4_0_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_0_5 \
    op interface \
    ports { sum_out4_0_5_dout { I 32 vector } sum_out4_0_5_empty_n { I 1 bit } sum_out4_0_5_read { O 1 bit } sum_out4_0_5_num_data_valid { I 3 vector } sum_out4_0_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name sum_out4_0_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_0_6 \
    op interface \
    ports { sum_out4_0_6_dout { I 32 vector } sum_out4_0_6_empty_n { I 1 bit } sum_out4_0_6_read { O 1 bit } sum_out4_0_6_num_data_valid { I 3 vector } sum_out4_0_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name sum_out4_0_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_0_7 \
    op interface \
    ports { sum_out4_0_7_dout { I 32 vector } sum_out4_0_7_empty_n { I 1 bit } sum_out4_0_7_read { O 1 bit } sum_out4_0_7_num_data_valid { I 3 vector } sum_out4_0_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name sum_out4_1_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_1_0 \
    op interface \
    ports { sum_out4_1_0_dout { I 32 vector } sum_out4_1_0_empty_n { I 1 bit } sum_out4_1_0_read { O 1 bit } sum_out4_1_0_num_data_valid { I 3 vector } sum_out4_1_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name sum_out4_1_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_1_1 \
    op interface \
    ports { sum_out4_1_1_dout { I 32 vector } sum_out4_1_1_empty_n { I 1 bit } sum_out4_1_1_read { O 1 bit } sum_out4_1_1_num_data_valid { I 3 vector } sum_out4_1_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name sum_out4_1_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_1_2 \
    op interface \
    ports { sum_out4_1_2_dout { I 32 vector } sum_out4_1_2_empty_n { I 1 bit } sum_out4_1_2_read { O 1 bit } sum_out4_1_2_num_data_valid { I 3 vector } sum_out4_1_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name sum_out4_1_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_1_3 \
    op interface \
    ports { sum_out4_1_3_dout { I 32 vector } sum_out4_1_3_empty_n { I 1 bit } sum_out4_1_3_read { O 1 bit } sum_out4_1_3_num_data_valid { I 3 vector } sum_out4_1_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name sum_out4_1_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_1_4 \
    op interface \
    ports { sum_out4_1_4_dout { I 32 vector } sum_out4_1_4_empty_n { I 1 bit } sum_out4_1_4_read { O 1 bit } sum_out4_1_4_num_data_valid { I 3 vector } sum_out4_1_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name sum_out4_1_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_1_5 \
    op interface \
    ports { sum_out4_1_5_dout { I 32 vector } sum_out4_1_5_empty_n { I 1 bit } sum_out4_1_5_read { O 1 bit } sum_out4_1_5_num_data_valid { I 3 vector } sum_out4_1_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name sum_out4_1_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_1_6 \
    op interface \
    ports { sum_out4_1_6_dout { I 32 vector } sum_out4_1_6_empty_n { I 1 bit } sum_out4_1_6_read { O 1 bit } sum_out4_1_6_num_data_valid { I 3 vector } sum_out4_1_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name sum_out4_1_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_1_7 \
    op interface \
    ports { sum_out4_1_7_dout { I 32 vector } sum_out4_1_7_empty_n { I 1 bit } sum_out4_1_7_read { O 1 bit } sum_out4_1_7_num_data_valid { I 3 vector } sum_out4_1_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name sum_out4_2_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_2_0 \
    op interface \
    ports { sum_out4_2_0_dout { I 32 vector } sum_out4_2_0_empty_n { I 1 bit } sum_out4_2_0_read { O 1 bit } sum_out4_2_0_num_data_valid { I 3 vector } sum_out4_2_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name sum_out4_2_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_2_1 \
    op interface \
    ports { sum_out4_2_1_dout { I 32 vector } sum_out4_2_1_empty_n { I 1 bit } sum_out4_2_1_read { O 1 bit } sum_out4_2_1_num_data_valid { I 3 vector } sum_out4_2_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name sum_out4_2_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_2_2 \
    op interface \
    ports { sum_out4_2_2_dout { I 32 vector } sum_out4_2_2_empty_n { I 1 bit } sum_out4_2_2_read { O 1 bit } sum_out4_2_2_num_data_valid { I 3 vector } sum_out4_2_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name sum_out4_2_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_2_3 \
    op interface \
    ports { sum_out4_2_3_dout { I 32 vector } sum_out4_2_3_empty_n { I 1 bit } sum_out4_2_3_read { O 1 bit } sum_out4_2_3_num_data_valid { I 3 vector } sum_out4_2_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name sum_out4_2_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_2_4 \
    op interface \
    ports { sum_out4_2_4_dout { I 32 vector } sum_out4_2_4_empty_n { I 1 bit } sum_out4_2_4_read { O 1 bit } sum_out4_2_4_num_data_valid { I 3 vector } sum_out4_2_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name sum_out4_2_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_2_5 \
    op interface \
    ports { sum_out4_2_5_dout { I 32 vector } sum_out4_2_5_empty_n { I 1 bit } sum_out4_2_5_read { O 1 bit } sum_out4_2_5_num_data_valid { I 3 vector } sum_out4_2_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name sum_out4_2_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_2_6 \
    op interface \
    ports { sum_out4_2_6_dout { I 32 vector } sum_out4_2_6_empty_n { I 1 bit } sum_out4_2_6_read { O 1 bit } sum_out4_2_6_num_data_valid { I 3 vector } sum_out4_2_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name sum_out4_2_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_2_7 \
    op interface \
    ports { sum_out4_2_7_dout { I 32 vector } sum_out4_2_7_empty_n { I 1 bit } sum_out4_2_7_read { O 1 bit } sum_out4_2_7_num_data_valid { I 3 vector } sum_out4_2_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name sum_out4_3_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_3_0 \
    op interface \
    ports { sum_out4_3_0_dout { I 32 vector } sum_out4_3_0_empty_n { I 1 bit } sum_out4_3_0_read { O 1 bit } sum_out4_3_0_num_data_valid { I 3 vector } sum_out4_3_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name sum_out4_3_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_3_1 \
    op interface \
    ports { sum_out4_3_1_dout { I 32 vector } sum_out4_3_1_empty_n { I 1 bit } sum_out4_3_1_read { O 1 bit } sum_out4_3_1_num_data_valid { I 3 vector } sum_out4_3_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name sum_out4_3_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_3_2 \
    op interface \
    ports { sum_out4_3_2_dout { I 32 vector } sum_out4_3_2_empty_n { I 1 bit } sum_out4_3_2_read { O 1 bit } sum_out4_3_2_num_data_valid { I 3 vector } sum_out4_3_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name sum_out4_3_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_3_3 \
    op interface \
    ports { sum_out4_3_3_dout { I 32 vector } sum_out4_3_3_empty_n { I 1 bit } sum_out4_3_3_read { O 1 bit } sum_out4_3_3_num_data_valid { I 3 vector } sum_out4_3_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name sum_out4_3_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_3_4 \
    op interface \
    ports { sum_out4_3_4_dout { I 32 vector } sum_out4_3_4_empty_n { I 1 bit } sum_out4_3_4_read { O 1 bit } sum_out4_3_4_num_data_valid { I 3 vector } sum_out4_3_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name sum_out4_3_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_3_5 \
    op interface \
    ports { sum_out4_3_5_dout { I 32 vector } sum_out4_3_5_empty_n { I 1 bit } sum_out4_3_5_read { O 1 bit } sum_out4_3_5_num_data_valid { I 3 vector } sum_out4_3_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name sum_out4_3_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_3_6 \
    op interface \
    ports { sum_out4_3_6_dout { I 32 vector } sum_out4_3_6_empty_n { I 1 bit } sum_out4_3_6_read { O 1 bit } sum_out4_3_6_num_data_valid { I 3 vector } sum_out4_3_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name sum_out4_3_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_3_7 \
    op interface \
    ports { sum_out4_3_7_dout { I 32 vector } sum_out4_3_7_empty_n { I 1 bit } sum_out4_3_7_read { O 1 bit } sum_out4_3_7_num_data_valid { I 3 vector } sum_out4_3_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name sum_out4_4_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_4_0 \
    op interface \
    ports { sum_out4_4_0_dout { I 32 vector } sum_out4_4_0_empty_n { I 1 bit } sum_out4_4_0_read { O 1 bit } sum_out4_4_0_num_data_valid { I 3 vector } sum_out4_4_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name sum_out4_4_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_4_1 \
    op interface \
    ports { sum_out4_4_1_dout { I 32 vector } sum_out4_4_1_empty_n { I 1 bit } sum_out4_4_1_read { O 1 bit } sum_out4_4_1_num_data_valid { I 3 vector } sum_out4_4_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name sum_out4_4_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_4_2 \
    op interface \
    ports { sum_out4_4_2_dout { I 32 vector } sum_out4_4_2_empty_n { I 1 bit } sum_out4_4_2_read { O 1 bit } sum_out4_4_2_num_data_valid { I 3 vector } sum_out4_4_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name sum_out4_4_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_4_3 \
    op interface \
    ports { sum_out4_4_3_dout { I 32 vector } sum_out4_4_3_empty_n { I 1 bit } sum_out4_4_3_read { O 1 bit } sum_out4_4_3_num_data_valid { I 3 vector } sum_out4_4_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name sum_out4_4_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_4_4 \
    op interface \
    ports { sum_out4_4_4_dout { I 32 vector } sum_out4_4_4_empty_n { I 1 bit } sum_out4_4_4_read { O 1 bit } sum_out4_4_4_num_data_valid { I 3 vector } sum_out4_4_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name sum_out4_4_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_4_5 \
    op interface \
    ports { sum_out4_4_5_dout { I 32 vector } sum_out4_4_5_empty_n { I 1 bit } sum_out4_4_5_read { O 1 bit } sum_out4_4_5_num_data_valid { I 3 vector } sum_out4_4_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name sum_out4_4_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_4_6 \
    op interface \
    ports { sum_out4_4_6_dout { I 32 vector } sum_out4_4_6_empty_n { I 1 bit } sum_out4_4_6_read { O 1 bit } sum_out4_4_6_num_data_valid { I 3 vector } sum_out4_4_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name sum_out4_4_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_4_7 \
    op interface \
    ports { sum_out4_4_7_dout { I 32 vector } sum_out4_4_7_empty_n { I 1 bit } sum_out4_4_7_read { O 1 bit } sum_out4_4_7_num_data_valid { I 3 vector } sum_out4_4_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name sum_out4_5_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_5_0 \
    op interface \
    ports { sum_out4_5_0_dout { I 32 vector } sum_out4_5_0_empty_n { I 1 bit } sum_out4_5_0_read { O 1 bit } sum_out4_5_0_num_data_valid { I 3 vector } sum_out4_5_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name sum_out4_5_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_5_1 \
    op interface \
    ports { sum_out4_5_1_dout { I 32 vector } sum_out4_5_1_empty_n { I 1 bit } sum_out4_5_1_read { O 1 bit } sum_out4_5_1_num_data_valid { I 3 vector } sum_out4_5_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name sum_out4_5_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_5_2 \
    op interface \
    ports { sum_out4_5_2_dout { I 32 vector } sum_out4_5_2_empty_n { I 1 bit } sum_out4_5_2_read { O 1 bit } sum_out4_5_2_num_data_valid { I 3 vector } sum_out4_5_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name sum_out4_5_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_5_3 \
    op interface \
    ports { sum_out4_5_3_dout { I 32 vector } sum_out4_5_3_empty_n { I 1 bit } sum_out4_5_3_read { O 1 bit } sum_out4_5_3_num_data_valid { I 3 vector } sum_out4_5_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name sum_out4_5_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_5_4 \
    op interface \
    ports { sum_out4_5_4_dout { I 32 vector } sum_out4_5_4_empty_n { I 1 bit } sum_out4_5_4_read { O 1 bit } sum_out4_5_4_num_data_valid { I 3 vector } sum_out4_5_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name sum_out4_5_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_5_5 \
    op interface \
    ports { sum_out4_5_5_dout { I 32 vector } sum_out4_5_5_empty_n { I 1 bit } sum_out4_5_5_read { O 1 bit } sum_out4_5_5_num_data_valid { I 3 vector } sum_out4_5_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name sum_out4_5_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_5_6 \
    op interface \
    ports { sum_out4_5_6_dout { I 32 vector } sum_out4_5_6_empty_n { I 1 bit } sum_out4_5_6_read { O 1 bit } sum_out4_5_6_num_data_valid { I 3 vector } sum_out4_5_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name sum_out4_5_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_5_7 \
    op interface \
    ports { sum_out4_5_7_dout { I 32 vector } sum_out4_5_7_empty_n { I 1 bit } sum_out4_5_7_read { O 1 bit } sum_out4_5_7_num_data_valid { I 3 vector } sum_out4_5_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name sum_out4_6_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_6_0 \
    op interface \
    ports { sum_out4_6_0_dout { I 32 vector } sum_out4_6_0_empty_n { I 1 bit } sum_out4_6_0_read { O 1 bit } sum_out4_6_0_num_data_valid { I 3 vector } sum_out4_6_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name sum_out4_6_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_6_1 \
    op interface \
    ports { sum_out4_6_1_dout { I 32 vector } sum_out4_6_1_empty_n { I 1 bit } sum_out4_6_1_read { O 1 bit } sum_out4_6_1_num_data_valid { I 3 vector } sum_out4_6_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name sum_out4_6_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_6_2 \
    op interface \
    ports { sum_out4_6_2_dout { I 32 vector } sum_out4_6_2_empty_n { I 1 bit } sum_out4_6_2_read { O 1 bit } sum_out4_6_2_num_data_valid { I 3 vector } sum_out4_6_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name sum_out4_6_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_6_3 \
    op interface \
    ports { sum_out4_6_3_dout { I 32 vector } sum_out4_6_3_empty_n { I 1 bit } sum_out4_6_3_read { O 1 bit } sum_out4_6_3_num_data_valid { I 3 vector } sum_out4_6_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name sum_out4_6_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_6_4 \
    op interface \
    ports { sum_out4_6_4_dout { I 32 vector } sum_out4_6_4_empty_n { I 1 bit } sum_out4_6_4_read { O 1 bit } sum_out4_6_4_num_data_valid { I 3 vector } sum_out4_6_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name sum_out4_6_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_6_5 \
    op interface \
    ports { sum_out4_6_5_dout { I 32 vector } sum_out4_6_5_empty_n { I 1 bit } sum_out4_6_5_read { O 1 bit } sum_out4_6_5_num_data_valid { I 3 vector } sum_out4_6_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name sum_out4_6_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_6_6 \
    op interface \
    ports { sum_out4_6_6_dout { I 32 vector } sum_out4_6_6_empty_n { I 1 bit } sum_out4_6_6_read { O 1 bit } sum_out4_6_6_num_data_valid { I 3 vector } sum_out4_6_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name sum_out4_6_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_6_7 \
    op interface \
    ports { sum_out4_6_7_dout { I 32 vector } sum_out4_6_7_empty_n { I 1 bit } sum_out4_6_7_read { O 1 bit } sum_out4_6_7_num_data_valid { I 3 vector } sum_out4_6_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name sum_out4_7_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_7_0 \
    op interface \
    ports { sum_out4_7_0_dout { I 32 vector } sum_out4_7_0_empty_n { I 1 bit } sum_out4_7_0_read { O 1 bit } sum_out4_7_0_num_data_valid { I 3 vector } sum_out4_7_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name sum_out4_7_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_7_1 \
    op interface \
    ports { sum_out4_7_1_dout { I 32 vector } sum_out4_7_1_empty_n { I 1 bit } sum_out4_7_1_read { O 1 bit } sum_out4_7_1_num_data_valid { I 3 vector } sum_out4_7_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name sum_out4_7_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_7_2 \
    op interface \
    ports { sum_out4_7_2_dout { I 32 vector } sum_out4_7_2_empty_n { I 1 bit } sum_out4_7_2_read { O 1 bit } sum_out4_7_2_num_data_valid { I 3 vector } sum_out4_7_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name sum_out4_7_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_7_3 \
    op interface \
    ports { sum_out4_7_3_dout { I 32 vector } sum_out4_7_3_empty_n { I 1 bit } sum_out4_7_3_read { O 1 bit } sum_out4_7_3_num_data_valid { I 3 vector } sum_out4_7_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name sum_out4_7_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_7_4 \
    op interface \
    ports { sum_out4_7_4_dout { I 32 vector } sum_out4_7_4_empty_n { I 1 bit } sum_out4_7_4_read { O 1 bit } sum_out4_7_4_num_data_valid { I 3 vector } sum_out4_7_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name sum_out4_7_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_7_5 \
    op interface \
    ports { sum_out4_7_5_dout { I 32 vector } sum_out4_7_5_empty_n { I 1 bit } sum_out4_7_5_read { O 1 bit } sum_out4_7_5_num_data_valid { I 3 vector } sum_out4_7_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 487 \
    name sum_out4_7_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_7_6 \
    op interface \
    ports { sum_out4_7_6_dout { I 32 vector } sum_out4_7_6_empty_n { I 1 bit } sum_out4_7_6_read { O 1 bit } sum_out4_7_6_num_data_valid { I 3 vector } sum_out4_7_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 488 \
    name sum_out4_7_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_7_7 \
    op interface \
    ports { sum_out4_7_7_dout { I 32 vector } sum_out4_7_7_empty_n { I 1 bit } sum_out4_7_7_read { O 1 bit } sum_out4_7_7_num_data_valid { I 3 vector } sum_out4_7_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 489 \
    name sum_out4_8_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_8_0 \
    op interface \
    ports { sum_out4_8_0_dout { I 32 vector } sum_out4_8_0_empty_n { I 1 bit } sum_out4_8_0_read { O 1 bit } sum_out4_8_0_num_data_valid { I 3 vector } sum_out4_8_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 490 \
    name sum_out4_8_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_8_1 \
    op interface \
    ports { sum_out4_8_1_dout { I 32 vector } sum_out4_8_1_empty_n { I 1 bit } sum_out4_8_1_read { O 1 bit } sum_out4_8_1_num_data_valid { I 3 vector } sum_out4_8_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 491 \
    name sum_out4_8_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_8_2 \
    op interface \
    ports { sum_out4_8_2_dout { I 32 vector } sum_out4_8_2_empty_n { I 1 bit } sum_out4_8_2_read { O 1 bit } sum_out4_8_2_num_data_valid { I 3 vector } sum_out4_8_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 492 \
    name sum_out4_8_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_8_3 \
    op interface \
    ports { sum_out4_8_3_dout { I 32 vector } sum_out4_8_3_empty_n { I 1 bit } sum_out4_8_3_read { O 1 bit } sum_out4_8_3_num_data_valid { I 3 vector } sum_out4_8_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 493 \
    name sum_out4_8_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_8_4 \
    op interface \
    ports { sum_out4_8_4_dout { I 32 vector } sum_out4_8_4_empty_n { I 1 bit } sum_out4_8_4_read { O 1 bit } sum_out4_8_4_num_data_valid { I 3 vector } sum_out4_8_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 494 \
    name sum_out4_8_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_8_5 \
    op interface \
    ports { sum_out4_8_5_dout { I 32 vector } sum_out4_8_5_empty_n { I 1 bit } sum_out4_8_5_read { O 1 bit } sum_out4_8_5_num_data_valid { I 3 vector } sum_out4_8_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 495 \
    name sum_out4_8_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_8_6 \
    op interface \
    ports { sum_out4_8_6_dout { I 32 vector } sum_out4_8_6_empty_n { I 1 bit } sum_out4_8_6_read { O 1 bit } sum_out4_8_6_num_data_valid { I 3 vector } sum_out4_8_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 496 \
    name sum_out4_8_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out4_8_7 \
    op interface \
    ports { sum_out4_8_7_dout { I 32 vector } sum_out4_8_7_empty_n { I 1 bit } sum_out4_8_7_read { O 1 bit } sum_out4_8_7_num_data_valid { I 3 vector } sum_out4_8_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 497 \
    name conv_out4_0_0 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out4_0_0 \
    op interface \
    ports { conv_out4_0_0_din { O 32 vector } conv_out4_0_0_full_n { I 1 bit } conv_out4_0_0_write { O 1 bit } conv_out4_0_0_num_data_valid { I 32 vector } conv_out4_0_0_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 498 \
    name conv_out4_0_1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out4_0_1 \
    op interface \
    ports { conv_out4_0_1_din { O 32 vector } conv_out4_0_1_full_n { I 1 bit } conv_out4_0_1_write { O 1 bit } conv_out4_0_1_num_data_valid { I 32 vector } conv_out4_0_1_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 499 \
    name conv_out4_0_2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out4_0_2 \
    op interface \
    ports { conv_out4_0_2_din { O 32 vector } conv_out4_0_2_full_n { I 1 bit } conv_out4_0_2_write { O 1 bit } conv_out4_0_2_num_data_valid { I 32 vector } conv_out4_0_2_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 500 \
    name conv_out4_0_3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out4_0_3 \
    op interface \
    ports { conv_out4_0_3_din { O 32 vector } conv_out4_0_3_full_n { I 1 bit } conv_out4_0_3_write { O 1 bit } conv_out4_0_3_num_data_valid { I 32 vector } conv_out4_0_3_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 501 \
    name conv_out4_0_4 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out4_0_4 \
    op interface \
    ports { conv_out4_0_4_din { O 32 vector } conv_out4_0_4_full_n { I 1 bit } conv_out4_0_4_write { O 1 bit } conv_out4_0_4_num_data_valid { I 32 vector } conv_out4_0_4_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 502 \
    name conv_out4_0_5 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out4_0_5 \
    op interface \
    ports { conv_out4_0_5_din { O 32 vector } conv_out4_0_5_full_n { I 1 bit } conv_out4_0_5_write { O 1 bit } conv_out4_0_5_num_data_valid { I 32 vector } conv_out4_0_5_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 503 \
    name conv_out4_1_0 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out4_1_0 \
    op interface \
    ports { conv_out4_1_0_din { O 32 vector } conv_out4_1_0_full_n { I 1 bit } conv_out4_1_0_write { O 1 bit } conv_out4_1_0_num_data_valid { I 32 vector } conv_out4_1_0_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 504 \
    name conv_out4_1_1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out4_1_1 \
    op interface \
    ports { conv_out4_1_1_din { O 32 vector } conv_out4_1_1_full_n { I 1 bit } conv_out4_1_1_write { O 1 bit } conv_out4_1_1_num_data_valid { I 32 vector } conv_out4_1_1_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 505 \
    name conv_out4_1_2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out4_1_2 \
    op interface \
    ports { conv_out4_1_2_din { O 32 vector } conv_out4_1_2_full_n { I 1 bit } conv_out4_1_2_write { O 1 bit } conv_out4_1_2_num_data_valid { I 32 vector } conv_out4_1_2_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 506 \
    name conv_out4_1_3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out4_1_3 \
    op interface \
    ports { conv_out4_1_3_din { O 32 vector } conv_out4_1_3_full_n { I 1 bit } conv_out4_1_3_write { O 1 bit } conv_out4_1_3_num_data_valid { I 32 vector } conv_out4_1_3_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 507 \
    name conv_out4_1_4 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out4_1_4 \
    op interface \
    ports { conv_out4_1_4_din { O 32 vector } conv_out4_1_4_full_n { I 1 bit } conv_out4_1_4_write { O 1 bit } conv_out4_1_4_num_data_valid { I 32 vector } conv_out4_1_4_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 508 \
    name conv_out4_1_5 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out4_1_5 \
    op interface \
    ports { conv_out4_1_5_din { O 32 vector } conv_out4_1_5_full_n { I 1 bit } conv_out4_1_5_write { O 1 bit } conv_out4_1_5_num_data_valid { I 32 vector } conv_out4_1_5_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


