
---------- Begin Simulation Statistics ----------
final_tick                               578325495430                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 313915                       # Simulator instruction rate (inst/s)
host_mem_usage                               16966284                       # Number of bytes of host memory used
host_op_rate                                   313962                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.19                       # Real time elapsed on the host
host_tick_rate                              169316119                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000030                       # Number of instructions simulated
sim_ops                                       1000195                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000539                       # Number of seconds simulated
sim_ticks                                   539395030                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          30                       # Number of instructions committed
system.cpu.committedOps                            30                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_cc_register_reads                    9                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    27                       # Number of integer alu accesses
system.cpu.num_int_insts                           27                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 24                       # number of times the integer registers were written
system.cpu.num_load_insts                          12                       # Number of load instructions
system.cpu.num_mem_refs                            15                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                       12     40.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         30                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5719                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            277113                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           277623                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000165                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.669922                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.669922                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                   11829                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         5233                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            98722                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    10                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.653987                       # Inst execution rate
system.switch_cpus.iew.exec_refs               557388                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             104045                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          245163                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        485545                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          188                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       116001                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1191183                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        453343                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         6194                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1092107                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        224699                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           5397                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        229227                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          255                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1270                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3963                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1050749                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1081112                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.823223                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            865001                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.647403                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1085791                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1192511                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          883189                       # number of integer regfile writes
system.switch_cpus.ipc                       0.598830                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.598830                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            8      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        535742     48.78%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            5      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     48.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       458139     41.71%     90.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       104405      9.51%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1098305                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               11727                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010677                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              30      0.26%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          11305     96.40%     96.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           392      3.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1109993                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3866442                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1081085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1382311                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1191167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1098305                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       190948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           78                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       163776                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1658093                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.662390                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.256542                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1184773     71.45%     71.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       170113     10.26%     81.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       110355      6.66%     88.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       102156      6.16%     94.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        61038      3.68%     98.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22143      1.34%     99.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         6489      0.39%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          995      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           31      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1658093                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.657698                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             31                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           62                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           27                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           62                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       184627                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        52535                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       485545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       116001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2605255                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              9                       # number of misc regfile writes
system.switch_cpus.numCycles                  1669922                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               21                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              65                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        23533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        47414                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            9                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       308274                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           308283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            9                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       308274                       # number of overall hits
system.cpu.dcache.overall_hits::total          308283                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        37800                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37806                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        37800                       # number of overall misses
system.cpu.dcache.overall_misses::total         37806                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1314723696                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1314723696                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1314723696                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1314723696                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           15                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       346074                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       346089                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           15                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       346074                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       346089                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.400000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.109225                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109238                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.400000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.109225                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109238                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34781.050159                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34775.530233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34781.050159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34775.530233                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8497                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               421                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.182898                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2711                       # number of writebacks
system.cpu.dcache.writebacks::total              2711                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        14017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        14017                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14017                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        23783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23783                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        23783                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23783                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    578281112                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    578281112                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    578281112                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    578281112                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.068722                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.068719                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.068722                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.068719                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24314.893495                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24314.893495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24314.893495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24314.893495                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23533                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       213725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          213732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        34208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1163811636                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1163811636                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           12                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       247933                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       247945                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.416667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.137973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.137986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34021.621726                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34016.649695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        11009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        23199                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23199                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    557827460                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    557827460                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.093570                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.093565                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24045.323505                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24045.323505                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        94549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          94551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    150912060                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    150912060                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        98141                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        98144                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.036600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42013.379733                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42001.686613                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         3008                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3008                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     20453652                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20453652                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.005951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005950                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 35023.376712                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35023.376712                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.685063                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              204279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23533                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.680534                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      577786100934                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.947067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   250.737996                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.011512                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.979445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2792501                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2792501                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           28                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       189785                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           189813                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           28                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       189785                       # number of overall hits
system.cpu.icache.overall_hits::total          189813                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          126                       # number of overall misses
system.cpu.icache.overall_misses::total           128                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9163510                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9163510                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9163510                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9163510                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       189911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       189941                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       189911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       189941                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000674                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000674                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72726.269841                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71589.921875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72726.269841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71589.921875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          468                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          117                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           90                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           90                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      7141530                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7141530                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      7141530                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7141530                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000474                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000474                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000474                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000474                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79350.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79350.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79350.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79350.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           28                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       189785                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          189813                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           128                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9163510                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9163510                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       189911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       189941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72726.269841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71589.921875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           90                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      7141530                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7141530                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000474                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79350.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79350.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            14.853786                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      577786100934                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999993                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    12.853793                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.025105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.029011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.179688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1519620                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1519620                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 577786110400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    539385030                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        18651                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18651                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        18651                       # number of overall hits
system.l2.overall_hits::total                   18651                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           90                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         5132                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5230                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           90                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         5132                       # number of overall misses
system.l2.overall_misses::total                  5230                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      7054320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    425705279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        432759599                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      7054320                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    425705279                       # number of overall miss cycles
system.l2.overall_miss_latency::total       432759599                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           90                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        23783                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                23881                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           90                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        23783                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               23881                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.215784                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.219003                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.215784                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.219003                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78381.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82951.145557                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82745.621224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78381.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82951.145557                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82745.621224                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5221                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5704                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6459564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    391728584                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    398188148                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     37359326                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6459564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    391728584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    435547474                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.215742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.218626                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.215742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.238851                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71772.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76345.465601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76266.643938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77348.501035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71772.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76345.465601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76358.252805                       # average overall mshr miss latency
system.l2.replacements                              7                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2711                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2711                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2711                       # number of WritebackDirty accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          483                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            483                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     37359326                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     37359326                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77348.501035                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77348.501035                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          401                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   401                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 184                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     17160344                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17160344                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.313356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93772.371585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93262.739130                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     15939054                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15939054                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.311644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.311111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87577.219780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87577.219780                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           90                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               92                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      7054320                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      7054320                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           90                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             92                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78381.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76677.391304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           90                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           90                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6459564                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6459564                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71772.933333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71772.933333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         4949                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    408544935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    408544935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        23199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.213328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.213498                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82551.007274                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82467.689746                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    375789530                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    375789530                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.213328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.213282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75932.416650                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75932.416650                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     599                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 599                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   177                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3116.818848                       # Cycle average of tags in use
system.l2.tags.total_refs                          16                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         7                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.285714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              577786100934                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.999993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    70.245475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    12.854949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3025.718480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.008575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.369350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.380471                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           483                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4578                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.058960                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.637451                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    764336                       # Number of tag accesses
system.l2.tags.data_accesses                   764336                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     10262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577078                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16939                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5704                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11408                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11408                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  730112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1353.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     527097240                       # Total gap between requests
system.mem_ctrls.avgGap                      92408.35                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        61824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        11520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       656768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 114617296.344017103314                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 21357260.188326168805                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1217601133.625573158264                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          966                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          180                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        10262                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     39882902                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      5720358                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    376000030                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     41286.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31779.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     36640.03                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        61824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       656768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        731136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          483                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           90                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         5131                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5712                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       474606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1423817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    114617296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     21357260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1217601134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1355474113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       474606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     21357260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21831866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       474606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1423817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    114617296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     21357260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1217601134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1355474113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                11408                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               229469754                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              42802816                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          421603290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20114.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36956.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                8450                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2958                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   246.826234                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   197.600230                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   209.175127                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1740     58.82%     58.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          661     22.35%     81.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          212      7.17%     88.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          112      3.79%     92.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           70      2.37%     94.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           35      1.18%     95.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           26      0.88%     96.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          102      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2958                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                730112                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1353.575690                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    16309133.568000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    8050021.056000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   39684693.888000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 44477993.952000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 270195237.312000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 12255521.544000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  390972601.320000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   724.835380                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     25583794                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     17940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    495861236                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    14855218.560000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    7332383.520000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   35819473.536000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 44477993.952000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 262596401.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 18636705.528000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  383718176.856000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   711.386193                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     40193075                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     17940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    481251955                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5529                       # Transaction distribution
system.membus.trans_dist::CleanEvict                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq               183                       # Transaction distribution
system.membus.trans_dist::ReadExResp              183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5529                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        11431                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11431                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       731136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  731136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5712                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5712    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5712                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             8143175                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           52881327                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          128623                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       121218                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         5191                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       120821                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          120395                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.647412                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              59                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            4                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       191871                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts         5142                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1631240                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.613137                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.829909                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1349990     82.76%     82.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       128273      7.86%     90.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        36940      2.26%     92.89% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         1877      0.12%     93.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4        19623      1.20%     94.20% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5         5565      0.34%     94.55% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        10443      0.64%     95.19% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7         4818      0.30%     95.48% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8        73711      4.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1631240                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000008                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000173                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              505826                       # Number of memory references committed
system.switch_cpus.commit.loads                407684                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches              95083                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              905167                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            20                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       494339     49.43%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       407684     40.76%     90.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        98142      9.81%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000173                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples        73711                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            95301                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1354865                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            158931                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         43596                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           5397                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       108889                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            58                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1242279                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           190                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       196013                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1375899                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              128623                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       120454                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1456280                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           10908                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          172                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            189912                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          1424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1658093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.830193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.090002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1384448     83.50%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            17123      1.03%     84.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            16226      0.98%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            54623      3.29%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            56451      3.40%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            11473      0.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             8455      0.51%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            45157      2.72%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            64137      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1658093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.077023                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.823930                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              205228                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           77837                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          916                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          255                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          17854                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    539395030                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           5397                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           115485                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          502236                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1852                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            181308                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        851812                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1209128                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            89                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          37278                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         817978                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          16950                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands      1297002                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1647920                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1329550                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               40                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps       1077207                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           219710                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              29                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            5                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            263975                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2749300                       # The number of ROB reads
system.switch_cpus.rob.writes                 2411019                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000165                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             23296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2711                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20829                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              790                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             585                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            92                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23204                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          184                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        71111                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 71295                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3392000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3403776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             797                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24678                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24678    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24678                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 578325495430                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           18814750                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            145350                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38409545                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               580061662420                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 490426                       # Simulator instruction rate (inst/s)
host_mem_usage                               16967308                       # Number of bytes of host memory used
host_op_rate                                   490433                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.43                       # Real time elapsed on the host
host_tick_rate                               77405192                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000036                       # Number of instructions simulated
sim_ops                                      11000202                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001736                       # Number of seconds simulated
sim_ticks                                  1736166990                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5938                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14464                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4582734                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4588785                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.537513                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.537513                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10974                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1549312                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   691                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.909823                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5006377                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             552796                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           47277                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4500724                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           56                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       571207                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     10431400                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4453581                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         7421                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10265549                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              1                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        424835                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          10578                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        424461                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          150                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3872                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         7102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11181617                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10243362                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.726211                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8120208                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.905696                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10249683                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         10740368                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8147581                       # number of integer regfile writes
system.switch_cpus.ipc                       1.860421                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.860421                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5259699     51.20%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4459490     43.41%     94.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       553777      5.39%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10272966                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              295026                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028719                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           53428     18.11%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         229856     77.91%     96.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11742      3.98%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10567992                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     26215708                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10243362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10861569                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           10430709                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10272966                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       430715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          168                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       292859                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5374578                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.911400                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.013514                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2085718     38.81%     38.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       713596     13.28%     52.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       606519     11.28%     63.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       653828     12.17%     75.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       638572     11.88%     87.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       361561      6.73%     94.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       215916      4.02%     98.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        63685      1.18%     99.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        35183      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5374578                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.911203                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1277974                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       160814                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4500724                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       571207                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        21509499                       # number of misc regfile reads
system.switch_cpus.numCycles                  5375130                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       175581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       351170                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            101                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3274313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3274313                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3274313                       # number of overall hits
system.cpu.dcache.overall_hits::total         3274313                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       368086                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         368086                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       368086                       # number of overall misses
system.cpu.dcache.overall_misses::total        368086                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3595607253                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3595607253                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3595607253                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3595607253                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3642399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3642399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3642399                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3642399                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.101056                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.101056                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.101056                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.101056                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  9768.389053                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9768.389053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  9768.389053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9768.389053                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       138803                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             15309                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.066758                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       110298                       # number of writebacks
system.cpu.dcache.writebacks::total            110298                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       192504                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       192504                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       192504                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       192504                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       175582                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       175582                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       175582                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       175582                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1744380557                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1744380557                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1744380557                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1744380557                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.048205                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048205                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.048205                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048205                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  9934.848430                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9934.848430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  9934.848430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9934.848430                       # average overall mshr miss latency
system.cpu.dcache.replacements                 175581                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2748226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2748226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       359206                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        359206                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3379611339                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3379611339                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3107432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3107432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.115596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.115596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  9408.560378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9408.560378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       188793                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       188793                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       170413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       170413                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1686760587                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1686760587                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.054840                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054840                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  9898.074601                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9898.074601                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       526087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         526087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    215995914                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    215995914                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       534967                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       534967                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24323.864189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24323.864189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         3711                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3711                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         5169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     57619970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     57619970                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11147.218031                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11147.218031                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3577687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            175837                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.346611                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.138247                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   255.861753                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29314773                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29314773                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1049938                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1049938                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1049938                       # number of overall hits
system.cpu.icache.overall_hits::total         1049938                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           20                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             20                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           20                       # number of overall misses
system.cpu.icache.overall_misses::total            20                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1187994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1187994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1187994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1187994                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1049958                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1049958                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1049958                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1049958                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 59399.700000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59399.700000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 59399.700000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59399.700000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       505495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       505495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       505495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       505495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 72213.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72213.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 72213.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72213.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1049938                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1049938                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           20                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1187994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1187994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1049958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1049958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 59399.700000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59399.700000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       505495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       505495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 72213.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72213.571429                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            98.119932                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1239850                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                99                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12523.737374                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    96.119932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.187734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.191640                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.193359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8399671                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8399671                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   1736166990                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       171385                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171385                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       171385                       # number of overall hits
system.l2.overall_hits::total                  171385                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4197                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4204                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4197                       # number of overall misses
system.l2.overall_misses::total                  4204                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       498712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    344859348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        345358060                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       498712                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    344859348                       # number of overall miss cycles
system.l2.overall_miss_latency::total       345358060                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       175582                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               175589                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       175582                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              175589                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.023903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.023942                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.023903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.023942                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 71244.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82168.060043                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82149.871551                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 71244.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82168.060043                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82149.871551                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  26                       # number of writebacks
system.l2.writebacks::total                        26                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4189                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         4337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8526                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       452600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    316522561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    316975161                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    311021354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       452600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    316522561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    627996515                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.023818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.023857                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.023818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048557                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 64657.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75686.886896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75668.455717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71713.477980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 64657.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75686.886896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73656.640277                       # average overall mshr miss latency
system.l2.replacements                           6039                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       110298                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           110298                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       110298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       110298                       # number of WritebackDirty accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         4337                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4337                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    311021354                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    311021354                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71713.477980                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71713.477980                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4977                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4977                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 192                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     18318299                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      18318299                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         5169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.037145                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037145                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 95407.807292                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95407.807292                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           15                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               15                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     16494988                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16494988                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.034243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.034243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 93192.022599                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93192.022599                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       498712                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       498712                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 71244.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71244.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       452600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       452600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 64657.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64657.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       166408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            166408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    326541049                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    326541049                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       170413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        170413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.023502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81533.345568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81533.345568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    300027573                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    300027573                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.023502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.023502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74913.251685                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74913.251685                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    4541                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                4541                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   223                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7570.336756                       # Cycle average of tags in use
system.l2.tags.total_refs                      403372                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     14231                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.344600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.714756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.723175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2368.969766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    76.487162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5119.441896                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.289181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.624932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.924113                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          4010                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         2428                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1310                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2427                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1485                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.489502                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.510498                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5627246                       # Number of tag accesses
system.l2.tags.data_accesses                  5627246                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      8674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      8364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000454085890                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25674                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 35                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         26                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17052                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       52                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17052                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   52                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          13310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   5985.946542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  16812.170829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.493242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1091328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    628.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1747600544                       # Total gap between requests
system.mem_ctrls.avgGap                     204349.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       555136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       535296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         2368                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 319748044.512699782848                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 516079.389344915457                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 308320572.320062339306                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1363924.100411562249                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         8674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           14                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         8364                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           52                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    310471410                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       346556                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    288986312                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   3750429629                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     35793.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     24754.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     34551.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  72123646.71                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       555136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       535296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1091328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         3328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         3328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         4337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         4182                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8526                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           26                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            26                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    319748045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       516079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    308320572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        628584696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       516079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       516079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1916866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1916866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1916866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    319748045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       516079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    308320572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       630501563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                17052                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  37                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               312614494                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              63979104                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          599804278                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18333.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35175.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               15885                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 32                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.49                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1172                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   933.187713                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   864.157266                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   237.731053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            2      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           48      4.10%      4.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           36      3.07%      7.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           18      1.54%      8.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            2      0.17%      9.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           28      2.39%     11.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           31      2.65%     14.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           22      1.88%     15.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          985     84.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1172                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1091328                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               2368                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              628.584696                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.363924                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    6289762.752000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3104562.384000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   57276741.312000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  86491.104000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 143747719.584000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 311493321.216000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 508920871.031999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1030919469.384000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   593.790502                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1137189666                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     57980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    540997324                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    6057979.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    2990156.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   55582398.144000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  101754.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 143747719.584000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 296745349.824000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 521322574.247999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1026547931.640001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   591.272578                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1164953589                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     57980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    513233401                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8349                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5912                       # Transaction distribution
system.membus.trans_dist::ReadExReq               177                       # Transaction distribution
system.membus.trans_dist::ReadExResp              177                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8349                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        22990                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  22990                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1094656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1094656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8526                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8526    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8526                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            19631156                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           78378065                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1640789                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1616764                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        10444                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       892333                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          892256                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.991371                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       431776                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        10438                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5316732                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.880961                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.037865                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3089262     58.10%     58.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       865055     16.27%     74.37% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       121493      2.29%     76.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        72833      1.37%     78.03% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4        33211      0.62%     78.65% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       110135      2.07%     80.73% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        56755      1.07%     81.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        93927      1.77%     83.56% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       874061     16.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5316732                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000565                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000566                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4850038                       # Number of memory references committed
system.switch_cpus.commit.loads               4315069                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1522755                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8477253                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5150528     51.50%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4315069     43.15%     94.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       534969      5.35%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000566                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       874061                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           417653                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3378630                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1255839                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        311878                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          10578                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       862447                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             6                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       10522024                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts            23                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1058122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               10823080                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1640789                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       892259                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               4305872                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           21168                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           1049958                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          2661                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      5374578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.013766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.916752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3241237     60.31%     60.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           237494      4.42%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           137819      2.56%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           249504      4.64%     71.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           363423      6.76%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            97065      1.81%     80.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           298137      5.55%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           165532      3.08%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           584367     10.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      5374578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.305256                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.013548                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1346122                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          185659                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          441                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          150                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          36243                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1736166990                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          10578                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           578299                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          472521                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            3                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1405832                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       2907345                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       10466639                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents          53321                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        2830227                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          25488                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     12997821                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            15646193                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         10955123                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      12461620                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           536198                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               1                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1777265                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 14874818                       # The number of ROB reads
system.switch_cpus.rob.writes                20922544                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000006                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000007                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            170419                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       110324                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           71296                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             7531                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5169                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5169                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             7                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       170413                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           14                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       526744                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                526758                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     36592512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               36593408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           13570                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           189159                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023101                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 189058     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    101      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             189159                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1736166990                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          255932926                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             11305                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         283563315                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
