\section{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically:\begin{DoxyCompactList}
\item \contentsline{section}{avrpp::bus::accumulate\_\-bits$<$ ::avrpp::typelist::null\_\-list, processor $>$}{\pageref{structavrpp_1_1bus_1_1accumulate__bits_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01processor_01_4}}{}
\item \contentsline{section}{avrpp::bus::accumulate\_\-bits$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, processor $>$}{\pageref{structavrpp_1_1bus_1_1accumulate__bits_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01processor_01_4}}{}
\item \contentsline{section}{avrpp::typelist::append$<$ null\_\-list, some\_\-class $>$}{\pageref{structavrpp_1_1typelist_1_1append_3_01null__list_00_01some__class_01_4}}{}
\item \contentsline{section}{avrpp::typelist::append$<$ typelist$<$ head, tail $>$, some\_\-class $>$}{\pageref{structavrpp_1_1typelist_1_1append_3_01typelist_3_01head_00_01tail_01_4_00_01some__class_01_4}}{}
\item \contentsline{section}{avrpp::typelist::arithmetic\_\-if$<$ if\_\-val, cls\_\-neg, cls\_\-zero, cls\_\-pos $>$}{\pageref{classavrpp_1_1typelist_1_1arithmetic__if}}{}
\item \contentsline{section}{avrpp::assert\_\-same\_\-type$<$ t, t $>$}{\pageref{structavrpp_1_1assert__same__type_3_01t_00_01t_01_4}}{}
\item \contentsline{section}{avrpp::ports::bulk\_\-port\_\-operations$<$ port\_\-class $>$}{\pageref{structavrpp_1_1ports_1_1bulk__port__operations}}{}
\item \contentsline{section}{avrpp::bus::bus\_\-pin$<$ pin\_\-class, bus\_\-bit\_\-num $>$}{\pageref{structavrpp_1_1bus_1_1bus__pin}}{}
\item \contentsline{section}{avrpp::bus::bus\_\-pin\_\-wrapper$<$ ::avrpp::typelist::null\_\-list $>$}{\pageref{classavrpp_1_1bus_1_1bus__pin__wrapper_3_01_1_1avrpp_1_1typelist_1_1null__list_01_4}}{}
\item \contentsline{section}{avrpp::bus::bus\_\-pin\_\-wrapper$<$ ::avrpp::typelist::typelist$<$ head, tail $>$ $>$}{\pageref{classavrpp_1_1bus_1_1bus__pin__wrapper_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_01_4}}{}
\item \contentsline{section}{avrpp::typelist::categorize\_\-by\_\-transformation$<$ null\_\-list, transformation $>$}{\pageref{structavrpp_1_1typelist_1_1categorize__by__transformation_3_01null__list_00_01transformation_01_4}}{}
\item \contentsline{section}{avrpp::typelist::categorize\_\-by\_\-transformation$<$ typelist$<$ head, tail $>$, transformation $>$}{\pageref{structavrpp_1_1typelist_1_1categorize__by__transformation_3_01typelist_3_01head_00_01tail_01_4_00_01transformation_01_4}}{}
\item \contentsline{section}{avrpp::typelist::compare\_\-classes$<$ a, b $>$}{\pageref{structavrpp_1_1typelist_1_1compare__classes}}{}
\item \contentsline{section}{avrpp::typelist::compare\_\-classes$<$ a, a $>$}{\pageref{structavrpp_1_1typelist_1_1compare__classes_3_01a_00_01a_01_4}}{}
\item \contentsline{section}{avrpp::compile\_\-time\_\-assert$<$ true $>$}{\pageref{structavrpp_1_1compile__time__assert_3_01true_01_4}}{}
\item \contentsline{section}{avrpp::typelist::decapitate\_\-if$<$ null\_\-list, decapitate $>$}{\pageref{structavrpp_1_1typelist_1_1decapitate__if_3_01null__list_00_01decapitate_01_4}}{}
\item \contentsline{section}{avrpp::typelist::decapitate\_\-if$<$ typelist$<$ head, tail $>$, false $>$}{\pageref{structavrpp_1_1typelist_1_1decapitate__if_3_01typelist_3_01head_00_01tail_01_4_00_01false_01_4}}{}
\item \contentsline{section}{avrpp::typelist::decapitate\_\-if$<$ typelist$<$ head, tail $>$, true $>$}{\pageref{structavrpp_1_1typelist_1_1decapitate__if_3_01typelist_3_01head_00_01tail_01_4_00_01true_01_4}}{}
\item \contentsline{section}{avrpp::delay::default\_\-delay\_\-policy}{\pageref{classavrpp_1_1delay_1_1default__delay__policy}}{}
\item \contentsline{section}{avrpp::bus::do\_\-config$<$ cls $>$}{\pageref{structavrpp_1_1bus_1_1do__config}}{}
\item \contentsline{section}{avrpp::bus::do\_\-config\_\-options$<$ cls $>$}{\pageref{structavrpp_1_1bus_1_1do__config__options}}{}
\item \contentsline{section}{avrpp::bus::do\_\-in$<$ cls $>$}{\pageref{structavrpp_1_1bus_1_1do__in}}{}
\item \contentsline{section}{avrpp::bus::do\_\-out$<$ cls $>$}{\pageref{structavrpp_1_1bus_1_1do__out}}{}
\item \contentsline{section}{avrpp::bus::do\_\-read\_\-outs$<$ cls $>$}{\pageref{structavrpp_1_1bus_1_1do__read__outs}}{}
\item \contentsline{section}{avrpp::bus::do\_\-update$<$ cls $>$}{\pageref{structavrpp_1_1bus_1_1do__update}}{}
\item \contentsline{section}{avrpp::typelist::erase$<$ class\_\-list, del $>$}{\pageref{structavrpp_1_1typelist_1_1erase}}{}
\item \contentsline{section}{avrpp::typelist::erase$<$ null\_\-list, del $>$}{\pageref{structavrpp_1_1typelist_1_1erase_3_01null__list_00_01del_01_4}}{}
\item \contentsline{section}{avrpp::typelist::erase$<$ typelist$<$ del, tail $>$, del $>$}{\pageref{structavrpp_1_1typelist_1_1erase_3_01typelist_3_01del_00_01tail_01_4_00_01del_01_4}}{}
\item \contentsline{section}{avrpp::typelist::filter$<$ null\_\-list, filter\_\-class $>$}{\pageref{structavrpp_1_1typelist_1_1filter_3_01null__list_00_01filter__class_01_4}}{}
\item \contentsline{section}{avrpp::typelist::filter$<$ typelist$<$ head, tail $>$, filter\_\-class $>$}{\pageref{structavrpp_1_1typelist_1_1filter_3_01typelist_3_01head_00_01tail_01_4_00_01filter__class_01_4}}{}
\item \contentsline{section}{avrpp::typelist::foreach$<$ class\_\-list, processor $>$}{\pageref{structavrpp_1_1typelist_1_1foreach}}{}
\item \contentsline{section}{avrpp::typelist::foreach$<$ null\_\-list, processor $>$}{\pageref{structavrpp_1_1typelist_1_1foreach_3_01null__list_00_01processor_01_4}}{}
\item \contentsline{section}{avrpp::bus::get\_\-bulk$<$ bus\_\-pin\_\-inst $>$}{\pageref{structavrpp_1_1bus_1_1get__bulk}}{}
\item \contentsline{section}{avrpp::bus::get\_\-bulk\_\-and\_\-shift$<$ bus\_\-pin\_\-inst $>$}{\pageref{structavrpp_1_1bus_1_1get__bulk__and__shift}}{}
\item \contentsline{section}{avrpp::bus::get\_\-bulk\_\-type$<$ group\_\-cls $>$}{\pageref{structavrpp_1_1bus_1_1get__bulk__type}}{}
\item \contentsline{section}{avrpp::typelist::get\_\-by\_\-index$<$ null\_\-list, index $>$}{\pageref{structavrpp_1_1typelist_1_1get__by__index_3_01null__list_00_01index_01_4}}{}
\item \contentsline{section}{avrpp::typelist::get\_\-by\_\-index$<$ typelist$<$ head, tail $>$, 0 $>$}{\pageref{structavrpp_1_1typelist_1_1get__by__index_3_01typelist_3_01head_00_01tail_01_4_00_010_01_4}}{}
\item \contentsline{section}{avrpp::typelist::get\_\-by\_\-index$<$ typelist$<$ head, tail $>$, index $>$}{\pageref{structavrpp_1_1typelist_1_1get__by__index_3_01typelist_3_01head_00_01tail_01_4_00_01index_01_4}}{}
\item \contentsline{section}{avrpp::datatypes::get\_\-enclosing\_\-type\_\-by\_\-bits\_\-num$<$ num\_\-bits $>$}{\pageref{structavrpp_1_1datatypes_1_1get__enclosing__type__by__bits__num}}{}
\item \contentsline{section}{avrpp::datatypes::get\_\-enclosing\_\-type\_\-by\_\-sizeof$<$ ::avrpp::typelist::null\_\-list, size $>$}{\pageref{classavrpp_1_1datatypes_1_1get__enclosing__type__by__sizeof_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01size_01_4}}{}
\item \contentsline{section}{avrpp::datatypes::get\_\-enclosing\_\-type\_\-by\_\-sizeof$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, size $>$}{\pageref{classavrpp_1_1datatypes_1_1get__enclosing__type__by__sizeof_3_01_1_1avrpp_1_1typelist_1_1typelis9fc0eb4240be8e1020d3e8f1e14a8622}}{}
\item \contentsline{section}{avrpp::typelist::get\_\-index$<$ null\_\-list, null\_\-list, head\_\-length $>$}{\pageref{structavrpp_1_1typelist_1_1get__index_3_01null__list_00_01null__list_00_01head__length_01_4}}{}
\item \contentsline{section}{avrpp::typelist::get\_\-index$<$ null\_\-list, some\_\-class, head\_\-length $>$}{\pageref{structavrpp_1_1typelist_1_1get__index_3_01null__list_00_01some__class_00_01head__length_01_4}}{}
\item \contentsline{section}{avrpp::typelist::get\_\-index$<$ typelist$<$ head, tail $>$, some\_\-class, head\_\-length $>$}{\pageref{structavrpp_1_1typelist_1_1get__index_3_01typelist_3_01head_00_01tail_01_4_00_01some__class_00_01head__length_01_4}}{}
\item \contentsline{section}{avrpp::typelist::get\_\-index$<$ typelist$<$ some\_\-class, tail $>$, some\_\-class, head\_\-length $>$}{\pageref{structavrpp_1_1typelist_1_1get__index_3_01typelist_3_01some__class_00_01tail_01_4_00_01some__class_00_01head__length_01_4}}{}
\item \contentsline{section}{avrpp::bus::get\_\-options\_\-transformation$<$ cls $>$}{\pageref{structavrpp_1_1bus_1_1get__options__transformation}}{}
\item \contentsline{section}{avrpp::bus::get\_\-port$<$ bus\_\-pin\_\-inst $>$}{\pageref{structavrpp_1_1bus_1_1get__port}}{}
\item \contentsline{section}{avrpp::datatypes::get\_\-widest\_\-type$<$ ::avrpp::typelist::typelist$<$ head, tail $>$ $>$}{\pageref{classavrpp_1_1datatypes_1_1get__widest__type_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_01_4}}{}
\item \contentsline{section}{avrpp::datatypes::get\_\-widest\_\-type$<$ ::avrpp::typelist::typelist$<$ head,::avrpp::typelist::null\_\-list $>$ $>$}{\pageref{classavrpp_1_1datatypes_1_1get__widest__type_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_17d8c55404f4f223d4953ba4d90da08b2}}{}
\item \contentsline{section}{avrpp::bus::group\_\-base$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__base_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{avrpp::bus::group\_\-iobase$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__iobase_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{avrpp::bus::group\_\-input$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__input_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}}{}
\item \contentsline{section}{avrpp::bus::group\_\-output$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__output_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{avrpp::bus::group\_\-options$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__options_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}}{}
\item \contentsline{section}{avrpp::bus::group\_\-update\_\-inputs$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__update__inputs_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}}{}
\item \contentsline{section}{avrpp::bus::group\_\-update\_\-outputs$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__update__outputs_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{avrpp::bus::group\_\-base$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-data\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__base_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__data__type_01_4}}{}
\item \contentsline{section}{avrpp::bus::group\_\-iobase$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__iobase_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{avrpp::bus::group\_\-input$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__input_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}}{}
\item \contentsline{section}{avrpp::bus::group\_\-output$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__output_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{avrpp::bus::group\_\-options$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__options_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}}{}
\item \contentsline{section}{avrpp::bus::group\_\-update\_\-inputs$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__update__inputs_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}}{}
\item \contentsline{section}{avrpp::bus::group\_\-update\_\-outputs$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$}{\pageref{structavrpp_1_1bus_1_1group__update__outputs_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}}{}
\item \contentsline{section}{avrpp::locking::guard$<$ locking\_\-policy $>$}{\pageref{structavrpp_1_1locking_1_1guard}}{}
\item \contentsline{section}{avrpp::ports::hi\_\-z$<$ bulk $>$}{\pageref{structavrpp_1_1ports_1_1hi__z}}{}
\item \contentsline{section}{avrpp::ports::input$<$ port\_\-class, pin, opts, locking\_\-policy $>$}{\pageref{structavrpp_1_1ports_1_1input}}{}
\item \contentsline{section}{avrpp::bus::input\_\-bus$<$ pin\_\-list, locking\_\-policy $>$}{\pageref{structavrpp_1_1bus_1_1input__bus}}{}
\item \contentsline{section}{avrpp::typelist::integer$<$ i $>$}{\pageref{structavrpp_1_1typelist_1_1integer}}{}
\item \contentsline{section}{avrpp::typelist::join$<$ null\_\-list, list2 $>$}{\pageref{structavrpp_1_1typelist_1_1join_3_01null__list_00_01list2_01_4}}{}
\item \contentsline{section}{avrpp::typelist::join$<$ null\_\-list, null\_\-list $>$}{\pageref{structavrpp_1_1typelist_1_1join_3_01null__list_00_01null__list_01_4}}{}
\item \contentsline{section}{avrpp::typelist::join$<$ typelist$<$ head1, tail1 $>$, list2 $>$}{\pageref{structavrpp_1_1typelist_1_1join_3_01typelist_3_01head1_00_01tail1_01_4_00_01list2_01_4}}{}
\item \contentsline{section}{avrpp::typelist::length$<$ class\_\-list $>$}{\pageref{structavrpp_1_1typelist_1_1length}}{}
\item \contentsline{section}{avrpp::bus::input\_\-bus$<$ pin\_\-list, locking\_\-policy $>$::make\_\-group\_\-input$<$ p\_\-list $>$}{\pageref{structavrpp_1_1bus_1_1input__bus_1_1make__group__input}}{}
\item \contentsline{section}{avrpp::bus::output\_\-bus$<$ pin\_\-list, locking\_\-policy $>$::make\_\-group\_\-output$<$ p\_\-list $>$}{\pageref{structavrpp_1_1bus_1_1output__bus_1_1make__group__output}}{}
\item \contentsline{section}{avrpp::bus::input\_\-bus$<$ pin\_\-list, locking\_\-policy $>$::make\_\-group\_\-update\_\-inputs$<$ p\_\-list $>$}{\pageref{structavrpp_1_1bus_1_1input__bus_1_1make__group__update__inputs}}{}
\item \contentsline{section}{avrpp::bus::output\_\-bus$<$ pin\_\-list, locking\_\-policy $>$::make\_\-group\_\-update\_\-outputs$<$ p\_\-list $>$}{\pageref{structavrpp_1_1bus_1_1output__bus_1_1make__group__update__outputs}}{}
\item \contentsline{section}{avrpp::bus::group\_\-iobase$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$::make\_\-option\_\-group$<$ cls $>$}{\pageref{structavrpp_1_1bus_1_1group__iobase_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_a212532d66805ee5c98633543044dcc5}}{}
\item \contentsline{section}{avrpp::typelist::max$<$ ::avrpp::typelist::typelist$<$ head, null\_\-list $>$, compare\_\-classes $>$}{\pageref{classavrpp_1_1typelist_1_1max_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01null__list_01_4_00_01compare__classes_01_4}}{}
\item \contentsline{section}{avrpp::typelist::max$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, compare\_\-classes $>$}{\pageref{classavrpp_1_1typelist_1_1max_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01compare__classes_01_4}}{}
\item \contentsline{section}{avrpp::delay::ms$<$ val $>$}{\pageref{structavrpp_1_1delay_1_1ms}}{}
\item \contentsline{section}{avrpp::delay::no\_\-delay\_\-policy}{\pageref{structavrpp_1_1delay_1_1no__delay__policy}}{}
\item \contentsline{section}{avrpp::locking::no\_\-locking}{\pageref{structavrpp_1_1locking_1_1no__locking}}{}
\item \contentsline{section}{avrpp::ports::no\_\-options$<$ bulk $>$}{\pageref{structavrpp_1_1ports_1_1no__options}}{}
\item \contentsline{section}{avrpp::ports::noupdate\_\-port}{\pageref{structavrpp_1_1ports_1_1noupdate__port}}{}
\item \contentsline{section}{avrpp::delay::ns$<$ val $>$}{\pageref{structavrpp_1_1delay_1_1ns}}{}
\item \contentsline{section}{avrpp::typelist::null\_\-list}{\pageref{structavrpp_1_1typelist_1_1null__list}}{}
\item \contentsline{section}{avrpp::ports::output$<$ port\_\-class, pin, locking\_\-policy $>$}{\pageref{structavrpp_1_1ports_1_1output}}{}
\item \contentsline{section}{avrpp::bus::output\_\-bus$<$ pin\_\-list, locking\_\-policy $>$}{\pageref{structavrpp_1_1bus_1_1output__bus}}{}
\item \contentsline{section}{avrpp::bus::pin\_\-io\_\-grouping\_\-category$<$ bulk\_\-ops, bit\_\-shift $>$}{\pageref{structavrpp_1_1bus_1_1pin__io__grouping__category}}{}
\item \contentsline{section}{avrpp::bus::pin\_\-to\_\-config\_\-grouping\_\-transformation$<$ pin\_\-class $>$}{\pageref{structavrpp_1_1bus_1_1pin__to__config__grouping__transformation}}{}
\item \contentsline{section}{avrpp::bus::pin\_\-to\_\-io\_\-grouping\_\-transformation$<$ pin\_\-class $>$}{\pageref{structavrpp_1_1bus_1_1pin__to__io__grouping__transformation}}{}
\item \contentsline{section}{avrpp::bus::pin\_\-to\_\-update\_\-grouping\_\-transformation$<$ pin\_\-class $>$}{\pageref{structavrpp_1_1bus_1_1pin__to__update__grouping__transformation}}{}
\item \contentsline{section}{avrpp::ports::pullup$<$ bulk $>$}{\pageref{structavrpp_1_1ports_1_1pullup}}{}
\item \contentsline{section}{avrpp::delay::s$<$ val $>$}{\pageref{structavrpp_1_1delay_1_1s}}{}
\item \contentsline{section}{avrpp::typelist::split\_\-by\_\-categories$<$ class\_\-list, null\_\-list, transformation $>$}{\pageref{structavrpp_1_1typelist_1_1split__by__categories_3_01class__list_00_01null__list_00_01transformation_01_4}}{}
\item \contentsline{section}{avrpp::typelist::split\_\-by\_\-categories$<$ class\_\-list, typelist$<$ clist\_\-head, clist\_\-tail $>$, transformation $>$}{\pageref{structavrpp_1_1typelist_1_1split__by__categories_3_01class__list_00_01typelist_3_01clist__head_0fa46119bbacf04c898014ff4be749bde}}{}
\item \contentsline{section}{avrpp::typelist::transform$<$ null\_\-list, transformation $>$}{\pageref{structavrpp_1_1typelist_1_1transform_3_01null__list_00_01transformation_01_4}}{}
\item \contentsline{section}{avrpp::typelist::transform$<$ typelist$<$ head, tail $>$, transformation $>$}{\pageref{structavrpp_1_1typelist_1_1transform_3_01typelist_3_01head_00_01tail_01_4_00_01transformation_01_4}}{}
\item \contentsline{section}{avrpp::bus::type\_\-and\_\-number$<$ cls, num $>$}{\pageref{structavrpp_1_1bus_1_1type__and__number}}{}
\item \contentsline{section}{avrpp::typelist::typelist$<$ head\_\-class, tail\_\-list $>$}{\pageref{structavrpp_1_1typelist_1_1typelist}}{}
\item \contentsline{section}{avrpp::typelist::unique$<$ class\_\-list $>$}{\pageref{structavrpp_1_1typelist_1_1unique}}{}
\item \contentsline{section}{avrpp::typelist::unique$<$ null\_\-list $>$}{\pageref{structavrpp_1_1typelist_1_1unique_3_01null__list_01_4}}{}
\item \contentsline{section}{avrpp::delay::us$<$ val $>$}{\pageref{structavrpp_1_1delay_1_1us}}{}
\end{DoxyCompactList}
