# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
namespace eval ::optrace {
  variable script "C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/Original_RVfpga/Original_RVfpga.runs/synth_1/rvfpgabasys3.tcl"
  variable category "vivado_synth"
}

# Try to connect to running dispatch if we haven't done so already.
# This code assumes that the Tcl interpreter is not using threads,
# since the ::dispatch::connected variable isn't mutex protected.
if {![info exists ::dispatch::connected]} {
  namespace eval ::dispatch {
    variable connected false
    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
      set result "true"
      if {[catch {
        if {[lsearch -exact [package names] DispatchTcl] < 0} {
          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
        }
        if {$result eq "false"} {
          puts "WARNING: Could not load dispatch client library"
        }
        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
        if { $connect_id eq "" } {
          puts "WARNING: Could not initialize dispatch client"
        } else {
          puts "INFO: Dispatch client connection id - $connect_id"
          set connected true
        }
      } catch_res]} {
        puts "WARNING: failed to connect to dispatch server - $catch_res"
      }
    }
  }
}
if {$::dispatch::connected} {
  # Remove the dummy proc if it exists.
  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
    rename ::OPTRACE ""
  }
  proc ::OPTRACE { task action {tags {} } } {
    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
  }
  # dispatch is generic. We specifically want to attach logging.
  ::vitis_log::connect_client
} else {
  # Add dummy proc if it doesn't exist.
  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
        # Do nothing
    }
  }
}

OPTRACE "synth_1" START { ROLLUP_AUTO }
OPTRACE "Creating in-memory project" START { }
create_project -in_memory -part xc7a35tcpg236-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/Original_RVfpga/Original_RVfpga.cache/wt} [current_project]
set_property parent.project_path {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/Original_RVfpga/Original_RVfpga.xpr} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part_repo_paths {C:/Users/minde/AppData/Roaming/Xilinx/Vivado/2024.1/xhub/board_store/xilinx_board_store} [current_project]
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
set_property ip_output_repo {c:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/Original_RVfpga/Original_RVfpga.cache/ip} [current_project]
set_property ip_cache_permissions {read write} [current_project]
set_property include_dirs {
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include}
} [current_fileset]
OPTRACE "Creating in-memory project" END { }
OPTRACE "Adding files" START { }
read_verilog {
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/common_defines.vh}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/gpio/gpio_defines.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/ptc/ptc_defines.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/uart/uart_defines.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/pic_map_auto.h}
}
set_property file_type "Verilog Header" [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/common_defines.vh}}]
set_property is_global_include true [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/common_defines.vh}}]
set_property file_type "Verilog Header" [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/gpio/gpio_defines.v}}]
set_property file_type "Verilog Header" [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/ptc/ptc_defines.v}}]
set_property file_type "Verilog Header" [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/uart/uart_defines.v}}]
set_property file_type "Verilog Header" [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.vh}}]
set_property file_type "Verilog Header" [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.vh}}]
set_property file_type "Verilog Header" [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh}}]
set_property file_type "Verilog Header" [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh}}]
set_property file_type "Verilog Header" [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh}}]
set_property file_type "Verilog Header" [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_param.vh}}]
set_property file_type "Verilog Header" [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/pic_map_auto.h}}]
read_mem {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/BootROM/sw/boot_main.mem}}
read_verilog -library xil_defaultlib -sv {
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/axi_intercon.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/beh_lib.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/bscan_tap.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_def.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dbg/el2_dbg.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_decode_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_gpr_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_ib_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_tlu_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/dec/el2_dec_trigger.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_dma_ctrl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_alu_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_div_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/exu/el2_exu_mul_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_aln_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_bp_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_compress_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ic_mem.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_iccm_mem.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_ifc_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/ifu/el2_ifu_mem_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/el2_lib.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_addrcheck.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_buffer.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_bus_intf.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_clkdomain.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_dccm_mem.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_ecc.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_lsc_ctl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_stbuf.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lsu/el2_lsu_trigger.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_mem.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_pic_ctrl.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/el2_veer.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/lib/mem_lib.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/veer_el2_wrapper.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/rvfpgabasys3.sv}
}
set_property is_global_include true [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh}}]
read_verilog -library xil_defaultlib {
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/AxiToWb/axi2wb.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/axi_ram.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/OtherSources/clk_gen_basys3.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/BootROM/dpram64.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/spi/fifo4.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/gpio/gpio_top.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/ptc/ptc_top.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/uart/raminfr.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/spi/simple_spi_top.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/uart/uart_receiver.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/uart/uart_regs.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/uart/uart_rfifo.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/uart/uart_sync_flops.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/uart/uart_tfifo.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/uart/uart_top.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/uart/uart_transmitter.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Peripherals/uart/uart_wb.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/veerwolf_core.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/BootROM/wb_mem_wrapper.v}
  {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog/wb_mux.v}
}
OPTRACE "Adding files" END { }
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/rvfpgabasys3.xdc}}
set_property used_in_implementation false [get_files {{C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/src/rvfpgabasys3.xdc}}]

set_param ips.enableIPCacheLiteLoad 1

read_checkpoint -auto_incremental -incremental {C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/RVfpga_Basys3/Original_RVfpga/Original_RVfpga.srcs/utils_1/imports/synth_1/rvfpgabasys3.dcp}
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top rvfpgabasys3 -part xc7a35tcpg236-1
OPTRACE "synth_design" END { }
if { [get_msg_config -count -severity {CRITICAL WARNING}] > 0 } {
 send_msg_id runtcl-6 info "Synthesis results are not added to the cache due to CRITICAL_WARNING"
}


OPTRACE "write_checkpoint" START { CHECKPOINT }
# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef rvfpgabasys3.dcp
OPTRACE "write_checkpoint" END { }
OPTRACE "synth reports" START { REPORT }
generate_parallel_reports -reports { "report_utilization -file rvfpgabasys3_utilization_synth.rpt -pb rvfpgabasys3_utilization_synth.pb"  } 
OPTRACE "synth reports" END { }
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
OPTRACE "synth_1" END { }
