async_fifo_2048x8b.v,verilog,xil_defaultlib,../../../../ov5640_udp_pc.srcs/sources_1/ip/async_fifo_2048x8b/sim/async_fifo_2048x8b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
