//********************************************************************************************************************************
// Use this file to configure port mapping between the Tester peripherals, UUT peripherals and external interface of the Tester.
// This TEMPLATE file was auto-generated by the 'make tester-config' target (portmap_utils.py)
// Port map syntax:
//    <peripheral_corename>[<peripheral_instance_number>].<peripheral_signal_name> : External
//    <peripheral_corename>[<peripheral_instance_number>].<peripheral_signal_name> : <other_peripheral_corename>[<other_peripheral_instance_number>].<other_peripheral_signal_name>
// Example, to connect UART instance number 0 of UUT (IOBSOC) to UART instance number 1 of Tester:
//    UART[1].UART_txd : IOBSOC[0].UART0_rxd
//    UART[1].UART_rxd : IOBSOC[0].UART0_txd
//    UART[1].UART_rts : IOBSOC[0].UART0_cts
//    UART[1].UART_cts : IOBSOC[0].UART0_rts
// Example, to connect UART instance number 0 of Tester to a dedicated external interface of the Tester: 
//    UART[0].UART_rxd : External
//    UART[0].UART_txd : External
//    UART[0].UART_cts : External
//    UART[0].UART_rts : External
//********************************************************************************************************************************
// Connect UART 0 of Tester to external console
UART[0].txd : External
UART[0].rxd : External
UART[0].cts : External
UART[0].rts : External

// Connect UART 1 of Tester to UART 0 of IOb-soc-sha
UART[1].txd : IOBSOCSHA[0].uart_rxd
UART[1].rxd : IOBSOCSHA[0].uart_txd
UART[1].cts : IOBSOCSHA[0].uart_rts
UART[1].rts : IOBSOCSHA[0].uart_cts

//Connect ETHERNET 0 of Tester to external interface
ETHERNET[0].ETH_PHY_RESETN : External
ETHERNET[0].PLL_LOCKED : External
ETHERNET[0].RX_CLK : External
ETHERNET[0].RX_DATA : External
ETHERNET[0].RX_DV : External
ETHERNET[0].TX_CLK : External
ETHERNET[0].TX_EN : External
ETHERNET[0].TX_DATA : External

// Leave ETHERNET RESETIN signals unconnected
ETHERNET[1].ETH_PHY_RESETN : External
IOBSOCSHA[0].ETH_PHY_RESETN : External

// Connect ETHERNET PLL_LOCKED and CLOCK inputs to outputs of clock generator (ETHCLOCKGEN)
ETHERNET[1].PLL_LOCKED : ETHCLOCKGEN[0].PLL_LOCKED_0
IOBSOCSHA[0].PLL_LOCKED : ETHCLOCKGEN[0].PLL_LOCKED_1
ETHERNET[1].RX_CLK : ETHCLOCKGEN[0].RX_CLK_0
ETHERNET[1].TX_CLK : ETHCLOCKGEN[0].TX_CLK_0
IOBSOCSHA[0].TX_CLK : ETHCLOCKGEN[0].TX_CLK_1
IOBSOCSHA[0].RX_CLK : ETHCLOCKGEN[0].RX_CLK_1

// Connect ETHERNET 1 of Tester to ETHERNET 0 of IOb-soc-sha
ETHERNET[1].RX_DATA : IOBSOCSHA[0].TX_DATA
ETHERNET[1].RX_DV : IOBSOCSHA[0].TX_EN
ETHERNET[1].TX_DATA : IOBSOCSHA[0].RX_DATA
ETHERNET[1].TX_EN : IOBSOCSHA[0].RX_DV
