Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 10 18:52:24 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     22          
LUTAR-1    Warning           LUT drives async reset alert    8           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: inc (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_input/I0_reg[0]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_input/I0_reg[0]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_input/I0_reg[0]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_input/I0_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_input/I0_reg[1]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_input/I0_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_input/I0_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_input/I0_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_input/I0_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_input/I0_reg[3]_P/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: newclk/out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_output/dispClk/counterout_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.720        0.000                      0                   35        0.187        0.000                      0                   35        3.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.720        0.000                      0                   35        0.187        0.000                      0                   35        3.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 1.695ns (74.395%)  route 0.583ns (25.605%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    newclk/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.583     6.412    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.086 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  newclk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    newclk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  newclk/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.428    newclk/counterout_reg[12]_i_1_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.651 r  newclk/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.651    newclk/counterout_reg[16]_i_1_n_7
    SLICE_X40Y64         FDRE                                         r  newclk/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558    14.916    newclk/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  newclk/counterout_reg[16]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.062    15.371    newclk/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.723ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 1.692ns (74.361%)  route 0.583ns (25.639%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    newclk/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.583     6.412    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.086 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  newclk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    newclk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.648 r  newclk/counterout_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.648    newclk/counterout_reg[12]_i_1_n_6
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558    14.916    newclk/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[13]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.062    15.371    newclk/counterout_reg[13]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 1.671ns (74.122%)  route 0.583ns (25.878%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    newclk/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.583     6.412    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.086 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  newclk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    newclk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.627 r  newclk/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.627    newclk/counterout_reg[12]_i_1_n_4
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558    14.916    newclk/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[15]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.062    15.371    newclk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 1.597ns (73.244%)  route 0.583ns (26.756%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    newclk/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.583     6.412    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.086 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  newclk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    newclk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.553 r  newclk/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.553    newclk/counterout_reg[12]_i_1_n_5
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558    14.916    newclk/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[14]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.062    15.371    newclk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 seg_output/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_output/dispClk/counterout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.740     5.374    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  seg_output/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  seg_output/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.480     6.311    seg_output/dispClk/counterout_reg_n_0_[1]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.985 r  seg_output/dispClk/counterout_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.985    seg_output/dispClk/counterout_reg[0]_i_1__0_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  seg_output/dispClk/counterout_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.099    seg_output/dispClk/counterout_reg[4]_i_1__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  seg_output/dispClk/counterout_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    seg_output/dispClk/counterout_reg[8]_i_1__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  seg_output/dispClk/counterout_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.327    seg_output/dispClk/counterout_reg[12]_i_1__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.550 r  seg_output/dispClk/counterout_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.550    seg_output/dispClk/counterout_reg[16]_i_1__0_n_7
    SLICE_X41Y60         FDRE                                         r  seg_output/dispClk/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561    14.919    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  seg_output/dispClk/counterout_reg[16]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X41Y60         FDRE (Setup_fdre_C_D)        0.062    15.374    seg_output/dispClk/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 seg_output/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_output/dispClk/counterout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.740     5.374    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  seg_output/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  seg_output/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.480     6.311    seg_output/dispClk/counterout_reg_n_0_[1]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.985 r  seg_output/dispClk/counterout_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.985    seg_output/dispClk/counterout_reg[0]_i_1__0_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  seg_output/dispClk/counterout_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.099    seg_output/dispClk/counterout_reg[4]_i_1__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  seg_output/dispClk/counterout_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    seg_output/dispClk/counterout_reg[8]_i_1__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.547 r  seg_output/dispClk/counterout_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.547    seg_output/dispClk/counterout_reg[12]_i_1__0_n_6
    SLICE_X41Y59         FDRE                                         r  seg_output/dispClk/counterout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561    14.919    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  seg_output/dispClk/counterout_reg[13]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X41Y59         FDRE (Setup_fdre_C_D)        0.062    15.374    seg_output/dispClk/counterout_reg[13]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.581ns (73.046%)  route 0.583ns (26.954%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    newclk/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.583     6.412    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.086 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  newclk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.314    newclk/counterout_reg[8]_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.537 r  newclk/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.537    newclk/counterout_reg[12]_i_1_n_7
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558    14.916    newclk/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[12]/C
                         clock pessimism              0.429    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.062    15.371    newclk/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 1.578ns (73.009%)  route 0.583ns (26.991%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    newclk/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.583     6.412    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.086 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.534 r  newclk/counterout_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.534    newclk/counterout_reg[8]_i_1_n_6
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.559    14.917    newclk/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[9]/C
                         clock pessimism              0.429    15.345    
                         clock uncertainty           -0.035    15.310    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)        0.062    15.372    newclk/counterout_reg[9]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 seg_output/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_output/dispClk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.740     5.374    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  seg_output/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  seg_output/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.480     6.311    seg_output/dispClk/counterout_reg_n_0_[1]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.985 r  seg_output/dispClk/counterout_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.985    seg_output/dispClk/counterout_reg[0]_i_1__0_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  seg_output/dispClk/counterout_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.099    seg_output/dispClk/counterout_reg[4]_i_1__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  seg_output/dispClk/counterout_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    seg_output/dispClk/counterout_reg[8]_i_1__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.526 r  seg_output/dispClk/counterout_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.526    seg_output/dispClk/counterout_reg[12]_i_1__0_n_4
    SLICE_X41Y59         FDRE                                         r  seg_output/dispClk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.561    14.919    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  seg_output/dispClk/counterout_reg[15]/C
                         clock pessimism              0.429    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X41Y59         FDRE (Setup_fdre_C_D)        0.062    15.374    seg_output/dispClk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.859ns  (required time - arrival time)
  Source:                 newclk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.557ns (72.744%)  route 0.583ns (27.256%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.738     5.372    newclk/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  newclk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.583     6.412    newclk/counterout_reg_n_0_[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.086 r  newclk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    newclk/counterout_reg[0]_i_1_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  newclk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    newclk/counterout_reg[4]_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.513 r  newclk/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.513    newclk/counterout_reg[8]_i_1_n_4
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.559    14.917    newclk/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[11]/C
                         clock pessimism              0.429    15.345    
                         clock uncertainty           -0.035    15.310    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)        0.062    15.372    newclk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 newclk/counterout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.657%)  route 0.132ns (48.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.584     1.462    newclk/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  newclk/counterout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  newclk/counterout_reg[16]/Q
                         net (fo=2, routed)           0.132     1.735    newclk/p_0_in
    SLICE_X41Y62         FDRE                                         r  newclk/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.979    newclk/clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  newclk/out_reg/C
                         clock pessimism             -0.501     1.478    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.070     1.548    newclk/out_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_output/dispClk/counterout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_output/dispClk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.465    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  seg_output/dispClk/counterout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_output/dispClk/counterout_reg[11]/Q
                         net (fo=1, routed)           0.108     1.714    seg_output/dispClk/counterout_reg_n_0_[11]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  seg_output/dispClk/counterout_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.822    seg_output/dispClk/counterout_reg[8]_i_1__0_n_4
    SLICE_X41Y58         FDRE                                         r  seg_output/dispClk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  seg_output/dispClk/counterout_reg[11]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.105     1.570    seg_output/dispClk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_output/dispClk/counterout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_output/dispClk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.465    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  seg_output/dispClk/counterout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_output/dispClk/counterout_reg[15]/Q
                         net (fo=1, routed)           0.108     1.714    seg_output/dispClk/counterout_reg_n_0_[15]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  seg_output/dispClk/counterout_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.822    seg_output/dispClk/counterout_reg[12]_i_1__0_n_4
    SLICE_X41Y59         FDRE                                         r  seg_output/dispClk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  seg_output/dispClk/counterout_reg[15]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.105     1.570    seg_output/dispClk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_output/dispClk/counterout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_output/dispClk/counterout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.466    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  seg_output/dispClk/counterout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  seg_output/dispClk/counterout_reg[3]/Q
                         net (fo=1, routed)           0.108     1.715    seg_output/dispClk/counterout_reg_n_0_[3]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  seg_output/dispClk/counterout_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.823    seg_output/dispClk/counterout_reg[0]_i_1__0_n_4
    SLICE_X41Y56         FDRE                                         r  seg_output/dispClk/counterout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.983    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  seg_output/dispClk/counterout_reg[3]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.105     1.571    seg_output/dispClk/counterout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_output/dispClk/counterout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_output/dispClk/counterout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.465    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  seg_output/dispClk/counterout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_output/dispClk/counterout_reg[7]/Q
                         net (fo=1, routed)           0.108     1.714    seg_output/dispClk/counterout_reg_n_0_[7]
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  seg_output/dispClk/counterout_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.822    seg_output/dispClk/counterout_reg[4]_i_1__0_n_4
    SLICE_X41Y57         FDRE                                         r  seg_output/dispClk/counterout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  seg_output/dispClk/counterout_reg[7]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.105     1.570    seg_output/dispClk/counterout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_output/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_output/dispClk/counterout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.465    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  seg_output/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_output/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.105     1.711    seg_output/dispClk/counterout_reg_n_0_[4]
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  seg_output/dispClk/counterout_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.826    seg_output/dispClk/counterout_reg[4]_i_1__0_n_7
    SLICE_X41Y57         FDRE                                         r  seg_output/dispClk/counterout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  seg_output/dispClk/counterout_reg[4]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.105     1.570    seg_output/dispClk/counterout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_output/dispClk/counterout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_output/dispClk/counterout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.465    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  seg_output/dispClk/counterout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_output/dispClk/counterout_reg[8]/Q
                         net (fo=1, routed)           0.105     1.711    seg_output/dispClk/counterout_reg_n_0_[8]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  seg_output/dispClk/counterout_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.826    seg_output/dispClk/counterout_reg[8]_i_1__0_n_7
    SLICE_X41Y58         FDRE                                         r  seg_output/dispClk/counterout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  seg_output/dispClk/counterout_reg[8]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.105     1.570    seg_output/dispClk/counterout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_output/dispClk/counterout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_output/dispClk/counterout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.465    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  seg_output/dispClk/counterout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_output/dispClk/counterout_reg[10]/Q
                         net (fo=1, routed)           0.109     1.715    seg_output/dispClk/counterout_reg_n_0_[10]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  seg_output/dispClk/counterout_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.826    seg_output/dispClk/counterout_reg[8]_i_1__0_n_5
    SLICE_X41Y58         FDRE                                         r  seg_output/dispClk/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  seg_output/dispClk/counterout_reg[10]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.105     1.570    seg_output/dispClk/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_output/dispClk/counterout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_output/dispClk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.465    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  seg_output/dispClk/counterout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_output/dispClk/counterout_reg[14]/Q
                         net (fo=1, routed)           0.109     1.715    seg_output/dispClk/counterout_reg_n_0_[14]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  seg_output/dispClk/counterout_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.826    seg_output/dispClk/counterout_reg[12]_i_1__0_n_5
    SLICE_X41Y59         FDRE                                         r  seg_output/dispClk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.982    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  seg_output/dispClk/counterout_reg[14]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.105     1.570    seg_output/dispClk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_output/dispClk/counterout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_output/dispClk/counterout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.466    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  seg_output/dispClk/counterout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  seg_output/dispClk/counterout_reg[2]/Q
                         net (fo=1, routed)           0.109     1.716    seg_output/dispClk/counterout_reg_n_0_[2]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  seg_output/dispClk/counterout_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.827    seg_output/dispClk/counterout_reg[0]_i_1__0_n_5
    SLICE_X41Y56         FDRE                                         r  seg_output/dispClk/counterout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.983    seg_output/dispClk/clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  seg_output/dispClk/counterout_reg[2]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.105     1.571    seg_output/dispClk/counterout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y60    newclk/counterout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y62    newclk/counterout_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y62    newclk/counterout_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y63    newclk/counterout_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y63    newclk/counterout_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y63    newclk/counterout_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y63    newclk/counterout_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y64    newclk/counterout_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y60    newclk/counterout_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y60    newclk/counterout_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y60    newclk/counterout_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y62    newclk/counterout_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y62    newclk/counterout_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y62    newclk/counterout_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y62    newclk/counterout_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y63    newclk/counterout_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y63    newclk/counterout_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y63    newclk/counterout_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y63    newclk/counterout_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    newclk/counterout_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    newclk/counterout_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y62    newclk/counterout_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y62    newclk/counterout_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y62    newclk/counterout_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y62    newclk/counterout_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    newclk/counterout_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    newclk/counterout_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    newclk/counterout_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    newclk/counterout_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.777ns  (logic 6.440ns (43.586%)  route 8.336ns (56.414%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT3=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  inc_IBUF_inst/O
                         net (fo=8, routed)           2.847     4.298    count_input/inc_IBUF
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.422 r  count_input/I0_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.803     5.225    count_input/I0_reg[3]_LDC_i_2_n_0
    SLICE_X38Y59         LDCE (SetClr_ldce_CLR_Q)     0.898     6.123 f  count_input/I0_reg[3]_LDC/Q
                         net (fo=4, routed)           0.705     6.828    count_input/I0_reg[3]_LDC_n_0
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  count_input/seg_cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.810     7.762    count_input/I0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.886 f  count_input/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.836     8.723    count_input/sel0[3]
    SLICE_X41Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.847 r  count_input/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.334    11.181    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    14.777 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.777    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.677ns  (logic 6.602ns (44.981%)  route 8.075ns (55.019%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT3=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  inc_IBUF_inst/O
                         net (fo=8, routed)           2.847     4.298    count_input/inc_IBUF
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.422 r  count_input/I0_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.803     5.225    count_input/I0_reg[3]_LDC_i_2_n_0
    SLICE_X38Y59         LDCE (SetClr_ldce_CLR_Q)     0.898     6.123 f  count_input/I0_reg[3]_LDC/Q
                         net (fo=4, routed)           0.705     6.828    count_input/I0_reg[3]_LDC_n_0
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  count_input/seg_cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.810     7.762    count_input/I0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.886 f  count_input/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.836     8.723    count_input/sel0[3]
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.152     8.875 r  count_input/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.074    10.948    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.729    14.677 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.677    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.434ns  (logic 6.586ns (45.626%)  route 7.848ns (54.374%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT3=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  inc_IBUF_inst/O
                         net (fo=8, routed)           2.847     4.298    count_input/inc_IBUF
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.422 r  count_input/I0_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.803     5.225    count_input/I0_reg[3]_LDC_i_2_n_0
    SLICE_X38Y59         LDCE (SetClr_ldce_CLR_Q)     0.898     6.123 f  count_input/I0_reg[3]_LDC/Q
                         net (fo=4, routed)           0.705     6.828    count_input/I0_reg[3]_LDC_n_0
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  count_input/seg_cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.810     7.762    count_input/I0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.886 f  count_input/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.614     8.501    count_input/sel0[3]
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.150     8.651 r  count_input/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.069    10.719    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.715    14.434 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.434    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.420ns  (logic 6.375ns (44.209%)  route 8.045ns (55.791%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT3=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  inc_IBUF_inst/O
                         net (fo=8, routed)           2.847     4.298    count_input/inc_IBUF
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.422 r  count_input/I0_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.803     5.225    count_input/I0_reg[3]_LDC_i_2_n_0
    SLICE_X38Y59         LDCE (SetClr_ldce_CLR_Q)     0.898     6.123 f  count_input/I0_reg[3]_LDC/Q
                         net (fo=4, routed)           0.705     6.828    count_input/I0_reg[3]_LDC_n_0
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.952 r  count_input/seg_cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.810     7.762    count_input/I0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.886 r  count_input/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.966     8.852    count_input/sel0[3]
    SLICE_X41Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.976 r  count_input/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.914    10.890    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    14.420 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.420    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.100ns  (logic 6.638ns (47.075%)  route 7.463ns (52.925%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT3=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  inc_IBUF_inst/O
                         net (fo=8, routed)           2.847     4.298    count_input/inc_IBUF
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.422 r  count_input/I0_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.803     5.225    count_input/I0_reg[3]_LDC_i_2_n_0
    SLICE_X38Y59         LDCE (SetClr_ldce_CLR_Q)     0.898     6.123 f  count_input/I0_reg[3]_LDC/Q
                         net (fo=4, routed)           0.705     6.828    count_input/I0_reg[3]_LDC_n_0
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  count_input/seg_cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.810     7.762    count_input/I0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.886 f  count_input/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.600     8.486    count_input/sel0[3]
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.153     8.639 r  count_input/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.698    10.336    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.764    14.100 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.100    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.080ns  (logic 6.378ns (45.300%)  route 7.702ns (54.700%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT3=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  inc_IBUF_inst/O
                         net (fo=8, routed)           2.847     4.298    count_input/inc_IBUF
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.422 r  count_input/I0_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.803     5.225    count_input/I0_reg[3]_LDC_i_2_n_0
    SLICE_X38Y59         LDCE (SetClr_ldce_CLR_Q)     0.898     6.123 f  count_input/I0_reg[3]_LDC/Q
                         net (fo=4, routed)           0.705     6.828    count_input/I0_reg[3]_LDC_n_0
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  count_input/seg_cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.810     7.762    count_input/I0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.886 f  count_input/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.614     8.501    count_input/sel0[3]
    SLICE_X41Y62         LUT4 (Prop_lut4_I1_O)        0.124     8.625 r  count_input/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.922    10.547    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    14.080 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.080    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.819ns  (logic 6.360ns (46.024%)  route 7.459ns (53.976%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT3=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  inc_IBUF_inst/O
                         net (fo=8, routed)           2.847     4.298    count_input/inc_IBUF
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.422 r  count_input/I0_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.803     5.225    count_input/I0_reg[3]_LDC_i_2_n_0
    SLICE_X38Y59         LDCE (SetClr_ldce_CLR_Q)     0.898     6.123 f  count_input/I0_reg[3]_LDC/Q
                         net (fo=4, routed)           0.705     6.828    count_input/I0_reg[3]_LDC_n_0
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.952 f  count_input/seg_cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.810     7.762    count_input/I0[3]
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.886 f  count_input/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.600     8.486    count_input/sel0[3]
    SLICE_X41Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.610 r  count_input/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.694    10.304    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    13.819 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.819    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            count_input/I0_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.970ns  (logic 2.749ns (30.645%)  route 6.221ns (69.355%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  inc_IBUF_inst/O
                         net (fo=8, routed)           2.847     4.298    count_input/inc_IBUF
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.422 r  count_input/I0_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.803     5.225    count_input/I0_reg[3]_LDC_i_2_n_0
    SLICE_X38Y59         LDCE (SetClr_ldce_CLR_Q)     0.898     6.123 f  count_input/I0_reg[3]_LDC/Q
                         net (fo=4, routed)           0.798     6.920    count_input/I0_reg[3]_LDC_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.044 f  count_input/I1[3]_i_3/O
                         net (fo=3, routed)           1.375     8.419    count_input/I1[3]_i_3_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.152     8.571 r  count_input/I0[1]_C_i_1/O
                         net (fo=2, routed)           0.398     8.970    count_input/p_2_in[1]
    SLICE_X38Y45         FDCE                                         r  count_input/I0_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            count_input/I0_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.931ns  (logic 2.749ns (30.778%)  route 6.182ns (69.222%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  inc_IBUF_inst/O
                         net (fo=8, routed)           2.847     4.298    count_input/inc_IBUF
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.422 r  count_input/I0_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.803     5.225    count_input/I0_reg[3]_LDC_i_2_n_0
    SLICE_X38Y59         LDCE (SetClr_ldce_CLR_Q)     0.898     6.123 f  count_input/I0_reg[3]_LDC/Q
                         net (fo=4, routed)           0.798     6.920    count_input/I0_reg[3]_LDC_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.044 f  count_input/I1[3]_i_3/O
                         net (fo=3, routed)           1.375     8.419    count_input/I1[3]_i_3_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.152     8.571 r  count_input/I0[1]_C_i_1/O
                         net (fo=2, routed)           0.360     8.931    count_input/p_2_in[1]
    SLICE_X40Y45         FDPE                                         r  count_input/I0_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            count_input/I0_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.535ns  (logic 2.743ns (32.134%)  route 5.792ns (67.866%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  inc_IBUF_inst/O
                         net (fo=8, routed)           2.847     4.298    count_input/inc_IBUF
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.422 r  count_input/I0_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.803     5.225    count_input/I0_reg[3]_LDC_i_2_n_0
    SLICE_X38Y59         LDCE (SetClr_ldce_CLR_Q)     0.898     6.123 f  count_input/I0_reg[3]_LDC/Q
                         net (fo=4, routed)           0.798     6.920    count_input/I0_reg[3]_LDC_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.044 f  count_input/I1[3]_i_3/O
                         net (fo=3, routed)           0.829     7.873    count_input/I1[3]_i_3_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I0_O)        0.146     8.019 r  count_input/I0[0]_C_i_1/O
                         net (fo=2, routed)           0.516     8.535    count_input/p_2_in[0]
    SLICE_X37Y58         FDPE                                         r  count_input/I0_reg[0]_P/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_output/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_output/dispClk/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE                         0.000     0.000 r  seg_output/dispClk/out_reg[0]/C
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seg_output/dispClk/out_reg[0]/Q
                         net (fo=10, routed)          0.191     0.332    seg_output/dispClk/Q[0]
    SLICE_X41Y63         LUT1 (Prop_lut1_I0_O)        0.042     0.374 r  seg_output/dispClk/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    seg_output/dispClk/p_1_in[0]
    SLICE_X41Y63         FDRE                                         r  seg_output/dispClk/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_input/I3_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_input/I3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE                         0.000     0.000 r  count_input/I3_reg[0]/C
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_input/I3_reg[0]/Q
                         net (fo=6, routed)           0.192     0.333    count_input/I3[0]
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.042     0.375 r  count_input/I3[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    count_input/I3[2]_i_1_n_0
    SLICE_X41Y61         FDCE                                         r  count_input/I3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_input/I3_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_input/I3_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE                         0.000     0.000 r  count_input/I3_reg[0]/C
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  count_input/I3_reg[0]/Q
                         net (fo=6, routed)           0.192     0.333    count_input/I3[0]
    SLICE_X41Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.378 r  count_input/I3[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    count_input/I3[0]_i_1_n_0
    SLICE_X41Y61         FDCE                                         r  count_input/I3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_input/I3_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_input/I3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.184ns (48.736%)  route 0.194ns (51.264%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE                         0.000     0.000 r  count_input/I3_reg[0]/C
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_input/I3_reg[0]/Q
                         net (fo=6, routed)           0.194     0.335    count_input/I3[0]
    SLICE_X41Y61         LUT4 (Prop_lut4_I2_O)        0.043     0.378 r  count_input/I3[3]_i_2/O
                         net (fo=1, routed)           0.000     0.378    count_input/I3[3]_i_2_n_0
    SLICE_X41Y61         FDCE                                         r  count_input/I3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_input/I3_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_input/I3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE                         0.000     0.000 r  count_input/I3_reg[0]/C
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_input/I3_reg[0]/Q
                         net (fo=6, routed)           0.194     0.335    count_input/I3[0]
    SLICE_X41Y61         LUT4 (Prop_lut4_I1_O)        0.045     0.380 r  count_input/I3[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    count_input/I3[1]_i_1_n_0
    SLICE_X41Y61         FDCE                                         r  count_input/I3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_input/I0_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_input/I0_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE                         0.000     0.000 r  count_input/I0_reg[0]_C/C
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  count_input/I0_reg[0]_C/Q
                         net (fo=4, routed)           0.174     0.338    count_input/I0_reg[0]_C_n_0
    SLICE_X38Y58         LUT4 (Prop_lut4_I1_O)        0.043     0.381 r  count_input/I0[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.381    count_input/p_2_in[0]
    SLICE_X38Y58         FDCE                                         r  count_input/I0_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_input/I1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_input/I1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE                         0.000     0.000 r  count_input/I1_reg[1]/C
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  count_input/I1_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    count_input/I1[1]
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.043     0.393 r  count_input/I1[3]_i_2/O
                         net (fo=1, routed)           0.000     0.393    count_input/I1[3]_i_2_n_0
    SLICE_X38Y60         FDCE                                         r  count_input/I1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_input/I2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_input/I2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDCE                         0.000     0.000 r  count_input/I2_reg[1]/C
    SLICE_X38Y61         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  count_input/I2_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    count_input/I2[1]
    SLICE_X38Y61         LUT4 (Prop_lut4_I3_O)        0.043     0.393 r  count_input/I2[3]_i_2/O
                         net (fo=1, routed)           0.000     0.393    count_input/I2[3]_i_2_n_0
    SLICE_X38Y61         FDCE                                         r  count_input/I2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_input/I1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_input/I1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.893%)  route 0.186ns (47.107%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE                         0.000     0.000 r  count_input/I1_reg[1]/C
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  count_input/I1_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    count_input/I1[1]
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.045     0.395 r  count_input/I1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    count_input/I1[1]_i_1_n_0
    SLICE_X38Y60         FDCE                                         r  count_input/I1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_input/I2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_input/I2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDCE                         0.000     0.000 r  count_input/I2_reg[1]/C
    SLICE_X38Y61         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  count_input/I2_reg[1]/Q
                         net (fo=6, routed)           0.186     0.350    count_input/I2[1]
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.395 r  count_input/I2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    count_input/I2[1]_i_1_n_0
    SLICE_X38Y61         FDCE                                         r  count_input/I2_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            newclk/counterout_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.846ns  (logic 2.424ns (50.020%)  route 2.422ns (49.980%))
  Logic Levels:           2  (IBUF=1 LDCE=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  stop_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.832    stop_IBUF
    SLICE_X41Y53         LDCE (SetClr_ldce_CLR_Q)     0.885     3.717 f  enabeled_reg/Q
                         net (fo=17, routed)          1.129     4.846    newclk/enabeled
    SLICE_X40Y64         FDRE                                         f  newclk/counterout_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558     4.916    newclk/clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  newclk/counterout_reg[16]/C

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            newclk/counterout_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 2.424ns (51.506%)  route 2.282ns (48.494%))
  Logic Levels:           2  (IBUF=1 LDCE=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  stop_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.832    stop_IBUF
    SLICE_X41Y53         LDCE (SetClr_ldce_CLR_Q)     0.885     3.717 f  enabeled_reg/Q
                         net (fo=17, routed)          0.989     4.707    newclk/enabeled
    SLICE_X40Y63         FDRE                                         f  newclk/counterout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558     4.916    newclk/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[12]/C

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            newclk/counterout_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 2.424ns (51.506%)  route 2.282ns (48.494%))
  Logic Levels:           2  (IBUF=1 LDCE=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  stop_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.832    stop_IBUF
    SLICE_X41Y53         LDCE (SetClr_ldce_CLR_Q)     0.885     3.717 f  enabeled_reg/Q
                         net (fo=17, routed)          0.989     4.707    newclk/enabeled
    SLICE_X40Y63         FDRE                                         f  newclk/counterout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558     4.916    newclk/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[13]/C

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            newclk/counterout_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 2.424ns (51.506%)  route 2.282ns (48.494%))
  Logic Levels:           2  (IBUF=1 LDCE=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  stop_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.832    stop_IBUF
    SLICE_X41Y53         LDCE (SetClr_ldce_CLR_Q)     0.885     3.717 f  enabeled_reg/Q
                         net (fo=17, routed)          0.989     4.707    newclk/enabeled
    SLICE_X40Y63         FDRE                                         f  newclk/counterout_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558     4.916    newclk/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[14]/C

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            newclk/counterout_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 2.424ns (51.506%)  route 2.282ns (48.494%))
  Logic Levels:           2  (IBUF=1 LDCE=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  stop_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.832    stop_IBUF
    SLICE_X41Y53         LDCE (SetClr_ldce_CLR_Q)     0.885     3.717 f  enabeled_reg/Q
                         net (fo=17, routed)          0.989     4.707    newclk/enabeled
    SLICE_X40Y63         FDRE                                         f  newclk/counterout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.558     4.916    newclk/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  newclk/counterout_reg[15]/C

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            newclk/counterout_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.557ns  (logic 2.424ns (53.199%)  route 2.133ns (46.801%))
  Logic Levels:           2  (IBUF=1 LDCE=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  stop_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.832    stop_IBUF
    SLICE_X41Y53         LDCE (SetClr_ldce_CLR_Q)     0.885     3.717 f  enabeled_reg/Q
                         net (fo=17, routed)          0.839     4.557    newclk/enabeled
    SLICE_X40Y62         FDRE                                         f  newclk/counterout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.559     4.917    newclk/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[10]/C

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            newclk/counterout_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.557ns  (logic 2.424ns (53.199%)  route 2.133ns (46.801%))
  Logic Levels:           2  (IBUF=1 LDCE=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  stop_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.832    stop_IBUF
    SLICE_X41Y53         LDCE (SetClr_ldce_CLR_Q)     0.885     3.717 f  enabeled_reg/Q
                         net (fo=17, routed)          0.839     4.557    newclk/enabeled
    SLICE_X40Y62         FDRE                                         f  newclk/counterout_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.559     4.917    newclk/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[11]/C

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            newclk/counterout_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.557ns  (logic 2.424ns (53.199%)  route 2.133ns (46.801%))
  Logic Levels:           2  (IBUF=1 LDCE=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  stop_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.832    stop_IBUF
    SLICE_X41Y53         LDCE (SetClr_ldce_CLR_Q)     0.885     3.717 f  enabeled_reg/Q
                         net (fo=17, routed)          0.839     4.557    newclk/enabeled
    SLICE_X40Y62         FDRE                                         f  newclk/counterout_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.559     4.917    newclk/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[8]/C

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            newclk/counterout_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.557ns  (logic 2.424ns (53.199%)  route 2.133ns (46.801%))
  Logic Levels:           2  (IBUF=1 LDCE=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  stop_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.832    stop_IBUF
    SLICE_X41Y53         LDCE (SetClr_ldce_CLR_Q)     0.885     3.717 f  enabeled_reg/Q
                         net (fo=17, routed)          0.839     4.557    newclk/enabeled
    SLICE_X40Y62         FDRE                                         f  newclk/counterout_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.559     4.917    newclk/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[9]/C

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            newclk/counterout_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.545ns  (logic 2.424ns (53.342%)  route 2.120ns (46.658%))
  Logic Levels:           2  (IBUF=1 LDCE=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  stop_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.832    stop_IBUF
    SLICE_X41Y53         LDCE (SetClr_ldce_CLR_Q)     0.885     3.717 f  enabeled_reg/Q
                         net (fo=17, routed)          0.827     4.545    newclk/enabeled
    SLICE_X40Y61         FDRE                                         f  newclk/counterout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.560     4.918    newclk/clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enabeled_reg/G
                            (positive level-sensitive latch)
  Destination:            newclk/counterout_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.158ns (37.231%)  route 0.266ns (62.769%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         LDCE                         0.000     0.000 r  enabeled_reg/G
    SLICE_X41Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  enabeled_reg/Q
                         net (fo=17, routed)          0.266     0.424    newclk/enabeled
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    newclk/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[0]/C

Slack:                    inf
  Source:                 enabeled_reg/G
                            (positive level-sensitive latch)
  Destination:            newclk/counterout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.158ns (37.231%)  route 0.266ns (62.769%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         LDCE                         0.000     0.000 r  enabeled_reg/G
    SLICE_X41Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  enabeled_reg/Q
                         net (fo=17, routed)          0.266     0.424    newclk/enabeled
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    newclk/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[1]/C

Slack:                    inf
  Source:                 enabeled_reg/G
                            (positive level-sensitive latch)
  Destination:            newclk/counterout_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.158ns (37.231%)  route 0.266ns (62.769%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         LDCE                         0.000     0.000 r  enabeled_reg/G
    SLICE_X41Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  enabeled_reg/Q
                         net (fo=17, routed)          0.266     0.424    newclk/enabeled
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    newclk/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[2]/C

Slack:                    inf
  Source:                 enabeled_reg/G
                            (positive level-sensitive latch)
  Destination:            newclk/counterout_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.158ns (37.231%)  route 0.266ns (62.769%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         LDCE                         0.000     0.000 r  enabeled_reg/G
    SLICE_X41Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  enabeled_reg/Q
                         net (fo=17, routed)          0.266     0.424    newclk/enabeled
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    newclk/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  newclk/counterout_reg[3]/C

Slack:                    inf
  Source:                 enabeled_reg/G
                            (positive level-sensitive latch)
  Destination:            newclk/counterout_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.158ns (32.968%)  route 0.321ns (67.032%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         LDCE                         0.000     0.000 r  enabeled_reg/G
    SLICE_X41Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  enabeled_reg/Q
                         net (fo=17, routed)          0.321     0.479    newclk/enabeled
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    newclk/clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[4]/C

Slack:                    inf
  Source:                 enabeled_reg/G
                            (positive level-sensitive latch)
  Destination:            newclk/counterout_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.158ns (32.968%)  route 0.321ns (67.032%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         LDCE                         0.000     0.000 r  enabeled_reg/G
    SLICE_X41Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  enabeled_reg/Q
                         net (fo=17, routed)          0.321     0.479    newclk/enabeled
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    newclk/clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[5]/C

Slack:                    inf
  Source:                 enabeled_reg/G
                            (positive level-sensitive latch)
  Destination:            newclk/counterout_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.158ns (32.968%)  route 0.321ns (67.032%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         LDCE                         0.000     0.000 r  enabeled_reg/G
    SLICE_X41Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  enabeled_reg/Q
                         net (fo=17, routed)          0.321     0.479    newclk/enabeled
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    newclk/clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[6]/C

Slack:                    inf
  Source:                 enabeled_reg/G
                            (positive level-sensitive latch)
  Destination:            newclk/counterout_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.158ns (32.968%)  route 0.321ns (67.032%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         LDCE                         0.000     0.000 r  enabeled_reg/G
    SLICE_X41Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  enabeled_reg/Q
                         net (fo=17, routed)          0.321     0.479    newclk/enabeled
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.981    newclk/clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  newclk/counterout_reg[7]/C

Slack:                    inf
  Source:                 enabeled_reg/G
                            (positive level-sensitive latch)
  Destination:            newclk/counterout_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.158ns (32.016%)  route 0.335ns (67.984%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         LDCE                         0.000     0.000 r  enabeled_reg/G
    SLICE_X41Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  enabeled_reg/Q
                         net (fo=17, routed)          0.335     0.493    newclk/enabeled
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.979    newclk/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[10]/C

Slack:                    inf
  Source:                 enabeled_reg/G
                            (positive level-sensitive latch)
  Destination:            newclk/counterout_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.158ns (32.016%)  route 0.335ns (67.984%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         LDCE                         0.000     0.000 r  enabeled_reg/G
    SLICE_X41Y53         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  enabeled_reg/Q
                         net (fo=17, routed)          0.335     0.493    newclk/enabeled
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.979    newclk/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  newclk/counterout_reg[11]/C





