VERILOG_SOURCES += ../common/timescaleit.v ./function_1.v
TOPLEVEL=function_1
MODULE=FunctionUnitTester

include ../common/Makefile.sim