## 2022.1_v1.0.2
* Doc: Changed ethernet PHY description to single PHY
* Doc: New document number
* Added constraints for bitstream generation
* Add mini HDMI/PCIe/LVDS connector
* Add missing secondary UART pins
* Add missing FX3 pins
* Changed VCC_IO voltage to 2.5V from previously 1.8V
## 2020.2_v1.0.1
* Versioning now includes Xilinx tool version
* Added Constraints for CFGVBS and CONFIG_VOLTAGE
* Doc: Refer to system instead of application for creating boot image and program flash
* Doc: Minor optimizations
* Block design is now created correctly for the non ETH variants
* Doc: Improve MCT instructions
## 2020.1_v1.0.0
* First release
