<stg><name>dpu_func</name>


<trans_list>

<trans id="488" from="1" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="1" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="1" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="1" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="1" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="1" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="2" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="11" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="30" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="33" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="40" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="47" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="59" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="66" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="71" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="83" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln340" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="84" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln340" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="95" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="95" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="100" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
entry:0 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %itr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %itr

]]></Node>
<StgValue><ssdm name="itr_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %type_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %type_r

]]></Node>
<StgValue><ssdm name="type_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %addr3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr3

]]></Node>
<StgValue><ssdm name="addr3_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %addr2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr2

]]></Node>
<StgValue><ssdm name="addr2_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1

]]></Node>
<StgValue><ssdm name="addr1_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
entry:6 %p_read_15 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
entry:7 %p_read_16 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
entry:8 %p_read_17 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
entry:9 %p_read45 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read

]]></Node>
<StgValue><ssdm name="p_read45"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8192" op_0_bw="64">
<![CDATA[
entry:10 %this_p4_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_31_loc"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8192" op_0_bw="64">
<![CDATA[
entry:11 %this_p3_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_31_loc"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8192" op_0_bw="64">
<![CDATA[
entry:12 %this_p2_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p2_16_loc"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8192" op_0_bw="64">
<![CDATA[
entry:13 %this_p1_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_30_loc"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8192" op_0_bw="64">
<![CDATA[
entry:14 %this_p4_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_30_loc"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8192" op_0_bw="64">
<![CDATA[
entry:15 %this_p3_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_30_loc"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8192" op_0_bw="64">
<![CDATA[
entry:16 %this_p1_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_29_loc"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8192" op_0_bw="64">
<![CDATA[
entry:17 %this_p4_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_29_loc"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8192" op_0_bw="64">
<![CDATA[
entry:18 %this_p3_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_29_loc"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8192" op_0_bw="64">
<![CDATA[
entry:19 %this_p1_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_28_loc"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8192" op_0_bw="64">
<![CDATA[
entry:20 %this_p4_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_28_loc"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8192" op_0_bw="64">
<![CDATA[
entry:21 %this_p3_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_28_loc"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8192" op_0_bw="64">
<![CDATA[
entry:22 %this_p1_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_27_loc"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8192" op_0_bw="64">
<![CDATA[
entry:23 %this_p4_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_27_loc"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8192" op_0_bw="64">
<![CDATA[
entry:24 %this_p3_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_27_loc"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8192" op_0_bw="64">
<![CDATA[
entry:25 %this_p1_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_26_loc"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8192" op_0_bw="64">
<![CDATA[
entry:26 %this_p4_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_24_loc"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8192" op_0_bw="64">
<![CDATA[
entry:27 %this_p3_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_24_loc"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8192" op_0_bw="64">
<![CDATA[
entry:28 %this_p2_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p2_12_loc"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8192" op_0_bw="64">
<![CDATA[
entry:29 %this_p1_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_23_loc"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8192" op_0_bw="64">
<![CDATA[
entry:30 %this_p4_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_23_loc"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8192" op_0_bw="64">
<![CDATA[
entry:31 %this_p3_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_23_loc"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8192" op_0_bw="64">
<![CDATA[
entry:32 %this_p2_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p2_11_loc"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8192" op_0_bw="64">
<![CDATA[
entry:33 %this_p1_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_22_loc"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8192" op_0_bw="64">
<![CDATA[
entry:34 %this_p4_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_22_loc"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8192" op_0_bw="64">
<![CDATA[
entry:35 %this_p3_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_22_loc"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8192" op_0_bw="64">
<![CDATA[
entry:36 %this_p1_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_21_loc"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8192" op_0_bw="64">
<![CDATA[
entry:37 %this_p4_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_21_loc"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8192" op_0_bw="64">
<![CDATA[
entry:38 %this_p3_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_21_loc"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8192" op_0_bw="64">
<![CDATA[
entry:39 %this_p1_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_20_loc"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8192" op_0_bw="64">
<![CDATA[
entry:40 %this_p4_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_20_loc"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8192" op_0_bw="64">
<![CDATA[
entry:41 %this_p3_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_20_loc"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8192" op_0_bw="64">
<![CDATA[
entry:42 %this_p1_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_19_loc"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8192" op_0_bw="64">
<![CDATA[
entry:43 %this_p4_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_18_loc"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8192" op_0_bw="64">
<![CDATA[
entry:44 %this_p3_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_18_loc"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8192" op_0_bw="64">
<![CDATA[
entry:45 %this_p1_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_17_loc"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8192" op_0_bw="64">
<![CDATA[
entry:46 %this_p4_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_17_loc"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8192" op_0_bw="64">
<![CDATA[
entry:47 %this_p3_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_17_loc"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8192" op_0_bw="64">
<![CDATA[
entry:48 %this_p1_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_16_loc"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8192" op_0_bw="64">
<![CDATA[
entry:49 %this_p4_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_13_loc"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8192" op_0_bw="64">
<![CDATA[
entry:50 %this_p3_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_13_loc"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8192" op_0_bw="64">
<![CDATA[
entry:51 %this_p2_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p2_7_loc"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8192" op_0_bw="64">
<![CDATA[
entry:52 %this_p1_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_13_loc"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8192" op_0_bw="64">
<![CDATA[
entry:53 %this_p4_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_12_loc"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8192" op_0_bw="64">
<![CDATA[
entry:54 %this_p3_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_12_loc"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8192" op_0_bw="64">
<![CDATA[
entry:55 %this_p1_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_12_loc"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8192" op_0_bw="64">
<![CDATA[
entry:56 %this_p4_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_11_loc"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8192" op_0_bw="64">
<![CDATA[
entry:57 %this_p3_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_11_loc"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8192" op_0_bw="64">
<![CDATA[
entry:58 %this_p1_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_11_loc"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8192" op_0_bw="64">
<![CDATA[
entry:59 %this_p4_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_10_loc"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8192" op_0_bw="64">
<![CDATA[
entry:60 %this_p3_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_10_loc"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8192" op_0_bw="64">
<![CDATA[
entry:61 %this_p1_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_10_loc"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8192" op_0_bw="64">
<![CDATA[
entry:62 %this_p4_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_8_loc"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8192" op_0_bw="64">
<![CDATA[
entry:63 %this_p3_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_8_loc"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8192" op_0_bw="64">
<![CDATA[
entry:64 %this_p2_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p2_4_loc"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8192" op_0_bw="64">
<![CDATA[
entry:65 %this_p1_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_8_loc"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8192" op_0_bw="64">
<![CDATA[
entry:66 %this_p4_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_7_loc"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8192" op_0_bw="64">
<![CDATA[
entry:67 %this_p3_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_7_loc"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8192" op_0_bw="64">
<![CDATA[
entry:68 %this_p1_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_7_loc"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8192" op_0_bw="64">
<![CDATA[
entry:69 %this_p4_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_6_loc"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8192" op_0_bw="64">
<![CDATA[
entry:70 %this_p3_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_6_loc"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8192" op_0_bw="64">
<![CDATA[
entry:71 %this_p1_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_6_loc"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8192" op_0_bw="64">
<![CDATA[
entry:72 %this_p4_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_5_loc"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8192" op_0_bw="64">
<![CDATA[
entry:73 %this_p3_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_5_loc"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8192" op_0_bw="64">
<![CDATA[
entry:74 %this_p1_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_5_loc"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8192" op_0_bw="64">
<![CDATA[
entry:75 %this_p4_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_3_loc"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8192" op_0_bw="64">
<![CDATA[
entry:76 %this_p3_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_3_loc"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8192" op_0_bw="64">
<![CDATA[
entry:77 %this_p2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p2_1_loc"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8192" op_0_bw="64">
<![CDATA[
entry:78 %this_p1_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_3_loc"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8192" op_0_bw="64">
<![CDATA[
entry:79 %this_p4_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_2_loc"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8192" op_0_bw="64">
<![CDATA[
entry:80 %this_p3_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_2_loc"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8192" op_0_bw="64">
<![CDATA[
entry:81 %this_p1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_2_loc"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8192" op_0_bw="64">
<![CDATA[
entry:82 %this_p4_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_1_loc"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8192" op_0_bw="64">
<![CDATA[
entry:83 %this_p3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_1_loc"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8192" op_0_bw="64">
<![CDATA[
entry:84 %this_p1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_1_loc"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8192" op_0_bw="64">
<![CDATA[
entry:85 %this_p4_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p4_0_loc"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8192" op_0_bw="64">
<![CDATA[
entry:86 %this_p3_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p3_0_loc"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8192" op_0_bw="64">
<![CDATA[
entry:87 %this_p2_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p2_0_loc"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8192" op_0_bw="64">
<![CDATA[
entry:88 %this_p1_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_p1_0_loc"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="8">
<![CDATA[
entry:89 %empty = trunc i8 %addr3_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="6">
<![CDATA[
entry:90 %addr3_cast_cast = zext i6 %empty

]]></Node>
<StgValue><ssdm name="addr3_cast_cast"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="8">
<![CDATA[
entry:91 %empty_123 = trunc i8 %addr2_read

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="8">
<![CDATA[
entry:92 %empty_124 = trunc i8 %type_read

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="8">
<![CDATA[
entry:93 %empty_125 = trunc i8 %itr_read

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:94 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:95 %specresourcelimit_ln138 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_69, void @empty_69, void @function13, void @empty_69

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln138"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:96 %icmp_ln144 = icmp_ne  i3 %empty_125, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
entry:97 %switch_ln143 = switch i4 %empty_124, void %FUNC_INTT_LOOP0, i4 0, void %for.body.i60.preheader, i4 2, void %for.body.i157.preheader, i4 3, void %FUNC_MONTMUL_LOOP1, i4 4, void %FUNC_MATMUL_LOOP0, i4 5, void %for.body.i489.preheader, i4 6, void %for.body.i445.preheader, i4 7, void %FUNC_NTT_LOOP0

]]></Node>
<StgValue><ssdm name="switch_ln143"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="32">
<![CDATA[
FUNC_NTT_LOOP0:0 %k_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_10"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8192" op_0_bw="32">
<![CDATA[
FUNC_NTT_LOOP0:1 %this_p4_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p4_19"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8192" op_0_bw="32">
<![CDATA[
FUNC_NTT_LOOP0:2 %this_p3_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p3_19"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8192" op_0_bw="32">
<![CDATA[
FUNC_NTT_LOOP0:3 %this_p2_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p2_10"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8192" op_0_bw="32">
<![CDATA[
FUNC_NTT_LOOP0:4 %this_p1_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p1_18"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
FUNC_NTT_LOOP0:5 %this_pMem_addr_5 = getelementptr i8192 %this_pMem, i64 0, i64 137

]]></Node>
<StgValue><ssdm name="this_pMem_addr_5"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
FUNC_NTT_LOOP0:6 %this_pMem_addr_6 = getelementptr i8192 %this_pMem, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="this_pMem_addr_6"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
FUNC_NTT_LOOP0:7 %store_ln291 = store i8192 %p_read45, i8192 %this_p1_18

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
FUNC_NTT_LOOP0:8 %store_ln291 = store i8192 %p_read_17, i8192 %this_p2_10

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
FUNC_NTT_LOOP0:9 %store_ln291 = store i8192 %p_read_16, i8192 %this_p3_19

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
FUNC_NTT_LOOP0:10 %store_ln291 = store i8192 %p_read_15, i8192 %this_p4_19

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
FUNC_NTT_LOOP0:11 %store_ln291 = store i4 0, i4 %k_10

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
FUNC_NTT_LOOP0:12 %br_ln291 = br void %for.body.i434

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="8192" op_8_bw="6" op_9_bw="6" op_10_bw="8192" op_11_bw="8192" op_12_bw="8192">
<![CDATA[
for.body.i445.preheader:0 %call_ln0 = call void @dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %p_read_17, i6 %empty_123, i6 %empty, i8192 %this_p1_17_loc, i8192 %this_p3_18_loc, i8192 %this_p4_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192">
<![CDATA[
for.body.i489.preheader:0 %call_ln0 = call void @dpu_func_Pipeline_FUNC_CADDQ_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %p_read_17, i8192 %this_p1_16_loc, i8192 %this_p3_17_loc, i8192 %this_p4_17_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="32">
<![CDATA[
FUNC_MATMUL_LOOP0:0 %k_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8192" op_0_bw="32">
<![CDATA[
FUNC_MATMUL_LOOP0:1 %this_p4_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p4_9"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8192" op_0_bw="32">
<![CDATA[
FUNC_MATMUL_LOOP0:2 %this_p3_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p3_9"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8192" op_0_bw="32">
<![CDATA[
FUNC_MATMUL_LOOP0:3 %this_p2_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p2_5"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8192" op_0_bw="32">
<![CDATA[
FUNC_MATMUL_LOOP0:4 %this_p1_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p1_9"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
FUNC_MATMUL_LOOP0:7 %store_ln220 = store i8192 %p_read45, i8192 %this_p1_9

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
FUNC_MATMUL_LOOP0:8 %store_ln220 = store i8192 %p_read_17, i8192 %this_p2_5

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
FUNC_MATMUL_LOOP0:9 %store_ln220 = store i8192 %p_read_16, i8192 %this_p3_9

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
FUNC_MATMUL_LOOP0:10 %store_ln220 = store i8192 %p_read_15, i8192 %this_p4_9

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
FUNC_MATMUL_LOOP0:11 %store_ln220 = store i3 0, i3 %k_9

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8" op_6_bw="3" op_7_bw="6" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192">
<![CDATA[
FUNC_MONTMUL_LOOP1:0 %call_ln0 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i8192 %this_pMem, i8 %addr1_read, i3 %empty_125, i6 %empty_123, i8192 %this_p1_5_loc, i8192 %this_p3_5_loc, i8192 %this_p4_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192">
<![CDATA[
for.body.i157.preheader:0 %call_ln0 = call void @dpu_func_Pipeline_FUNC_RD_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %p_read_17, i8192 %this_p1_1_loc, i8192 %this_p3_1_loc, i8192 %this_p4_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="8" op_8_bw="6" op_9_bw="6" op_10_bw="8192" op_11_bw="8192" op_12_bw="8192" op_13_bw="8192">
<![CDATA[
for.body.i60.preheader:0 %call_ln0 = call void @dpu_func_Pipeline_FUNC_ADD_LOOP1, i8192 %p_read45, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i6 %empty_123, i6 %empty, i8192 %this_p1_0_loc, i8192 %this_p2_0_loc, i8192 %this_p3_0_loc, i8192 %this_p4_0_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="32">
<![CDATA[
FUNC_INTT_LOOP0:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8192" op_0_bw="32">
<![CDATA[
FUNC_INTT_LOOP0:1 %this_p4_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p4_26"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8192" op_0_bw="32">
<![CDATA[
FUNC_INTT_LOOP0:2 %this_p3_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p3_26"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8192" op_0_bw="32">
<![CDATA[
FUNC_INTT_LOOP0:3 %this_p2_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p2_14"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8192" op_0_bw="32">
<![CDATA[
FUNC_INTT_LOOP0:4 %this_p1_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_p1_25"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
FUNC_INTT_LOOP0:5 %this_pMem_addr = getelementptr i8192 %this_pMem, i64 0, i64 137

]]></Node>
<StgValue><ssdm name="this_pMem_addr"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
FUNC_INTT_LOOP0:6 %this_pMem_addr_1 = getelementptr i8192 %this_pMem, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="this_pMem_addr_1"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
FUNC_INTT_LOOP0:7 %store_ln340 = store i8192 %p_read45, i8192 %this_p1_25

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
FUNC_INTT_LOOP0:8 %store_ln340 = store i8192 %p_read_17, i8192 %this_p2_14

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
FUNC_INTT_LOOP0:9 %store_ln340 = store i8192 %p_read_16, i8192 %this_p3_26

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
FUNC_INTT_LOOP0:10 %store_ln340 = store i8192 %p_read_15, i8192 %this_p4_26

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
FUNC_INTT_LOOP0:11 %store_ln340 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="!0"/>
<literal name="empty_124" val="!2"/>
<literal name="empty_124" val="!3"/>
<literal name="empty_124" val="!4"/>
<literal name="empty_124" val="!5"/>
<literal name="empty_124" val="!6"/>
<literal name="empty_124" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
FUNC_INTT_LOOP0:12 %br_ln340 = br void %FUNC_INTT_LOOP1

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body.i434:0 %k_13 = load i4 %k_10

]]></Node>
<StgValue><ssdm name="k_13"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i434:1 %this_p4_19_load = load i8192 %this_p4_19

]]></Node>
<StgValue><ssdm name="this_p4_19_load"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i434:2 %this_p3_19_load = load i8192 %this_p3_19

]]></Node>
<StgValue><ssdm name="this_p3_19_load"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i434:3 %this_p2_10_load = load i8192 %this_p2_10

]]></Node>
<StgValue><ssdm name="this_p2_10_load"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i434:4 %this_p1_18_load = load i8192 %this_p1_18

]]></Node>
<StgValue><ssdm name="this_p1_18_load"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i434:5 %icmp_ln291 = icmp_eq  i4 %k_13, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln291"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i434:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i434:7 %k_16 = add i4 %k_13, i4 1

]]></Node>
<StgValue><ssdm name="k_16"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i434:8 %br_ln291 = br i1 %icmp_ln291, void %for.body.i434.split, void %if.end462.loopexit56

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="4">
<![CDATA[
for.body.i434.split:1 %trunc_ln292 = trunc i4 %k_13

]]></Node>
<StgValue><ssdm name="trunc_ln292"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="3">
<![CDATA[
for.body.i434.split:2 %zext_ln292 = zext i3 %trunc_ln292

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i434.split:3 %add_ln292 = add i8 %zext_ln292, i8 138

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="8">
<![CDATA[
for.body.i434.split:4 %idxprom_i429 = zext i8 %add_ln292

]]></Node>
<StgValue><ssdm name="idxprom_i429"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i434.split:5 %this_pMem_addr_21 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i429

]]></Node>
<StgValue><ssdm name="this_pMem_addr_21"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i434.split:6 %this_pMem_load_9 = load i8 %this_pMem_addr_21

]]></Node>
<StgValue><ssdm name="this_pMem_load_9"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
if.end462.loopexit56:0 %br_ln0 = br void %if.end462

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="257" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8192" op_0_bw="8">
<![CDATA[
for.body.i434.split:6 %this_pMem_load_9 = load i8 %this_pMem_addr_21

]]></Node>
<StgValue><ssdm name="this_pMem_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="258" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="0">
<![CDATA[
for.body.i434.split:7 %call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP1, i8192 %this_p1_18_load, i8192 %this_p3_19_load, i8192 %this_p4_19_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_pMem_load_9, i8192 %this_p1_19_loc, i8192 %this_p3_20_loc, i8192 %this_p4_20_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="259" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="0">
<![CDATA[
for.body.i434.split:7 %call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP1, i8192 %this_p1_18_load, i8192 %this_p3_19_load, i8192 %this_p4_19_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_pMem_load_9, i8192 %this_p1_19_loc, i8192 %this_p3_20_loc, i8192 %this_p4_20_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="260" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.i434.split:11 %this_pMem_load_15 = load i8 %this_pMem_addr_5

]]></Node>
<StgValue><ssdm name="this_pMem_load_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="261" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.i434.split:11 %this_pMem_load_15 = load i8 %this_pMem_addr_5

]]></Node>
<StgValue><ssdm name="this_pMem_load_15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i434.split:8 %this_p1_19_loc_load = load i8192 %this_p1_19_loc

]]></Node>
<StgValue><ssdm name="this_p1_19_loc_load"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i434.split:9 %this_p3_20_loc_load = load i8192 %this_p3_20_loc

]]></Node>
<StgValue><ssdm name="this_p3_20_loc_load"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i434.split:10 %this_p4_20_loc_load = load i8192 %this_p4_20_loc

]]></Node>
<StgValue><ssdm name="this_p4_20_loc_load"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.body.i434.split:12 %call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP2, i8192 %this_p1_19_loc_load, i8192 %this_p3_20_loc_load, i8192 %this_p4_20_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_15, i8192 %this_p1_20_loc, i8192 %this_p3_21_loc, i8192 %this_p4_21_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="266" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.body.i434.split:12 %call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP2, i8192 %this_p1_19_loc_load, i8192 %this_p3_20_loc_load, i8192 %this_p4_20_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_15, i8192 %this_p1_20_loc, i8192 %this_p3_21_loc, i8192 %this_p4_21_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="267" st_id="10" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.i434.split:16 %this_pMem_load_16 = load i8 %this_pMem_addr_6

]]></Node>
<StgValue><ssdm name="this_pMem_load_16"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i434.split:0 %specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_61

]]></Node>
<StgValue><ssdm name="specloopname_ln291"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i434.split:13 %this_p1_20_loc_load = load i8192 %this_p1_20_loc

]]></Node>
<StgValue><ssdm name="this_p1_20_loc_load"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i434.split:14 %this_p3_21_loc_load = load i8192 %this_p3_21_loc

]]></Node>
<StgValue><ssdm name="this_p3_21_loc_load"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i434.split:15 %this_p4_21_loc_load = load i8192 %this_p4_21_loc

]]></Node>
<StgValue><ssdm name="this_p4_21_loc_load"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.i434.split:16 %this_pMem_load_16 = load i8 %this_pMem_addr_6

]]></Node>
<StgValue><ssdm name="this_pMem_load_16"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i434.split:17 %br_ln312 = br i1 %icmp_ln144, void %for.inc362, void %for.body.i304.preheader

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="274" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.body.i304.preheader:0 %call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP3, i8192 %this_p1_20_loc_load, i8192 %this_p3_21_loc_load, i8192 %this_p4_21_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_16, i8192 %this_p1_21_loc, i8192 %this_p3_22_loc, i8192 %this_p4_22_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="275" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.body.i304.preheader:0 %call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP3, i8192 %this_p1_20_loc_load, i8192 %this_p3_21_loc_load, i8192 %this_p4_21_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_16, i8192 %this_p1_21_loc, i8192 %this_p3_22_loc, i8192 %this_p4_22_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i304.preheader:1 %this_p1_21_loc_load = load i8192 %this_p1_21_loc

]]></Node>
<StgValue><ssdm name="this_p1_21_loc_load"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i304.preheader:2 %this_p3_22_loc_load = load i8192 %this_p3_22_loc

]]></Node>
<StgValue><ssdm name="this_p3_22_loc_load"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i304.preheader:3 %this_p4_22_loc_load = load i8192 %this_p4_22_loc

]]></Node>
<StgValue><ssdm name="this_p4_22_loc_load"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="8" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.body.i304.preheader:4 %call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP4, i8192 %this_p1_21_loc_load, i8192 %this_pMem_load_16, i8192 %this_p3_22_loc_load, i8192 %this_p4_22_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_22_loc, i8192 %this_p2_11_loc, i8192 %this_p3_23_loc, i8192 %this_p4_23_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="280" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="8" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.body.i304.preheader:4 %call_ln70 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP4, i8192 %this_p1_21_loc_load, i8192 %this_pMem_load_16, i8192 %this_p3_22_loc_load, i8192 %this_p4_22_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_22_loc, i8192 %this_p2_11_loc, i8192 %this_p3_23_loc, i8192 %this_p4_23_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i304.preheader:5 %this_p1_22_loc_load = load i8192 %this_p1_22_loc

]]></Node>
<StgValue><ssdm name="this_p1_22_loc_load"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i304.preheader:6 %this_p2_11_loc_load = load i8192 %this_p2_11_loc

]]></Node>
<StgValue><ssdm name="this_p2_11_loc_load"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i304.preheader:7 %this_p3_23_loc_load = load i8192 %this_p3_23_loc

]]></Node>
<StgValue><ssdm name="this_p3_23_loc_load"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i304.preheader:8 %this_p4_23_loc_load = load i8192 %this_p4_23_loc

]]></Node>
<StgValue><ssdm name="this_p4_23_loc_load"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="8" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.body.i304.preheader:9 %call_ln0 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP5, i8192 %this_p1_22_loc_load, i8192 %this_p2_11_loc_load, i8192 %this_p3_23_loc_load, i8192 %this_p4_23_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_23_loc, i8192 %this_p2_12_loc, i8192 %this_p3_24_loc, i8192 %this_p4_24_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="286" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="8" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.body.i304.preheader:9 %call_ln0 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP5, i8192 %this_p1_22_loc_load, i8192 %this_p2_11_loc_load, i8192 %this_p3_23_loc_load, i8192 %this_p4_23_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_23_loc, i8192 %this_p2_12_loc, i8192 %this_p3_24_loc, i8192 %this_p4_24_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i304.preheader:10 %this_p1_23_loc_load = load i8192 %this_p1_23_loc

]]></Node>
<StgValue><ssdm name="this_p1_23_loc_load"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i304.preheader:11 %this_p2_12_loc_load = load i8192 %this_p2_12_loc

]]></Node>
<StgValue><ssdm name="this_p2_12_loc_load"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i304.preheader:12 %this_p3_24_loc_load = load i8192 %this_p3_24_loc

]]></Node>
<StgValue><ssdm name="this_p3_24_loc_load"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i304.preheader:13 %this_p4_24_loc_load = load i8192 %this_p4_24_loc

]]></Node>
<StgValue><ssdm name="this_p4_24_loc_load"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
for.body.i304.preheader:14 %br_ln0 = br void %for.inc362

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0">
<![CDATA[
for.inc362:0 %this_p1_24 = phi i8192 %this_p1_23_loc_load, void %for.body.i304.preheader, i8192 %this_p1_20_loc_load, void %for.body.i434.split

]]></Node>
<StgValue><ssdm name="this_p1_24"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0">
<![CDATA[
for.inc362:1 %this_p2_13 = phi i8192 %this_p2_12_loc_load, void %for.body.i304.preheader, i8192 %this_pMem_load_16, void %for.body.i434.split

]]></Node>
<StgValue><ssdm name="this_p2_13"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0">
<![CDATA[
for.inc362:2 %this_p3_25 = phi i8192 %this_p3_24_loc_load, void %for.body.i304.preheader, i8192 %this_p3_21_loc_load, void %for.body.i434.split

]]></Node>
<StgValue><ssdm name="this_p3_25"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0">
<![CDATA[
for.inc362:3 %this_p4_25 = phi i8192 %this_p4_24_loc_load, void %for.body.i304.preheader, i8192 %this_p4_21_loc_load, void %for.body.i434.split

]]></Node>
<StgValue><ssdm name="this_p4_25"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc362:4 %store_ln291 = store i8192 %this_p1_24, i8192 %this_p1_18

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc362:5 %store_ln291 = store i8192 %this_p2_13, i8192 %this_p2_10

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc362:6 %store_ln291 = store i8192 %this_p3_25, i8192 %this_p3_19

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc362:7 %store_ln291 = store i8192 %this_p4_25, i8192 %this_p4_19

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc362:8 %store_ln291 = store i4 %k_16, i4 %k_10

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
for.inc362:9 %br_ln291 = br void %for.body.i434

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="302" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="8192" op_8_bw="6" op_9_bw="6" op_10_bw="8192" op_11_bw="8192" op_12_bw="8192">
<![CDATA[
for.body.i445.preheader:0 %call_ln0 = call void @dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %p_read_17, i6 %empty_123, i6 %empty, i8192 %this_p1_17_loc, i8192 %this_p3_18_loc, i8192 %this_p4_18_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192">
<![CDATA[
for.body.i489.preheader:0 %call_ln0 = call void @dpu_func_Pipeline_FUNC_CADDQ_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %p_read_17, i8192 %this_p1_16_loc, i8192 %this_p3_17_loc, i8192 %this_p4_17_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">
</state>

<state id="21" st_id="21">
</state>

<state id="22" st_id="22">
</state>

<state id="23" st_id="23">
</state>

<state id="24" st_id="24">
</state>

<state id="25" st_id="25">
</state>

<state id="26" st_id="26">
</state>

<state id="27" st_id="27">
</state>

<state id="28" st_id="28">
</state>

<state id="29" st_id="29">
</state>

<state id="30" st_id="30">

<operation id="304" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i445.preheader:1 %this_p1_17_loc_load = load i8192 %this_p1_17_loc

]]></Node>
<StgValue><ssdm name="this_p1_17_loc_load"/></StgValue>
</operation>

<operation id="305" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i445.preheader:2 %this_p3_18_loc_load = load i8192 %this_p3_18_loc

]]></Node>
<StgValue><ssdm name="this_p3_18_loc_load"/></StgValue>
</operation>

<operation id="306" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i445.preheader:3 %this_p4_18_loc_load = load i8192 %this_p4_18_loc

]]></Node>
<StgValue><ssdm name="this_p4_18_loc_load"/></StgValue>
</operation>

<operation id="307" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
for.body.i445.preheader:4 %br_ln0 = br void %if.end462

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="308" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i489.preheader:1 %this_p1_16_loc_load = load i8192 %this_p1_16_loc

]]></Node>
<StgValue><ssdm name="this_p1_16_loc_load"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i489.preheader:2 %this_p3_17_loc_load = load i8192 %this_p3_17_loc

]]></Node>
<StgValue><ssdm name="this_p3_17_loc_load"/></StgValue>
</operation>

<operation id="310" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i489.preheader:3 %this_p4_17_loc_load = load i8192 %this_p4_17_loc

]]></Node>
<StgValue><ssdm name="this_p4_17_loc_load"/></StgValue>
</operation>

<operation id="311" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_124" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
for.body.i489.preheader:4 %br_ln0 = br void %if.end462

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">
</state>

<state id="32" st_id="32">

<operation id="312" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
FUNC_MATMUL_LOOP0:5 %this_pMem_addr_3 = getelementptr i8192 %this_pMem, i64 0, i64 137

]]></Node>
<StgValue><ssdm name="this_pMem_addr_3"/></StgValue>
</operation>

<operation id="313" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
FUNC_MATMUL_LOOP0:6 %this_pMem_addr_4 = getelementptr i8192 %this_pMem, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="this_pMem_addr_4"/></StgValue>
</operation>

<operation id="314" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP0:12 %br_ln220 = br void %FUNC_MATMUL_LOOP1

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="315" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1:0 %k_12 = load i3 %k_9

]]></Node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="316" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1:1 %this_p4_9_load = load i8192 %this_p4_9

]]></Node>
<StgValue><ssdm name="this_p4_9_load"/></StgValue>
</operation>

<operation id="317" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1:2 %this_p3_9_load = load i8192 %this_p3_9

]]></Node>
<StgValue><ssdm name="this_p3_9_load"/></StgValue>
</operation>

<operation id="318" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1:3 %this_p2_5_load = load i8192 %this_p2_5

]]></Node>
<StgValue><ssdm name="this_p2_5_load"/></StgValue>
</operation>

<operation id="319" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1:4 %this_p1_9_load = load i8192 %this_p1_9

]]></Node>
<StgValue><ssdm name="this_p1_9_load"/></StgValue>
</operation>

<operation id="320" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
FUNC_MATMUL_LOOP1:5 %icmp_ln220 = icmp_eq  i3 %k_12, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="321" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
FUNC_MATMUL_LOOP1:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="322" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
FUNC_MATMUL_LOOP1:7 %k_15 = add i3 %k_12, i3 1

]]></Node>
<StgValue><ssdm name="k_15"/></StgValue>
</operation>

<operation id="323" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1:8 %br_ln220 = br i1 %icmp_ln220, void %FUNC_MATMUL_LOOP1.split, void %if.end462.loopexit57

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="324" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="3">
<![CDATA[
FUNC_MATMUL_LOOP1.split:2 %k_10_cast = zext i3 %k_12

]]></Node>
<StgValue><ssdm name="k_10_cast"/></StgValue>
</operation>

<operation id="325" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
FUNC_MATMUL_LOOP1.split:3 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %k_12, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="326" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
FUNC_MATMUL_LOOP1.split:4 %add_ln223 = add i5 %tmp_s, i5 %k_10_cast

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>

<operation id="327" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="5" op_8_bw="6" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192">
<![CDATA[
FUNC_MATMUL_LOOP1.split:5 %call_ln223 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP1, i8192 %this_p1_9_load, i8192 %this_p3_9_load, i8192 %this_p4_9_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i5 %add_ln223, i6 %empty_123, i8192 %this_p1_10_loc, i8192 %this_p3_10_loc, i8192 %this_p4_10_loc

]]></Node>
<StgValue><ssdm name="call_ln223"/></StgValue>
</operation>

<operation id="328" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
if.end462.loopexit57:0 %br_ln0 = br void %if.end462

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="329" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="5" op_8_bw="6" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192">
<![CDATA[
FUNC_MATMUL_LOOP1.split:5 %call_ln223 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP1, i8192 %this_p1_9_load, i8192 %this_p3_9_load, i8192 %this_p4_9_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i5 %add_ln223, i6 %empty_123, i8192 %this_p1_10_loc, i8192 %this_p3_10_loc, i8192 %this_p4_10_loc

]]></Node>
<StgValue><ssdm name="call_ln223"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="330" st_id="35" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:9 %this_pMem_load_13 = load i8 %this_pMem_addr_3

]]></Node>
<StgValue><ssdm name="this_pMem_load_13"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="331" st_id="36" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:9 %this_pMem_load_13 = load i8 %this_pMem_addr_3

]]></Node>
<StgValue><ssdm name="this_pMem_load_13"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="332" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:6 %this_p1_10_loc_load = load i8192 %this_p1_10_loc

]]></Node>
<StgValue><ssdm name="this_p1_10_loc_load"/></StgValue>
</operation>

<operation id="333" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:7 %this_p3_10_loc_load = load i8192 %this_p3_10_loc

]]></Node>
<StgValue><ssdm name="this_p3_10_loc_load"/></StgValue>
</operation>

<operation id="334" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:8 %this_p4_10_loc_load = load i8192 %this_p4_10_loc

]]></Node>
<StgValue><ssdm name="this_p4_10_loc_load"/></StgValue>
</operation>

<operation id="335" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:10 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP2, i8192 %this_p1_10_loc_load, i8192 %this_p3_10_loc_load, i8192 %this_p4_10_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_13, i8192 %this_p1_11_loc, i8192 %this_p3_11_loc, i8192 %this_p4_11_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="336" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:10 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP2, i8192 %this_p1_10_loc_load, i8192 %this_p3_10_loc_load, i8192 %this_p4_10_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_13, i8192 %this_p1_11_loc, i8192 %this_p3_11_loc, i8192 %this_p4_11_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="337" st_id="39" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:14 %this_pMem_load_14 = load i8 %this_pMem_addr_4

]]></Node>
<StgValue><ssdm name="this_pMem_load_14"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="338" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:0 %specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44

]]></Node>
<StgValue><ssdm name="specloopname_ln220"/></StgValue>
</operation>

<operation id="339" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="3">
<![CDATA[
FUNC_MATMUL_LOOP1.split:1 %k_10_cast4 = zext i3 %k_12

]]></Node>
<StgValue><ssdm name="k_10_cast4"/></StgValue>
</operation>

<operation id="340" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:11 %this_p1_11_loc_load = load i8192 %this_p1_11_loc

]]></Node>
<StgValue><ssdm name="this_p1_11_loc_load"/></StgValue>
</operation>

<operation id="341" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:12 %this_p3_11_loc_load = load i8192 %this_p3_11_loc

]]></Node>
<StgValue><ssdm name="this_p3_11_loc_load"/></StgValue>
</operation>

<operation id="342" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:13 %this_p4_11_loc_load = load i8192 %this_p4_11_loc

]]></Node>
<StgValue><ssdm name="this_p4_11_loc_load"/></StgValue>
</operation>

<operation id="343" st_id="40" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:14 %this_pMem_load_14 = load i8 %this_pMem_addr_4

]]></Node>
<StgValue><ssdm name="this_pMem_load_14"/></StgValue>
</operation>

<operation id="344" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP1.split:15 %br_ln241 = br i1 %icmp_ln144, void %FUNC_MATMUL_LOOP5, void %for.body.i620.preheader

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="345" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.body.i620.preheader:0 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP3, i8192 %this_p1_11_loc_load, i8192 %this_p3_11_loc_load, i8192 %this_p4_11_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_14, i8192 %this_p1_12_loc, i8192 %this_p3_12_loc, i8192 %this_p4_12_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="346" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
for.body.i620.preheader:0 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP3, i8192 %this_p1_11_loc_load, i8192 %this_p3_11_loc_load, i8192 %this_p4_11_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_14, i8192 %this_p1_12_loc, i8192 %this_p3_12_loc, i8192 %this_p4_12_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="347" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i620.preheader:1 %this_p1_12_loc_load = load i8192 %this_p1_12_loc

]]></Node>
<StgValue><ssdm name="this_p1_12_loc_load"/></StgValue>
</operation>

<operation id="348" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i620.preheader:2 %this_p3_12_loc_load = load i8192 %this_p3_12_loc

]]></Node>
<StgValue><ssdm name="this_p3_12_loc_load"/></StgValue>
</operation>

<operation id="349" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i620.preheader:3 %this_p4_12_loc_load = load i8192 %this_p4_12_loc

]]></Node>
<StgValue><ssdm name="this_p4_12_loc_load"/></StgValue>
</operation>

<operation id="350" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.body.i620.preheader:4 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP4, i8192 %this_p1_12_loc_load, i8192 %this_pMem_load_14, i8192 %this_p3_12_loc_load, i8192 %this_p4_12_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_p1_13_loc, i8192 %this_p2_7_loc, i8192 %this_p3_13_loc, i8192 %this_p4_13_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="351" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.body.i620.preheader:4 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP4, i8192 %this_p1_12_loc_load, i8192 %this_pMem_load_14, i8192 %this_p3_12_loc_load, i8192 %this_p4_12_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_p1_13_loc, i8192 %this_p2_7_loc, i8192 %this_p3_13_loc, i8192 %this_p4_13_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="352" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i620.preheader:5 %this_p1_13_loc_load = load i8192 %this_p1_13_loc

]]></Node>
<StgValue><ssdm name="this_p1_13_loc_load"/></StgValue>
</operation>

<operation id="353" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i620.preheader:6 %this_p2_7_loc_load = load i8192 %this_p2_7_loc

]]></Node>
<StgValue><ssdm name="this_p2_7_loc_load"/></StgValue>
</operation>

<operation id="354" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i620.preheader:7 %this_p3_13_loc_load = load i8192 %this_p3_13_loc

]]></Node>
<StgValue><ssdm name="this_p3_13_loc_load"/></StgValue>
</operation>

<operation id="355" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i620.preheader:8 %this_p4_13_loc_load = load i8192 %this_p4_13_loc

]]></Node>
<StgValue><ssdm name="this_p4_13_loc_load"/></StgValue>
</operation>

<operation id="356" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
for.body.i620.preheader:9 %br_ln0 = br void %FUNC_MATMUL_LOOP5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="357" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
FUNC_MATMUL_LOOP5:4 %addr_assign_49 = add i7 %k_10_cast4, i7 %addr3_cast_cast

]]></Node>
<StgValue><ssdm name="addr_assign_49"/></StgValue>
</operation>

<operation id="358" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP5:6 %store_ln220 = store i3 %k_15, i3 %k_9

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="359" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP5:0 %this_p1_14 = phi i8192 %this_p1_13_loc_load, void %for.body.i620.preheader, i8192 %this_p1_11_loc_load, void %FUNC_MATMUL_LOOP1.split

]]></Node>
<StgValue><ssdm name="this_p1_14"/></StgValue>
</operation>

<operation id="360" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP5:1 %this_p2_8 = phi i8192 %this_p2_7_loc_load, void %for.body.i620.preheader, i8192 %this_pMem_load_14, void %FUNC_MATMUL_LOOP1.split

]]></Node>
<StgValue><ssdm name="this_p2_8"/></StgValue>
</operation>

<operation id="361" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP5:2 %this_p3_14 = phi i8192 %this_p3_13_loc_load, void %for.body.i620.preheader, i8192 %this_p3_11_loc_load, void %FUNC_MATMUL_LOOP1.split

]]></Node>
<StgValue><ssdm name="this_p3_14"/></StgValue>
</operation>

<operation id="362" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP5:3 %this_p4_14 = phi i8192 %this_p4_13_loc_load, void %for.body.i620.preheader, i8192 %this_p4_11_loc_load, void %FUNC_MATMUL_LOOP1.split

]]></Node>
<StgValue><ssdm name="this_p4_14"/></StgValue>
</operation>

<operation id="363" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="7" op_7_bw="3" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP5:5 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP5, i8192 %this_p1_14, i8192 %this_p2_8, i8192 %this_p3_14, i8192 %this_p4_14, i8192 %this_pMem, i7 %addr_assign_49, i3 %empty_125, i8192 %this_p1_9, i8192 %this_p2_5, i8192 %this_p3_9, i8192 %this_p4_9

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="364" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="7" op_7_bw="3" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP5:5 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP5, i8192 %this_p1_14, i8192 %this_p2_8, i8192 %this_p3_14, i8192 %this_p4_14, i8192 %this_pMem, i7 %addr_assign_49, i3 %empty_125, i8192 %this_p1_9, i8192 %this_p2_5, i8192 %this_p3_9, i8192 %this_p4_9

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>

<operation id="365" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
FUNC_MATMUL_LOOP5:7 %br_ln220 = br void %FUNC_MATMUL_LOOP1

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="366" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8" op_6_bw="3" op_7_bw="6" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192">
<![CDATA[
FUNC_MONTMUL_LOOP1:0 %call_ln0 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i8192 %this_pMem, i8 %addr1_read, i3 %empty_125, i6 %empty_123, i8192 %this_p1_5_loc, i8192 %this_p3_5_loc, i8192 %this_p4_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="367" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
FUNC_MONTMUL_LOOP1:4 %this_pMem_addr_13 = getelementptr i8192 %this_pMem, i64 0, i64 137

]]></Node>
<StgValue><ssdm name="this_pMem_addr_13"/></StgValue>
</operation>

<operation id="368" st_id="49" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:5 %this_pMem_load_4 = load i8 %this_pMem_addr_13

]]></Node>
<StgValue><ssdm name="this_pMem_load_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="369" st_id="50" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:5 %this_pMem_load_4 = load i8 %this_pMem_addr_13

]]></Node>
<StgValue><ssdm name="this_pMem_load_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="370" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:1 %this_p1_5_loc_load = load i8192 %this_p1_5_loc

]]></Node>
<StgValue><ssdm name="this_p1_5_loc_load"/></StgValue>
</operation>

<operation id="371" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:2 %this_p3_5_loc_load = load i8192 %this_p3_5_loc

]]></Node>
<StgValue><ssdm name="this_p3_5_loc_load"/></StgValue>
</operation>

<operation id="372" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:3 %this_p4_5_loc_load = load i8192 %this_p4_5_loc

]]></Node>
<StgValue><ssdm name="this_p4_5_loc_load"/></StgValue>
</operation>

<operation id="373" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:6 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP2, i8192 %this_p1_5_loc_load, i8192 %this_p3_5_loc_load, i8192 %this_p4_5_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_4, i8192 %this_p1_6_loc, i8192 %this_p3_6_loc, i8192 %this_p4_6_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="374" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:6 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP2, i8192 %this_p1_5_loc_load, i8192 %this_p3_5_loc_load, i8192 %this_p4_5_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_4, i8192 %this_p1_6_loc, i8192 %this_p3_6_loc, i8192 %this_p4_6_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="375" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
FUNC_MONTMUL_LOOP1:10 %this_pMem_addr_23 = getelementptr i8192 %this_pMem, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="this_pMem_addr_23"/></StgValue>
</operation>

<operation id="376" st_id="53" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:11 %this_pMem_load = load i8 %this_pMem_addr_23

]]></Node>
<StgValue><ssdm name="this_pMem_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="377" st_id="54" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:11 %this_pMem_load = load i8 %this_pMem_addr_23

]]></Node>
<StgValue><ssdm name="this_pMem_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="378" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:7 %this_p1_6_loc_load = load i8192 %this_p1_6_loc

]]></Node>
<StgValue><ssdm name="this_p1_6_loc_load"/></StgValue>
</operation>

<operation id="379" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:8 %this_p3_6_loc_load = load i8192 %this_p3_6_loc

]]></Node>
<StgValue><ssdm name="this_p3_6_loc_load"/></StgValue>
</operation>

<operation id="380" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:9 %this_p4_6_loc_load = load i8192 %this_p4_6_loc

]]></Node>
<StgValue><ssdm name="this_p4_6_loc_load"/></StgValue>
</operation>

<operation id="381" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:12 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP3, i8192 %this_p1_6_loc_load, i8192 %this_p3_6_loc_load, i8192 %this_p4_6_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load, i8192 %this_p1_7_loc, i8192 %this_p3_7_loc, i8192 %this_p4_7_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="382" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:12 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP3, i8192 %this_p1_6_loc_load, i8192 %this_p3_6_loc_load, i8192 %this_p4_6_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load, i8192 %this_p1_7_loc, i8192 %this_p3_7_loc, i8192 %this_p4_7_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="383" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:13 %this_p1_7_loc_load = load i8192 %this_p1_7_loc

]]></Node>
<StgValue><ssdm name="this_p1_7_loc_load"/></StgValue>
</operation>

<operation id="384" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:14 %this_p3_7_loc_load = load i8192 %this_p3_7_loc

]]></Node>
<StgValue><ssdm name="this_p3_7_loc_load"/></StgValue>
</operation>

<operation id="385" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:15 %this_p4_7_loc_load = load i8192 %this_p4_7_loc

]]></Node>
<StgValue><ssdm name="this_p4_7_loc_load"/></StgValue>
</operation>

<operation id="386" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="6" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192" op_12_bw="0" op_13_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:16 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP4, i8192 %this_p1_7_loc_load, i8192 %this_pMem_load, i8192 %this_p3_7_loc_load, i8192 %this_p4_7_loc_load, i3 %empty_125, i8192 %this_pMem, i6 %empty, i8192 %this_p1_8_loc, i8192 %this_p2_4_loc, i8192 %this_p3_8_loc, i8192 %this_p4_8_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="387" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="6" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192" op_12_bw="0" op_13_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:16 %call_ln70 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP4, i8192 %this_p1_7_loc_load, i8192 %this_pMem_load, i8192 %this_p3_7_loc_load, i8192 %this_p4_7_loc_load, i3 %empty_125, i8192 %this_pMem, i6 %empty, i8192 %this_p1_8_loc, i8192 %this_p2_4_loc, i8192 %this_p3_8_loc, i8192 %this_p4_8_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="388" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:17 %this_p1_8_loc_load = load i8192 %this_p1_8_loc

]]></Node>
<StgValue><ssdm name="this_p1_8_loc_load"/></StgValue>
</operation>

<operation id="389" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:18 %this_p2_4_loc_load = load i8192 %this_p2_4_loc

]]></Node>
<StgValue><ssdm name="this_p2_4_loc_load"/></StgValue>
</operation>

<operation id="390" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:19 %this_p3_8_loc_load = load i8192 %this_p3_8_loc

]]></Node>
<StgValue><ssdm name="this_p3_8_loc_load"/></StgValue>
</operation>

<operation id="391" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:20 %this_p4_8_loc_load = load i8192 %this_p4_8_loc

]]></Node>
<StgValue><ssdm name="this_p4_8_loc_load"/></StgValue>
</operation>

<operation id="392" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
FUNC_MONTMUL_LOOP1:21 %br_ln0 = br void %if.end462

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="393" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192">
<![CDATA[
for.body.i157.preheader:0 %call_ln0 = call void @dpu_func_Pipeline_FUNC_RD_LOOP1, i8192 %p_read45, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %p_read_17, i8192 %this_p1_1_loc, i8192 %this_p3_1_loc, i8192 %this_p4_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">
</state>

<state id="62" st_id="62">
</state>

<state id="63" st_id="63">
</state>

<state id="64" st_id="64">
</state>

<state id="65" st_id="65">

<operation id="394" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i157.preheader:4 %this_pMem_addr_10 = getelementptr i8192 %this_pMem, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="this_pMem_addr_10"/></StgValue>
</operation>

<operation id="395" st_id="65" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.i157.preheader:5 %this_pMem_load_2 = load i8 %this_pMem_addr_10

]]></Node>
<StgValue><ssdm name="this_pMem_load_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="396" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i157.preheader:1 %this_p1_1_loc_load = load i8192 %this_p1_1_loc

]]></Node>
<StgValue><ssdm name="this_p1_1_loc_load"/></StgValue>
</operation>

<operation id="397" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i157.preheader:2 %this_p3_1_loc_load = load i8192 %this_p3_1_loc

]]></Node>
<StgValue><ssdm name="this_p3_1_loc_load"/></StgValue>
</operation>

<operation id="398" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i157.preheader:3 %this_p4_1_loc_load = load i8192 %this_p4_1_loc

]]></Node>
<StgValue><ssdm name="this_p4_1_loc_load"/></StgValue>
</operation>

<operation id="399" st_id="66" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.i157.preheader:5 %this_pMem_load_2 = load i8 %this_pMem_addr_10

]]></Node>
<StgValue><ssdm name="this_pMem_load_2"/></StgValue>
</operation>

<operation id="400" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i157.preheader:6 %br_ln163 = br i1 %icmp_ln144, void %if.end462, void %for.body.i271.preheader

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="401" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.body.i271.preheader:0 %call_ln70 = call void @dpu_func_Pipeline_FUNC_RD_LOOP2, i8192 %this_p1_1_loc_load, i8192 %this_p3_1_loc_load, i8192 %this_p4_1_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_2, i8192 %this_p1_2_loc, i8192 %this_p3_2_loc, i8192 %this_p4_2_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="402" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.body.i271.preheader:0 %call_ln70 = call void @dpu_func_Pipeline_FUNC_RD_LOOP2, i8192 %this_p1_1_loc_load, i8192 %this_p3_1_loc_load, i8192 %this_p4_1_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_2, i8192 %this_p1_2_loc, i8192 %this_p3_2_loc, i8192 %this_p4_2_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="403" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i271.preheader:1 %this_p1_2_loc_load = load i8192 %this_p1_2_loc

]]></Node>
<StgValue><ssdm name="this_p1_2_loc_load"/></StgValue>
</operation>

<operation id="404" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i271.preheader:2 %this_p3_2_loc_load = load i8192 %this_p3_2_loc

]]></Node>
<StgValue><ssdm name="this_p3_2_loc_load"/></StgValue>
</operation>

<operation id="405" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i271.preheader:3 %this_p4_2_loc_load = load i8192 %this_p4_2_loc

]]></Node>
<StgValue><ssdm name="this_p4_2_loc_load"/></StgValue>
</operation>

<operation id="406" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="8" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.body.i271.preheader:4 %call_ln70 = call void @dpu_func_Pipeline_FUNC_RD_LOOP3, i8192 %this_p1_2_loc_load, i8192 %this_pMem_load_2, i8192 %this_p3_2_loc_load, i8192 %this_p4_2_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_3_loc, i8192 %this_p2_1_loc, i8192 %this_p3_3_loc, i8192 %this_p4_3_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="407" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="8" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.body.i271.preheader:4 %call_ln70 = call void @dpu_func_Pipeline_FUNC_RD_LOOP3, i8192 %this_p1_2_loc_load, i8192 %this_pMem_load_2, i8192 %this_p3_2_loc_load, i8192 %this_p4_2_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_3_loc, i8192 %this_p2_1_loc, i8192 %this_p3_3_loc, i8192 %this_p4_3_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="408" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i271.preheader:5 %this_p1_3_loc_load = load i8192 %this_p1_3_loc

]]></Node>
<StgValue><ssdm name="this_p1_3_loc_load"/></StgValue>
</operation>

<operation id="409" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i271.preheader:6 %this_p2_1_loc_load = load i8192 %this_p2_1_loc

]]></Node>
<StgValue><ssdm name="this_p2_1_loc_load"/></StgValue>
</operation>

<operation id="410" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i271.preheader:7 %this_p3_3_loc_load = load i8192 %this_p3_3_loc

]]></Node>
<StgValue><ssdm name="this_p3_3_loc_load"/></StgValue>
</operation>

<operation id="411" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i271.preheader:8 %this_p4_3_loc_load = load i8192 %this_p4_3_loc

]]></Node>
<StgValue><ssdm name="this_p4_3_loc_load"/></StgValue>
</operation>

<operation id="412" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
for.body.i271.preheader:9 %br_ln0 = br void %if.end462

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="413" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="8" op_8_bw="6" op_9_bw="6" op_10_bw="8192" op_11_bw="8192" op_12_bw="8192" op_13_bw="8192">
<![CDATA[
for.body.i60.preheader:0 %call_ln0 = call void @dpu_func_Pipeline_FUNC_ADD_LOOP1, i8192 %p_read45, i8192 %p_read_17, i8192 %p_read_16, i8192 %p_read_15, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i6 %empty_123, i6 %empty, i8192 %this_p1_0_loc, i8192 %this_p2_0_loc, i8192 %this_p3_0_loc, i8192 %this_p4_0_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">
</state>

<state id="74" st_id="74">
</state>

<state id="75" st_id="75">
</state>

<state id="76" st_id="76">
</state>

<state id="77" st_id="77">
</state>

<state id="78" st_id="78">
</state>

<state id="79" st_id="79">
</state>

<state id="80" st_id="80">
</state>

<state id="81" st_id="81">
</state>

<state id="82" st_id="82">
</state>

<state id="83" st_id="83">

<operation id="414" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i60.preheader:1 %this_p1_0_loc_load = load i8192 %this_p1_0_loc

]]></Node>
<StgValue><ssdm name="this_p1_0_loc_load"/></StgValue>
</operation>

<operation id="415" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i60.preheader:2 %this_p2_0_loc_load = load i8192 %this_p2_0_loc

]]></Node>
<StgValue><ssdm name="this_p2_0_loc_load"/></StgValue>
</operation>

<operation id="416" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i60.preheader:3 %this_p3_0_loc_load = load i8192 %this_p3_0_loc

]]></Node>
<StgValue><ssdm name="this_p3_0_loc_load"/></StgValue>
</operation>

<operation id="417" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i60.preheader:4 %this_p4_0_loc_load = load i8192 %this_p4_0_loc

]]></Node>
<StgValue><ssdm name="this_p4_0_loc_load"/></StgValue>
</operation>

<operation id="418" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
for.body.i60.preheader:5 %br_ln0 = br void %if.end462

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="419" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1:0 %k_11 = load i4 %k

]]></Node>
<StgValue><ssdm name="k_11"/></StgValue>
</operation>

<operation id="420" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1:1 %this_p4_26_load = load i8192 %this_p4_26

]]></Node>
<StgValue><ssdm name="this_p4_26_load"/></StgValue>
</operation>

<operation id="421" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1:2 %this_p3_26_load = load i8192 %this_p3_26

]]></Node>
<StgValue><ssdm name="this_p3_26_load"/></StgValue>
</operation>

<operation id="422" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1:3 %this_p2_14_load = load i8192 %this_p2_14

]]></Node>
<StgValue><ssdm name="this_p2_14_load"/></StgValue>
</operation>

<operation id="423" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1:4 %this_p1_25_load = load i8192 %this_p1_25

]]></Node>
<StgValue><ssdm name="this_p1_25_load"/></StgValue>
</operation>

<operation id="424" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
FUNC_INTT_LOOP1:5 %icmp_ln340 = icmp_eq  i4 %k_11, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln340"/></StgValue>
</operation>

<operation id="425" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
FUNC_INTT_LOOP1:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="426" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
FUNC_INTT_LOOP1:7 %k_14 = add i4 %k_11, i4 1

]]></Node>
<StgValue><ssdm name="k_14"/></StgValue>
</operation>

<operation id="427" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
FUNC_INTT_LOOP1:8 %br_ln340 = br i1 %icmp_ln340, void %FUNC_INTT_LOOP1.split, void %if.end462.loopexit

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>

<operation id="428" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192">
<![CDATA[
FUNC_INTT_LOOP1.split:1 %call_ln0 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP1, i8192 %this_p1_25_load, i8192 %this_p3_26_load, i8192 %this_p4_26_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_26_loc, i8192 %this_p3_27_loc, i8192 %this_p4_27_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="429" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln340" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="4">
<![CDATA[
FUNC_INTT_LOOP1.split:5 %trunc_ln349 = trunc i4 %k_11

]]></Node>
<StgValue><ssdm name="trunc_ln349"/></StgValue>
</operation>

<operation id="430" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln340" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
if.end462.loopexit:0 %br_ln0 = br void %if.end462

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="431" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192">
<![CDATA[
FUNC_INTT_LOOP1.split:1 %call_ln0 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP1, i8192 %this_p1_25_load, i8192 %this_p3_26_load, i8192 %this_p4_26_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_26_loc, i8192 %this_p3_27_loc, i8192 %this_p4_27_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="432" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="3">
<![CDATA[
FUNC_INTT_LOOP1.split:6 %zext_ln349 = zext i3 %trunc_ln349

]]></Node>
<StgValue><ssdm name="zext_ln349"/></StgValue>
</operation>

<operation id="433" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
FUNC_INTT_LOOP1.split:7 %add_ln349 = add i8 %zext_ln349, i8 146

]]></Node>
<StgValue><ssdm name="add_ln349"/></StgValue>
</operation>

<operation id="434" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="8">
<![CDATA[
FUNC_INTT_LOOP1.split:8 %idxprom_i174 = zext i8 %add_ln349

]]></Node>
<StgValue><ssdm name="idxprom_i174"/></StgValue>
</operation>

<operation id="435" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
FUNC_INTT_LOOP1.split:9 %this_pMem_addr_22 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i174

]]></Node>
<StgValue><ssdm name="this_pMem_addr_22"/></StgValue>
</operation>

<operation id="436" st_id="86" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:10 %this_pMem_load_10 = load i8 %this_pMem_addr_22

]]></Node>
<StgValue><ssdm name="this_pMem_load_10"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="437" st_id="87" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:10 %this_pMem_load_10 = load i8 %this_pMem_addr_22

]]></Node>
<StgValue><ssdm name="this_pMem_load_10"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="438" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:2 %this_p1_26_loc_load = load i8192 %this_p1_26_loc

]]></Node>
<StgValue><ssdm name="this_p1_26_loc_load"/></StgValue>
</operation>

<operation id="439" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:3 %this_p3_27_loc_load = load i8192 %this_p3_27_loc

]]></Node>
<StgValue><ssdm name="this_p3_27_loc_load"/></StgValue>
</operation>

<operation id="440" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:4 %this_p4_27_loc_load = load i8192 %this_p4_27_loc

]]></Node>
<StgValue><ssdm name="this_p4_27_loc_load"/></StgValue>
</operation>

<operation id="441" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="0" op_12_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:11 %call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP2, i8192 %this_p1_26_loc_load, i8192 %this_p3_27_loc_load, i8192 %this_p4_27_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_pMem_load_10, i8192 %this_p1_27_loc, i8192 %this_p3_28_loc, i8192 %this_p4_28_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="442" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="0" op_12_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:11 %call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP2, i8192 %this_p1_26_loc_load, i8192 %this_p3_27_loc_load, i8192 %this_p4_27_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_pMem_load_10, i8192 %this_p1_27_loc, i8192 %this_p3_28_loc, i8192 %this_p4_28_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="443" st_id="90" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:15 %this_pMem_load_11 = load i8 %this_pMem_addr

]]></Node>
<StgValue><ssdm name="this_pMem_load_11"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="444" st_id="91" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:15 %this_pMem_load_11 = load i8 %this_pMem_addr

]]></Node>
<StgValue><ssdm name="this_pMem_load_11"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="445" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:12 %this_p1_27_loc_load = load i8192 %this_p1_27_loc

]]></Node>
<StgValue><ssdm name="this_p1_27_loc_load"/></StgValue>
</operation>

<operation id="446" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:13 %this_p3_28_loc_load = load i8192 %this_p3_28_loc

]]></Node>
<StgValue><ssdm name="this_p3_28_loc_load"/></StgValue>
</operation>

<operation id="447" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:14 %this_p4_28_loc_load = load i8192 %this_p4_28_loc

]]></Node>
<StgValue><ssdm name="this_p4_28_loc_load"/></StgValue>
</operation>

<operation id="448" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:16 %call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP3, i8192 %this_p1_27_loc_load, i8192 %this_p3_28_loc_load, i8192 %this_p4_28_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_11, i8192 %this_p1_28_loc, i8192 %this_p3_29_loc, i8192 %this_p4_29_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="449" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:16 %call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP3, i8192 %this_p1_27_loc_load, i8192 %this_p3_28_loc_load, i8192 %this_p4_28_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_11, i8192 %this_p1_28_loc, i8192 %this_p3_29_loc, i8192 %this_p4_29_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="450" st_id="94" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:20 %this_pMem_load_12 = load i8 %this_pMem_addr_1

]]></Node>
<StgValue><ssdm name="this_pMem_load_12"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="451" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:0 %specloopname_ln340 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln340"/></StgValue>
</operation>

<operation id="452" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:17 %this_p1_28_loc_load = load i8192 %this_p1_28_loc

]]></Node>
<StgValue><ssdm name="this_p1_28_loc_load"/></StgValue>
</operation>

<operation id="453" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:18 %this_p3_29_loc_load = load i8192 %this_p3_29_loc

]]></Node>
<StgValue><ssdm name="this_p3_29_loc_load"/></StgValue>
</operation>

<operation id="454" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:19 %this_p4_29_loc_load = load i8192 %this_p4_29_loc

]]></Node>
<StgValue><ssdm name="this_p4_29_loc_load"/></StgValue>
</operation>

<operation id="455" st_id="95" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:20 %this_pMem_load_12 = load i8 %this_pMem_addr_1

]]></Node>
<StgValue><ssdm name="this_pMem_load_12"/></StgValue>
</operation>

<operation id="456" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
FUNC_INTT_LOOP1.split:21 %br_ln369 = br i1 %icmp_ln144, void %for.inc453, void %for.body.i50.preheader

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="457" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.body.i50.preheader:0 %call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP4, i8192 %this_p1_28_loc_load, i8192 %this_p3_29_loc_load, i8192 %this_p4_29_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_12, i8192 %this_p1_29_loc, i8192 %this_p3_30_loc, i8192 %this_p4_30_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="458" st_id="97" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="3" op_5_bw="8192" op_6_bw="8192" op_7_bw="8192" op_8_bw="8192" op_9_bw="8192" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.body.i50.preheader:0 %call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP4, i8192 %this_p1_28_loc_load, i8192 %this_p3_29_loc_load, i8192 %this_p4_29_loc_load, i3 %empty_125, i8192 %this_pMem, i8192 %this_pMem_load_12, i8192 %this_p1_29_loc, i8192 %this_p3_30_loc, i8192 %this_p4_30_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="459" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i50.preheader:1 %this_p1_29_loc_load = load i8192 %this_p1_29_loc

]]></Node>
<StgValue><ssdm name="this_p1_29_loc_load"/></StgValue>
</operation>

<operation id="460" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i50.preheader:2 %this_p3_30_loc_load = load i8192 %this_p3_30_loc

]]></Node>
<StgValue><ssdm name="this_p3_30_loc_load"/></StgValue>
</operation>

<operation id="461" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i50.preheader:3 %this_p4_30_loc_load = load i8192 %this_p4_30_loc

]]></Node>
<StgValue><ssdm name="this_p4_30_loc_load"/></StgValue>
</operation>

<operation id="462" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="8" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.body.i50.preheader:4 %call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP5, i8192 %this_p1_29_loc_load, i8192 %this_pMem_load_12, i8192 %this_p3_30_loc_load, i8192 %this_p4_30_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_30_loc, i8192 %this_p2_16_loc, i8192 %this_p3_31_loc, i8192 %this_p4_31_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="463" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="3" op_6_bw="8192" op_7_bw="8" op_8_bw="8192" op_9_bw="8192" op_10_bw="8192" op_11_bw="8192" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.body.i50.preheader:4 %call_ln70 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP5, i8192 %this_p1_29_loc_load, i8192 %this_pMem_load_12, i8192 %this_p3_30_loc_load, i8192 %this_p4_30_loc_load, i3 %empty_125, i8192 %this_pMem, i8 %addr1_read, i8192 %this_p1_30_loc, i8192 %this_p2_16_loc, i8192 %this_p3_31_loc, i8192 %this_p4_31_loc

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="464" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i50.preheader:5 %this_p1_30_loc_load = load i8192 %this_p1_30_loc

]]></Node>
<StgValue><ssdm name="this_p1_30_loc_load"/></StgValue>
</operation>

<operation id="465" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i50.preheader:6 %this_p2_16_loc_load = load i8192 %this_p2_16_loc

]]></Node>
<StgValue><ssdm name="this_p2_16_loc_load"/></StgValue>
</operation>

<operation id="466" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i50.preheader:7 %this_p3_31_loc_load = load i8192 %this_p3_31_loc

]]></Node>
<StgValue><ssdm name="this_p3_31_loc_load"/></StgValue>
</operation>

<operation id="467" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.body.i50.preheader:8 %this_p4_31_loc_load = load i8192 %this_p4_31_loc

]]></Node>
<StgValue><ssdm name="this_p4_31_loc_load"/></StgValue>
</operation>

<operation id="468" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
for.body.i50.preheader:9 %br_ln0 = br void %for.inc453

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="469" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0">
<![CDATA[
for.inc453:0 %this_p1_31 = phi i8192 %this_p1_30_loc_load, void %for.body.i50.preheader, i8192 %this_p1_28_loc_load, void %FUNC_INTT_LOOP1.split

]]></Node>
<StgValue><ssdm name="this_p1_31"/></StgValue>
</operation>

<operation id="470" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0">
<![CDATA[
for.inc453:1 %this_p2_17 = phi i8192 %this_p2_16_loc_load, void %for.body.i50.preheader, i8192 %this_pMem_load_12, void %FUNC_INTT_LOOP1.split

]]></Node>
<StgValue><ssdm name="this_p2_17"/></StgValue>
</operation>

<operation id="471" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0">
<![CDATA[
for.inc453:2 %this_p3_32 = phi i8192 %this_p3_31_loc_load, void %for.body.i50.preheader, i8192 %this_p3_29_loc_load, void %FUNC_INTT_LOOP1.split

]]></Node>
<StgValue><ssdm name="this_p3_32"/></StgValue>
</operation>

<operation id="472" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0">
<![CDATA[
for.inc453:3 %this_p4_32 = phi i8192 %this_p4_31_loc_load, void %for.body.i50.preheader, i8192 %this_p4_29_loc_load, void %FUNC_INTT_LOOP1.split

]]></Node>
<StgValue><ssdm name="this_p4_32"/></StgValue>
</operation>

<operation id="473" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc453:4 %store_ln340 = store i8192 %this_p1_31, i8192 %this_p1_25

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="474" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc453:5 %store_ln340 = store i8192 %this_p2_17, i8192 %this_p2_14

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="475" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc453:6 %store_ln340 = store i8192 %this_p3_32, i8192 %this_p3_26

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="476" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc453:7 %store_ln340 = store i8192 %this_p4_32, i8192 %this_p4_26

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="477" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc453:8 %store_ln340 = store i4 %k_14, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="478" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
for.inc453:9 %br_ln340 = br void %FUNC_INTT_LOOP1

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="479" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0" op_4_bw="8192" op_5_bw="0" op_6_bw="8192" op_7_bw="0" op_8_bw="8192" op_9_bw="0" op_10_bw="8192" op_11_bw="0" op_12_bw="8192" op_13_bw="0" op_14_bw="8192" op_15_bw="0" op_16_bw="8192" op_17_bw="0">
<![CDATA[
if.end462:0 %this_p1_38 = phi i8192 %this_p1_17_loc_load, void %for.body.i445.preheader, i8192 %this_p1_16_loc_load, void %for.body.i489.preheader, i8192 %this_p1_8_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_p1_3_loc_load, void %for.body.i271.preheader, i8192 %this_p1_0_loc_load, void %for.body.i60.preheader, i8192 %this_p1_1_loc_load, void %for.body.i157.preheader, i8192 %this_p1_25_load, void %if.end462.loopexit, i8192 %this_p1_18_load, void %if.end462.loopexit56, i8192 %this_p1_9_load, void %if.end462.loopexit57

]]></Node>
<StgValue><ssdm name="this_p1_38"/></StgValue>
</operation>

<operation id="480" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0" op_4_bw="8192" op_5_bw="0" op_6_bw="8192" op_7_bw="0" op_8_bw="8192" op_9_bw="0" op_10_bw="8192" op_11_bw="0" op_12_bw="8192" op_13_bw="0" op_14_bw="8192" op_15_bw="0" op_16_bw="8192" op_17_bw="0">
<![CDATA[
if.end462:1 %this_p2_24 = phi i8192 %p_read_17, void %for.body.i445.preheader, i8192 %p_read_17, void %for.body.i489.preheader, i8192 %this_p2_4_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_p2_1_loc_load, void %for.body.i271.preheader, i8192 %this_p2_0_loc_load, void %for.body.i60.preheader, i8192 %this_pMem_load_2, void %for.body.i157.preheader, i8192 %this_p2_14_load, void %if.end462.loopexit, i8192 %this_p2_10_load, void %if.end462.loopexit56, i8192 %this_p2_5_load, void %if.end462.loopexit57

]]></Node>
<StgValue><ssdm name="this_p2_24"/></StgValue>
</operation>

<operation id="481" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0" op_4_bw="8192" op_5_bw="0" op_6_bw="8192" op_7_bw="0" op_8_bw="8192" op_9_bw="0" op_10_bw="8192" op_11_bw="0" op_12_bw="8192" op_13_bw="0" op_14_bw="8192" op_15_bw="0" op_16_bw="8192" op_17_bw="0">
<![CDATA[
if.end462:2 %this_p3_39 = phi i8192 %this_p3_18_loc_load, void %for.body.i445.preheader, i8192 %this_p3_17_loc_load, void %for.body.i489.preheader, i8192 %this_p3_8_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_p3_3_loc_load, void %for.body.i271.preheader, i8192 %this_p3_0_loc_load, void %for.body.i60.preheader, i8192 %this_p3_1_loc_load, void %for.body.i157.preheader, i8192 %this_p3_26_load, void %if.end462.loopexit, i8192 %this_p3_19_load, void %if.end462.loopexit56, i8192 %this_p3_9_load, void %if.end462.loopexit57

]]></Node>
<StgValue><ssdm name="this_p3_39"/></StgValue>
</operation>

<operation id="482" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8192" op_0_bw="8192" op_1_bw="0" op_2_bw="8192" op_3_bw="0" op_4_bw="8192" op_5_bw="0" op_6_bw="8192" op_7_bw="0" op_8_bw="8192" op_9_bw="0" op_10_bw="8192" op_11_bw="0" op_12_bw="8192" op_13_bw="0" op_14_bw="8192" op_15_bw="0" op_16_bw="8192" op_17_bw="0">
<![CDATA[
if.end462:3 %this_p4_39 = phi i8192 %this_p4_18_loc_load, void %for.body.i445.preheader, i8192 %this_p4_17_loc_load, void %for.body.i489.preheader, i8192 %this_p4_8_loc_load, void %FUNC_MONTMUL_LOOP1, i8192 %this_p4_3_loc_load, void %for.body.i271.preheader, i8192 %this_p4_0_loc_load, void %for.body.i60.preheader, i8192 %this_p4_1_loc_load, void %for.body.i157.preheader, i8192 %this_p4_26_load, void %if.end462.loopexit, i8192 %this_p4_19_load, void %if.end462.loopexit56, i8192 %this_p4_9_load, void %if.end462.loopexit57

]]></Node>
<StgValue><ssdm name="this_p4_39"/></StgValue>
</operation>

<operation id="483" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32768" op_0_bw="32768" op_1_bw="8192">
<![CDATA[
if.end462:4 %mrv_s = insertvalue i32768 <undef>, i8192 %this_p1_38

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="484" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32768" op_0_bw="32768" op_1_bw="8192">
<![CDATA[
if.end462:5 %mrv_1 = insertvalue i32768 %mrv_s, i8192 %this_p2_24

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="485" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32768" op_0_bw="32768" op_1_bw="8192">
<![CDATA[
if.end462:6 %mrv_2 = insertvalue i32768 %mrv_1, i8192 %this_p3_39

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="486" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32768" op_0_bw="32768" op_1_bw="8192">
<![CDATA[
if.end462:7 %mrv_3 = insertvalue i32768 %mrv_2, i8192 %this_p4_39

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="487" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32768">
<![CDATA[
if.end462:8 %ret_ln386 = ret i32768 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln386"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
