0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/Veronica/VHDL/project_1/project_1.sim/sim_1/impl/timing/xsim/logic_gates_time_impl.v,1630932596,verilog,,,,glbl;logic_gates,,,,,,,,
