T_1\r\nF_1 ( union V_1 * * V_2 ,\r\nT_2 V_3 ,\r\nstruct V_4 * V_5 )\r\n{\r\nunion V_1 * V_6 = * V_2 ;\r\nT_1 V_7 = V_8 ;\r\nF_2 ( V_9 ) ;\r\nswitch ( V_3 ) {\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\ncase V_14 :\r\ncase V_15 :\r\ncase V_16 :\r\nif ( V_6 -> V_17 . type == V_18 ) {\r\nV_7 =\r\nF_3 ( V_2 ,\r\nV_5 ) ;\r\nif ( F_4 ( V_7 ) ) {\r\nbreak;\r\n}\r\n}\r\nif ( V_5 -> V_19 == V_20 ) {\r\nbreak;\r\n}\r\nif ( ( V_6 -> V_17 . type != V_14 ) &&\r\n( V_6 -> V_17 . type != V_16 ) &&\r\n( V_6 -> V_17 . type != V_15 ) &&\r\n! ( ( V_6 -> V_17 . type == V_18 ) &&\r\n( V_6 -> V_21 . V_22 == V_23 ) ) ) {\r\nF_5 ( ( V_24 ,\r\nL_1 ,\r\nF_6 ( V_6 ) ,\r\nF_7 ( V_3 ) ) ) ;\r\nV_7 = V_25 ;\r\n}\r\nbreak;\r\ncase V_26 :\r\ncase V_27 :\r\nF_5 ( ( V_24 , L_2 ) ) ;\r\nV_7 = V_28 ;\r\nbreak;\r\ncase V_29 :\r\ndefault:\r\nbreak;\r\n}\r\nF_8 ( V_7 ) ;\r\n}\r\nT_1\r\nF_9 ( union V_1 * V_6 ,\r\nunion V_1 * V_30 ,\r\nunion V_1 * * V_31 ,\r\nstruct V_4 * V_5 )\r\n{\r\nunion V_1 * V_32 ;\r\nT_1 V_7 = V_8 ;\r\nF_10 ( V_33 , V_6 ) ;\r\nV_32 = V_6 ;\r\nif ( ! V_30 ) {\r\nV_7 =\r\nF_11 ( V_32 , V_31 ,\r\nV_5 ) ;\r\nF_8 ( V_7 ) ;\r\n}\r\nif ( V_6 -> V_17 . type != V_30 -> V_17 . type ) {\r\nV_7 = F_12 ( V_30 -> V_17 . type ,\r\nV_6 ,\r\n& V_32 ,\r\nV_5 ) ;\r\nif ( F_4 ( V_7 ) ) {\r\nF_8 ( V_7 ) ;\r\n}\r\nif ( V_6 == V_32 ) {\r\n* V_31 = V_6 ;\r\nF_8 ( V_8 ) ;\r\n}\r\n}\r\nswitch ( V_30 -> V_17 . type ) {\r\ncase V_14 :\r\nV_30 -> integer . V_34 = V_32 -> integer . V_34 ;\r\nF_13 ( V_30 ) ;\r\nbreak;\r\ncase V_15 :\r\nV_7 =\r\nF_14 ( V_32 , V_30 ) ;\r\nbreak;\r\ncase V_16 :\r\nV_7 =\r\nF_15 ( V_32 , V_30 ) ;\r\nbreak;\r\ncase V_29 :\r\nV_7 =\r\nF_11 ( V_32 , & V_30 ,\r\nV_5 ) ;\r\nbreak;\r\ndefault:\r\nF_16 ( ( V_24 , L_3 ,\r\nF_6 ( V_30 ) ) ) ;\r\nV_7 = V_35 ;\r\nbreak;\r\n}\r\nif ( V_32 != V_6 ) {\r\nF_17 ( V_32 ) ;\r\n}\r\n* V_31 = V_30 ;\r\nF_8 ( V_7 ) ;\r\n}
