read_verilog ../common/logic.v
hierarchy -top top
proc
equiv_opt -assert -map +/quicklogic/qlf_k6n10_cells_sim.v synth_quicklogic
design -load postopt
cd top

stat
select -assert-count 9 t:$lut
