<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_CESEL-CW305-test" LaunchPart="xc7a100tftg256-2" LaunchTime="1486504296">
  <File Type="VDS-TIMING-PB" Name="cw305_top_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="cw305_top_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="cw305_top.dcp"/>
  <File Type="RDS-UTIL-PB" Name="cw305_top_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="cw305_top_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="cw305_top_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="cw305_top.vds"/>
  <File Type="PA-TCL" Name="cw305_top.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../CESEL-CW305/fpga/CESEL-CW305/CESEL-CW305.srcs/sources_1/imports/NEWAE Source Files/registers.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CESEL-CW305/fpga/CESEL-CW305/NEWAE Source Files/registers.v"/>
        <Attr Name="ImportTime" Val="1485214730"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CESEL-CW305/fpga/CESEL-CW305/CESEL-CW305.srcs/sources_1/imports/NEWAE Source Files/usb_module.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CESEL-CW305/fpga/CESEL-CW305/NEWAE Source Files/usb_module.v"/>
        <Attr Name="ImportTime" Val="1485214730"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/CESEL_test.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CESEL-CW305/fpga/CESEL-CW305/NEWAE Source Files/board.v">
      <FileInfo SFType="VHeader">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../CESEL-CW305/fpga/CESEL-CW305/CESEL-CW305.srcs/sources_1/imports/NEWAE Source Files/cw305_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CESEL-CW305/fpga/CESEL-CW305/NEWAE Source Files/cw305_top.v"/>
        <Attr Name="ImportTime" Val="1485214730"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/CESEL.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="cw305_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../CESEL-CW305/fpga/CESEL-CW305/CESEL-CW305.srcs/constrs_1/imports/NEWAE Source Files/cw305_main.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CESEL-CW305/fpga/CESEL-CW305/NEWAE Source Files/cw305_main.xdc"/>
        <Attr Name="ImportTime" Val="1485214730"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
