Analysis & Elaboration report for DE1_SoC
Thu Nov 21 16:56:30 2019
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Failed - Thu Nov 21 16:56:30 2019               ;
; Quartus Prime Version         ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                 ; DE1_SoC                                         ;
; Top-level Entity Name         ; CPU                                             ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CPU                ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Thu Nov 21 16:55:50 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning (12019): Can't analyze file -- file DE1_SoC.sv is missing
Info (12021): Found 2 design units, including 2 entities, in source file adder_64.sv
    Info (12023): Found entity 1: adder_64 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/adder_64.sv Line: 2
    Info (12023): Found entity 2: adder_64_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/adder_64.sv Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file addsub.sv
    Info (12023): Found entity 1: addsub File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/addsub.sv Line: 2
    Info (12023): Found entity 2: addsub_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/addsub.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/alu.sv Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file bit_and.sv
    Info (12023): Found entity 1: bit_and File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/bit_and.sv Line: 3
    Info (12023): Found entity 2: bit_or File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/bit_and.sv Line: 16
    Info (12023): Found entity 3: bit_xor File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/bit_and.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/D_FF.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder.sv Line: 2
    Info (12023): Found entity 2: decoder_5to32_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file decoder_1_2.sv
    Info (12023): Found entity 1: decoder_1_2 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder_1_2.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decoder_2_4.sv
    Info (12023): Found entity 1: decoder_2_4 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder_2_4.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decoder_4_16.sv
    Info (12023): Found entity 1: decoder_4_16 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder_4_16.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/full_adder.sv Line: 2
    Info (12023): Found entity 2: full_adder_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/full_adder.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file is_zero.sv
    Info (12023): Found entity 1: is_zero File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/is_zero.sv Line: 2
    Info (12023): Found entity 2: is_zero_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/is_zero.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux2_1.sv Line: 2
    Info (12023): Found entity 2: mux2_1_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux2_1.sv Line: 15
Info (12021): Found 2 design units, including 2 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux4_1.sv Line: 2
    Info (12023): Found entity 2: mux4_1_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux4_1.sv Line: 15
Info (12021): Found 2 design units, including 2 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux8_1.sv Line: 2
    Info (12023): Found entity 2: mux8_1_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux8_1.sv Line: 15
Info (12021): Found 2 design units, including 2 entities, in source file mux16_1.sv
    Info (12023): Found entity 1: mux16_1 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux16_1.sv Line: 2
    Info (12023): Found entity 2: mux16_1_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux16_1.sv Line: 15
Info (12021): Found 2 design units, including 2 entities, in source file mux32_1.sv
    Info (12023): Found entity 1: mux32_1 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux32_1.sv Line: 2
    Info (12023): Found entity 2: mux32_1_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux32_1.sv Line: 15
Info (12021): Found 2 design units, including 2 entities, in source file mux64x2_1.sv
    Info (12023): Found entity 1: mux64x2_1 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x2_1.sv Line: 2
    Info (12023): Found entity 2: mux64x2_1_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x2_1.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file mux64x8_1.sv
    Info (12023): Found entity 1: mux64x8_1 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x8_1.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file mux64x32_1.sv
    Info (12023): Found entity 1: mux64x32_1 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x32_1.sv Line: 2
    Info (12023): Found entity 2: mux64x32_1_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x32_1.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/regfile.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file registerx64.sv
    Info (12023): Found entity 1: registerx64 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/registerx64.sv Line: 2
    Info (12023): Found entity 2: registerx64_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/registerx64.sv Line: 19
Info (12021): Found 2 design units, including 2 entities, in source file zeroextend.sv
    Info (12023): Found entity 1: ZeroExtend File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/ZeroExtend.sv Line: 3
    Info (12023): Found entity 2: ZeroExtend_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/ZeroExtend.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: PC File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/PC.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file signedextend.sv
    Info (12023): Found entity 1: SignedExtend File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/SignedExtend.sv Line: 3
    Info (12023): Found entity 2: SignedExtend_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/SignedExtend.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file shift_2.sv
    Info (12023): Found entity 1: shift_2 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/shift_2.sv Line: 3
    Info (12023): Found entity 2: shift_2_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/shift_2.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instructmem.sv Line: 21
    Info (12023): Found entity 2: instructmem_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instructmem.sv Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file instr_fetch.sv
    Info (12023): Found entity 1: instr_fetch File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_fetch.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file mux5x2_1.sv
    Info (12023): Found entity 1: mux5x2_1 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux5x2_1.sv Line: 2
    Info (12023): Found entity 2: mux5x2_1_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux5x2_1.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/datapath.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file mux64x4_1.sv
    Info (12023): Found entity 1: mux64x4_1 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x4_1.sv Line: 2
    Info (12023): Found entity 2: mux64x4_1_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x4_1.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file flag_reg.sv
    Info (12023): Found entity 1: flag_reg File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/flag_reg.sv Line: 2
    Info (12023): Found entity 2: flag_reg_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/flag_reg.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/control_unit.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv Line: 2
    Info (12023): Found entity 2: CPU_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file if_rf_register.sv
    Info (12023): Found entity 1: IF_RF_register File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/IF_RF_register.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rf.sv
    Info (12023): Found entity 1: RF File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/RF.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rf_ex_register.sv
    Info (12023): Found entity 1: RF_EX_register File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/RF_EX_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex.sv
    Info (12023): Found entity 1: EX File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/EX.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_register.sv
    Info (12023): Found entity 1: EX_MEM_register File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/EX_MEM_register.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mem.sv
    Info (12023): Found entity 1: MEM File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/MEM.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_register.sv
    Info (12023): Found entity 1: MEM_WB_register File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/MEM_WB_register.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file mux64_4.sv
    Info (12023): Found entity 1: mux64_4 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64_4.sv Line: 2
    Info (12023): Found entity 2: mux64_4_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64_4.sv Line: 19
Info (12021): Found 2 design units, including 2 entities, in source file mux_4.sv
    Info (12023): Found entity 1: mux_4 File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux_4.sv Line: 2
    Info (12023): Found entity 2: mux_4_testbench File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux_4.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file instr_path.sv
    Info (12023): Found entity 1: instr_path File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_path.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.sv
    Info (12023): Found entity 1: forwarding_unit File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/forwarding_unit.sv Line: 2
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "PC" for hierarchy "PC:prog_counter" File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv Line: 26
Info (12128): Elaborating entity "D_FF" for hierarchy "PC:prog_counter|D_FF:each_itr[0].each_dff" File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/PC.sv Line: 13
Info (12128): Elaborating entity "instructmem" for hierarchy "instructmem:instr_out" File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv Line: 28
Warning (10175): Verilog HDL warning at instructmem.sv(28): ignoring unsupported system task File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instructmem.sv Line: 28
Error (10170): Verilog HDL syntax error at test01_AddiB.arm(25) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: U:/benchmarks/test01_AddiB.arm Line: 25
Info (10648): Verilog HDL Display System Task info at instructmem.sv(47): Running benchmark:  File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instructmem.sv Line: 47
Error (12152): Can't elaborate user hierarchy "instructmem:instr_out" File: U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv Line: 28
Info (144001): Generated suppressed messages file U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/output_files/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 651 megabytes
    Error: Processing ended: Thu Nov 21 16:56:31 2019
    Error: Elapsed time: 00:00:41
    Error: Total CPU time (on all processors): 00:00:42


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/output_files/DE1_SoC.map.smsg.


