{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686762861014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686762861014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 10:14:20 2023 " "Processing started: Wed Jun 14 10:14:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686762861014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686762861014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686762861014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686762861544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686762861545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 8 8 " "Found 8 design units, including 8 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramBlock " "Found entity 1: ramBlock" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762868688 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram " "Found entity 2: ram" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762868688 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpum " "Found entity 3: fpum" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762868688 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpua " "Found entity 4: fpua" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762868688 ""} { "Info" "ISGN_ENTITY_NAME" "5 bin32ToHex " "Found entity 5: bin32ToHex" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762868688 ""} { "Info" "ISGN_ENTITY_NAME" "6 binToDisplay " "Found entity 6: binToDisplay" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762868688 ""} { "Info" "ISGN_ENTITY_NAME" "7 tb_lab6 " "Found entity 7: tb_lab6" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762868688 ""} { "Info" "ISGN_ENTITY_NAME" "8 tb_lab6resetdebug " "Found entity 8: tb_lab6resetdebug" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762868688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686762868688 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fpum Verilog1.v(65) " "Verilog HDL Parameter Declaration warning at Verilog1.v(65): Parameter Declaration in module \"fpum\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686762868699 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab6.v(188) " "Verilog HDL information at lab6.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686762869486 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab6.v 1 1 " "Using design file lab6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Found entity 1: lab6" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762869487 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686762869487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6 " "Elaborating entity \"lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686762869491 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR lab6.v(10) " "Output port \"LEDR\" at lab6.v(10) has no driver" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686762869511 "|lab6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpum fpum:FPU0 " "Elaborating entity \"fpum\" for hierarchy \"fpum:FPU0\"" {  } { { "lab6.v" "FPU0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762869514 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(80) " "Verilog HDL assignment warning at Verilog1.v(80): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762869521 "|lab6|fpum:FPU0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(83) " "Verilog HDL assignment warning at Verilog1.v(83): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762869521 "|lab6|fpum:FPU0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f1 Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"f1\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762869522 "|lab6|fpum:FPU0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f2 Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"f2\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762869523 "|lab6|fpum:FPU0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_f Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"new_f\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762869523 "|lab6|fpum:FPU0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"exp\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762869523 "|lab6|fpum:FPU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpua fpua:FPU1 " "Elaborating entity \"fpua\" for hierarchy \"fpua:FPU1\"" {  } { { "lab6.v" "FPU1" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762869551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(130) " "Verilog HDL assignment warning at Verilog1.v(130): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762869553 "|lab6|fpua:FPU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(137) " "Verilog HDL assignment warning at Verilog1.v(137): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762869554 "|lab6|fpua:FPU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(154) " "Verilog HDL assignment warning at Verilog1.v(154): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762869555 "|lab6|fpua:FPU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(157) " "Verilog HDL assignment warning at Verilog1.v(157): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762869555 "|lab6|fpua:FPU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Verilog1.v(159) " "Verilog HDL assignment warning at Verilog1.v(159): truncated value with size 32 to match size of target (9)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762869555 "|lab6|fpua:FPU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpum fpum:FPU3 " "Elaborating entity \"fpum\" for hierarchy \"fpum:FPU3\"" {  } { { "lab6.v" "FPU3" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762870336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(80) " "Verilog HDL assignment warning at Verilog1.v(80): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870336 "|lab6|fpum:FPU3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(83) " "Verilog HDL assignment warning at Verilog1.v(83): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870336 "|lab6|fpum:FPU3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f1 Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"f1\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762870337 "|lab6|fpum:FPU3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f2 Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"f2\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762870337 "|lab6|fpum:FPU3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_f Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"new_f\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762870337 "|lab6|fpum:FPU3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"exp\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762870337 "|lab6|fpum:FPU3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpua fpua:FPU4 " "Elaborating entity \"fpua\" for hierarchy \"fpua:FPU4\"" {  } { { "lab6.v" "FPU4" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762870345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(130) " "Verilog HDL assignment warning at Verilog1.v(130): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870346 "|lab6|fpua:FPU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(137) " "Verilog HDL assignment warning at Verilog1.v(137): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870346 "|lab6|fpua:FPU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(154) " "Verilog HDL assignment warning at Verilog1.v(154): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870347 "|lab6|fpua:FPU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(157) " "Verilog HDL assignment warning at Verilog1.v(157): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870347 "|lab6|fpua:FPU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Verilog1.v(159) " "Verilog HDL assignment warning at Verilog1.v(159): truncated value with size 32 to match size of target (9)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870347 "|lab6|fpua:FPU4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpum fpum:FPU6 " "Elaborating entity \"fpum\" for hierarchy \"fpum:FPU6\"" {  } { { "lab6.v" "FPU6" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762870590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(80) " "Verilog HDL assignment warning at Verilog1.v(80): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870591 "|lab6|fpum:FPU6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(83) " "Verilog HDL assignment warning at Verilog1.v(83): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870591 "|lab6|fpum:FPU6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f1 Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"f1\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762870591 "|lab6|fpum:FPU6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f2 Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"f2\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762870591 "|lab6|fpum:FPU6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_f Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"new_f\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762870592 "|lab6|fpum:FPU6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"exp\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762870592 "|lab6|fpum:FPU6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpua fpua:FPU7 " "Elaborating entity \"fpua\" for hierarchy \"fpua:FPU7\"" {  } { { "lab6.v" "FPU7" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762870598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(130) " "Verilog HDL assignment warning at Verilog1.v(130): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870599 "|lab6|fpua:FPU7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(137) " "Verilog HDL assignment warning at Verilog1.v(137): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870599 "|lab6|fpua:FPU7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(154) " "Verilog HDL assignment warning at Verilog1.v(154): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870600 "|lab6|fpua:FPU7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(157) " "Verilog HDL assignment warning at Verilog1.v(157): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870600 "|lab6|fpua:FPU7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Verilog1.v(159) " "Verilog HDL assignment warning at Verilog1.v(159): truncated value with size 32 to match size of target (9)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870600 "|lab6|fpua:FPU7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpum fpum:FPU9 " "Elaborating entity \"fpum\" for hierarchy \"fpum:FPU9\"" {  } { { "lab6.v" "FPU9" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762870775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog1.v(80) " "Verilog HDL assignment warning at Verilog1.v(80): truncated value with size 32 to match size of target (5)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870776 "|lab6|fpum:FPU9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog1.v(83) " "Verilog HDL assignment warning at Verilog1.v(83): truncated value with size 32 to match size of target (5)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870776 "|lab6|fpum:FPU9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f1 Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"f1\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762870776 "|lab6|fpum:FPU9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f2 Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"f2\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762870776 "|lab6|fpum:FPU9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_f Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"new_f\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762870776 "|lab6|fpum:FPU9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp Verilog1.v(72) " "Verilog HDL Always Construct warning at Verilog1.v(72): inferring latch(es) for variable \"exp\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686762870777 "|lab6|fpum:FPU9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpua fpua:FPU10 " "Elaborating entity \"fpua\" for hierarchy \"fpua:FPU10\"" {  } { { "lab6.v" "FPU10" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762870783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Verilog1.v(130) " "Verilog HDL assignment warning at Verilog1.v(130): truncated value with size 32 to match size of target (3)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870784 "|lab6|fpua:FPU10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Verilog1.v(137) " "Verilog HDL assignment warning at Verilog1.v(137): truncated value with size 32 to match size of target (3)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870785 "|lab6|fpua:FPU10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog1.v(154) " "Verilog HDL assignment warning at Verilog1.v(154): truncated value with size 32 to match size of target (5)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870785 "|lab6|fpua:FPU10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog1.v(157) " "Verilog HDL assignment warning at Verilog1.v(157): truncated value with size 32 to match size of target (5)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870785 "|lab6|fpua:FPU10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Verilog1.v(159) " "Verilog HDL assignment warning at Verilog1.v(159): truncated value with size 32 to match size of target (9)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870785 "|lab6|fpua:FPU10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin32ToHex bin32ToHex:converter " "Elaborating entity \"bin32ToHex\" for hierarchy \"bin32ToHex:converter\"" {  } { { "lab6.v" "converter" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762870893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(198) " "Verilog HDL assignment warning at Verilog1.v(198): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870894 "|lab6|bin32ToHex:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(201) " "Verilog HDL assignment warning at Verilog1.v(201): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870894 "|lab6|bin32ToHex:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(204) " "Verilog HDL assignment warning at Verilog1.v(204): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870894 "|lab6|bin32ToHex:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToDisplay bin32ToHex:converter\|binToDisplay:hex0 " "Elaborating entity \"binToDisplay\" for hierarchy \"bin32ToHex:converter\|binToDisplay:hex0\"" {  } { { "Verilog1.v" "hex0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762870912 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Verilog1.v(233) " "Verilog HDL Case Statement warning at Verilog1.v(233): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 233 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1686762870913 "|lab6|bin32ToHex:converter|binToDisplay:hex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramBlock ramBlock:RAM " "Elaborating entity \"ramBlock\" for hierarchy \"ramBlock:RAM\"" {  } { { "lab6.v" "RAM" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762870921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog1.v(33) " "Verilog HDL assignment warning at Verilog1.v(33): truncated value with size 32 to match size of target (5)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686762870922 "|lab6|ramBlock:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ramBlock:RAM\|ram:RAM0 " "Elaborating entity \"ram\" for hierarchy \"ramBlock:RAM\|ram:RAM0\"" {  } { { "Verilog1.v" "RAM0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762870932 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr Verilog1.v(53) " "Verilog HDL Always Construct warning at Verilog1.v(53): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686762870939 "|lab6|ramBlock:RAM|ram:RAM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 Verilog1.v(46) " "Net \"ram.data_a\" at Verilog1.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686762870940 "|lab6|ramBlock:RAM|ram:RAM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 Verilog1.v(46) " "Net \"ram.waddr_a\" at Verilog1.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686762870940 "|lab6|ramBlock:RAM|ram:RAM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 Verilog1.v(46) " "Net \"ram.we_a\" at Verilog1.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686762870941 "|lab6|ramBlock:RAM|ram:RAM0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ramBlock:RAM\|ram:RAM0\|ram " "RAM logic \"ramBlock:RAM\|ram:RAM0\|ram\" is uninferred due to asynchronous read logic" {  } { { "Verilog1.v" "ram" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1686762892143 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1686762892143 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fpum:FPU3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpum:FPU3\|Mult0\"" {  } { { "Verilog1.v" "Mult0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762900348 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fpua:FPU5\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fpua:FPU5\|Add3\"" {  } { { "Verilog1.v" "Add3" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 130 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762900348 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpum:FPU6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpum:FPU6\|Mult0\"" {  } { { "Verilog1.v" "Mult0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762900348 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpum:FPU0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpum:FPU0\|Mult0\"" {  } { { "Verilog1.v" "Mult0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762900348 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fpua:FPU2\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fpua:FPU2\|Add3\"" {  } { { "Verilog1.v" "Add3" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 130 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762900348 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpum:FPU9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpum:FPU9\|Mult0\"" {  } { { "Verilog1.v" "Mult0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762900348 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686762900348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpum:FPU3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU3\|lpm_mult:Mult0\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762900517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpum:FPU3\|lpm_mult:Mult0 " "Instantiated megafunction \"fpum:FPU3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900517 ""}  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686762900517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ls " "Found entity 1: mult_0ls" {  } { { "db/mult_0ls.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/mult_0ls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762900741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686762900741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpua:FPU5\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"fpua:FPU5\|lpm_add_sub:Add3\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762900869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpua:FPU5\|lpm_add_sub:Add3 " "Instantiated megafunction \"fpua:FPU5\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900869 ""}  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686762900869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_29i " "Found entity 1: add_sub_29i" {  } { { "db/add_sub_29i.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/add_sub_29i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762900931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686762900931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpum:FPU6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU6\|lpm_mult:Mult0\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762900980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpum:FPU6\|lpm_mult:Mult0 " "Instantiated megafunction \"fpum:FPU6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762900980 ""}  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686762900980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9js.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9js.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9js " "Found entity 1: mult_9js" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/mult_9js.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762901035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686762901035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpum:FPU0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU0\|lpm_mult:Mult0\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762901065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpum:FPU0\|lpm_mult:Mult0 " "Instantiated megafunction \"fpum:FPU0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901066 ""}  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686762901066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1os " "Found entity 1: mult_1os" {  } { { "db/mult_1os.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/mult_1os.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762901128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686762901128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpua:FPU2\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"fpua:FPU2\|lpm_add_sub:Add3\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762901182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpua:FPU2\|lpm_add_sub:Add3 " "Instantiated megafunction \"fpua:FPU2\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901182 ""}  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686762901182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gai " "Found entity 1: add_sub_gai" {  } { { "db/add_sub_gai.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/add_sub_gai.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762901243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686762901243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762901276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpum:FPU9\|lpm_mult:Mult0 " "Instantiated megafunction \"fpum:FPU9\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686762901276 ""}  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686762901276 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762901360 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762901402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762901419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8mg " "Found entity 1: add_sub_8mg" {  } { { "db/add_sub_8mg.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/add_sub_8mg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762901481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686762901481 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762901509 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762901526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9mg " "Found entity 1: add_sub_9mg" {  } { { "db/add_sub_9mg.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/add_sub_9mg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686762901587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686762901587 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpum:FPU9\|lpm_mult:Mult0\|altshift:external_latency_ffs fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762901635 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fpum:FPU6\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\] " "Synthesized away node \"fpum:FPU6\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/mult_9js.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762901725 "|lab6|fpum:FPU6|lpm_mult:Mult0|mult_9js:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1686762901725 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1686762901725 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686762902562 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "196 " "Ignored 196 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "2 " "Ignored 2 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1686762902611 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "194 " "Ignored 194 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686762902611 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686762902611 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[14\] ramBlock:RAM\|A\[14\]~_emulated ramBlock:RAM\|A\[14\]~1 " "Register \"ramBlock:RAM\|A\[14\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[14\]~_emulated\" and latch \"ramBlock:RAM\|A\[14\]~1\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[14\] ramBlock:RAM\|B\[14\]~_emulated ramBlock:RAM\|B\[14\]~1 " "Register \"ramBlock:RAM\|B\[14\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[14\]~_emulated\" and latch \"ramBlock:RAM\|B\[14\]~1\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[13\] ramBlock:RAM\|A\[13\]~_emulated ramBlock:RAM\|A\[13\]~5 " "Register \"ramBlock:RAM\|A\[13\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[13\]~_emulated\" and latch \"ramBlock:RAM\|A\[13\]~5\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[13\] ramBlock:RAM\|B\[13\]~_emulated ramBlock:RAM\|B\[13\]~5 " "Register \"ramBlock:RAM\|B\[13\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[13\]~_emulated\" and latch \"ramBlock:RAM\|B\[13\]~5\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[12\] ramBlock:RAM\|A\[12\]~_emulated ramBlock:RAM\|A\[12\]~9 " "Register \"ramBlock:RAM\|A\[12\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[12\]~_emulated\" and latch \"ramBlock:RAM\|A\[12\]~9\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[12\] ramBlock:RAM\|B\[12\]~_emulated ramBlock:RAM\|B\[12\]~9 " "Register \"ramBlock:RAM\|B\[12\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[12\]~_emulated\" and latch \"ramBlock:RAM\|B\[12\]~9\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[11\] ramBlock:RAM\|A\[11\]~_emulated ramBlock:RAM\|A\[11\]~13 " "Register \"ramBlock:RAM\|A\[11\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[11\]~_emulated\" and latch \"ramBlock:RAM\|A\[11\]~13\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[11\] ramBlock:RAM\|B\[11\]~_emulated ramBlock:RAM\|B\[11\]~13 " "Register \"ramBlock:RAM\|B\[11\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[11\]~_emulated\" and latch \"ramBlock:RAM\|B\[11\]~13\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[10\] ramBlock:RAM\|A\[10\]~_emulated ramBlock:RAM\|A\[10\]~17 " "Register \"ramBlock:RAM\|A\[10\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[10\]~_emulated\" and latch \"ramBlock:RAM\|A\[10\]~17\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[10\] ramBlock:RAM\|B\[10\]~_emulated ramBlock:RAM\|B\[10\]~17 " "Register \"ramBlock:RAM\|B\[10\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[10\]~_emulated\" and latch \"ramBlock:RAM\|B\[10\]~17\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[9\] ramBlock:RAM\|A\[9\]~_emulated ramBlock:RAM\|A\[9\]~21 " "Register \"ramBlock:RAM\|A\[9\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[9\]~_emulated\" and latch \"ramBlock:RAM\|A\[9\]~21\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[9\] ramBlock:RAM\|B\[9\]~_emulated ramBlock:RAM\|B\[9\]~21 " "Register \"ramBlock:RAM\|B\[9\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[9\]~_emulated\" and latch \"ramBlock:RAM\|B\[9\]~21\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[8\] ramBlock:RAM\|A\[8\]~_emulated ramBlock:RAM\|A\[8\]~25 " "Register \"ramBlock:RAM\|A\[8\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[8\]~_emulated\" and latch \"ramBlock:RAM\|A\[8\]~25\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[8\] ramBlock:RAM\|B\[8\]~_emulated ramBlock:RAM\|B\[8\]~25 " "Register \"ramBlock:RAM\|B\[8\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[8\]~_emulated\" and latch \"ramBlock:RAM\|B\[8\]~25\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[7\] ramBlock:RAM\|A\[7\]~_emulated ramBlock:RAM\|A\[7\]~29 " "Register \"ramBlock:RAM\|A\[7\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[7\]~_emulated\" and latch \"ramBlock:RAM\|A\[7\]~29\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[7\] ramBlock:RAM\|B\[7\]~_emulated ramBlock:RAM\|B\[7\]~29 " "Register \"ramBlock:RAM\|B\[7\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[7\]~_emulated\" and latch \"ramBlock:RAM\|B\[7\]~29\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[6\] ramBlock:RAM\|A\[6\]~_emulated ramBlock:RAM\|A\[6\]~33 " "Register \"ramBlock:RAM\|A\[6\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[6\]~_emulated\" and latch \"ramBlock:RAM\|A\[6\]~33\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[6\] ramBlock:RAM\|B\[6\]~_emulated ramBlock:RAM\|B\[6\]~33 " "Register \"ramBlock:RAM\|B\[6\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[6\]~_emulated\" and latch \"ramBlock:RAM\|B\[6\]~33\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[5\] ramBlock:RAM\|A\[5\]~_emulated ramBlock:RAM\|A\[5\]~37 " "Register \"ramBlock:RAM\|A\[5\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[5\]~_emulated\" and latch \"ramBlock:RAM\|A\[5\]~37\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[5\] ramBlock:RAM\|B\[5\]~_emulated ramBlock:RAM\|B\[5\]~37 " "Register \"ramBlock:RAM\|B\[5\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[5\]~_emulated\" and latch \"ramBlock:RAM\|B\[5\]~37\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[4\] ramBlock:RAM\|A\[4\]~_emulated ramBlock:RAM\|A\[4\]~41 " "Register \"ramBlock:RAM\|A\[4\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[4\]~_emulated\" and latch \"ramBlock:RAM\|A\[4\]~41\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[4\] ramBlock:RAM\|B\[4\]~_emulated ramBlock:RAM\|B\[4\]~41 " "Register \"ramBlock:RAM\|B\[4\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[4\]~_emulated\" and latch \"ramBlock:RAM\|B\[4\]~41\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[3\] ramBlock:RAM\|A\[3\]~_emulated ramBlock:RAM\|A\[3\]~45 " "Register \"ramBlock:RAM\|A\[3\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[3\]~_emulated\" and latch \"ramBlock:RAM\|A\[3\]~45\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[3\] ramBlock:RAM\|B\[3\]~_emulated ramBlock:RAM\|B\[3\]~45 " "Register \"ramBlock:RAM\|B\[3\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[3\]~_emulated\" and latch \"ramBlock:RAM\|B\[3\]~45\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[2\] ramBlock:RAM\|A\[2\]~_emulated ramBlock:RAM\|A\[2\]~49 " "Register \"ramBlock:RAM\|A\[2\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[2\]~_emulated\" and latch \"ramBlock:RAM\|A\[2\]~49\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[2\] ramBlock:RAM\|B\[2\]~_emulated ramBlock:RAM\|B\[2\]~49 " "Register \"ramBlock:RAM\|B\[2\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[2\]~_emulated\" and latch \"ramBlock:RAM\|B\[2\]~49\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[1\] ramBlock:RAM\|A\[1\]~_emulated ramBlock:RAM\|A\[1\]~53 " "Register \"ramBlock:RAM\|A\[1\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[1\]~_emulated\" and latch \"ramBlock:RAM\|A\[1\]~53\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[1\] ramBlock:RAM\|B\[1\]~_emulated ramBlock:RAM\|B\[1\]~53 " "Register \"ramBlock:RAM\|B\[1\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[1\]~_emulated\" and latch \"ramBlock:RAM\|B\[1\]~53\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[0\] ramBlock:RAM\|A\[0\]~_emulated ramBlock:RAM\|A\[0\]~57 " "Register \"ramBlock:RAM\|A\[0\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[0\]~_emulated\" and latch \"ramBlock:RAM\|A\[0\]~57\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[0\] ramBlock:RAM\|B\[0\]~_emulated ramBlock:RAM\|B\[0\]~57 " "Register \"ramBlock:RAM\|B\[0\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[0\]~_emulated\" and latch \"ramBlock:RAM\|B\[0\]~57\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[30\] ramBlock:RAM\|A\[30\]~_emulated ramBlock:RAM\|A\[30\]~61 " "Register \"ramBlock:RAM\|A\[30\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[30\]~_emulated\" and latch \"ramBlock:RAM\|A\[30\]~61\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[30\] ramBlock:RAM\|B\[30\]~_emulated ramBlock:RAM\|B\[30\]~61 " "Register \"ramBlock:RAM\|B\[30\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[30\]~_emulated\" and latch \"ramBlock:RAM\|B\[30\]~61\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[29\] ramBlock:RAM\|A\[29\]~_emulated ramBlock:RAM\|A\[29\]~65 " "Register \"ramBlock:RAM\|A\[29\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[29\]~_emulated\" and latch \"ramBlock:RAM\|A\[29\]~65\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[29\] ramBlock:RAM\|B\[29\]~_emulated ramBlock:RAM\|B\[29\]~65 " "Register \"ramBlock:RAM\|B\[29\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[29\]~_emulated\" and latch \"ramBlock:RAM\|B\[29\]~65\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[28\] ramBlock:RAM\|A\[28\]~_emulated ramBlock:RAM\|A\[28\]~69 " "Register \"ramBlock:RAM\|A\[28\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[28\]~_emulated\" and latch \"ramBlock:RAM\|A\[28\]~69\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[28\] ramBlock:RAM\|B\[28\]~_emulated ramBlock:RAM\|B\[28\]~69 " "Register \"ramBlock:RAM\|B\[28\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[28\]~_emulated\" and latch \"ramBlock:RAM\|B\[28\]~69\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[27\] ramBlock:RAM\|A\[27\]~_emulated ramBlock:RAM\|A\[27\]~73 " "Register \"ramBlock:RAM\|A\[27\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[27\]~_emulated\" and latch \"ramBlock:RAM\|A\[27\]~73\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[27\] ramBlock:RAM\|B\[27\]~_emulated ramBlock:RAM\|B\[27\]~73 " "Register \"ramBlock:RAM\|B\[27\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[27\]~_emulated\" and latch \"ramBlock:RAM\|B\[27\]~73\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[26\] ramBlock:RAM\|A\[26\]~_emulated ramBlock:RAM\|A\[26\]~77 " "Register \"ramBlock:RAM\|A\[26\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[26\]~_emulated\" and latch \"ramBlock:RAM\|A\[26\]~77\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[26\] ramBlock:RAM\|B\[26\]~_emulated ramBlock:RAM\|B\[26\]~77 " "Register \"ramBlock:RAM\|B\[26\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[26\]~_emulated\" and latch \"ramBlock:RAM\|B\[26\]~77\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[25\] ramBlock:RAM\|A\[25\]~_emulated ramBlock:RAM\|A\[25\]~81 " "Register \"ramBlock:RAM\|A\[25\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[25\]~_emulated\" and latch \"ramBlock:RAM\|A\[25\]~81\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[25\] ramBlock:RAM\|B\[25\]~_emulated ramBlock:RAM\|B\[25\]~81 " "Register \"ramBlock:RAM\|B\[25\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[25\]~_emulated\" and latch \"ramBlock:RAM\|B\[25\]~81\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[24\] ramBlock:RAM\|A\[24\]~_emulated ramBlock:RAM\|A\[24\]~85 " "Register \"ramBlock:RAM\|A\[24\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[24\]~_emulated\" and latch \"ramBlock:RAM\|A\[24\]~85\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[24\] ramBlock:RAM\|B\[24\]~_emulated ramBlock:RAM\|B\[24\]~85 " "Register \"ramBlock:RAM\|B\[24\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[24\]~_emulated\" and latch \"ramBlock:RAM\|B\[24\]~85\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[23\] ramBlock:RAM\|A\[23\]~_emulated ramBlock:RAM\|A\[23\]~89 " "Register \"ramBlock:RAM\|A\[23\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[23\]~_emulated\" and latch \"ramBlock:RAM\|A\[23\]~89\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[23\] ramBlock:RAM\|B\[23\]~_emulated ramBlock:RAM\|B\[23\]~89 " "Register \"ramBlock:RAM\|B\[23\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[23\]~_emulated\" and latch \"ramBlock:RAM\|B\[23\]~89\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[22\] ramBlock:RAM\|A\[22\]~_emulated ramBlock:RAM\|A\[22\]~93 " "Register \"ramBlock:RAM\|A\[22\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[22\]~_emulated\" and latch \"ramBlock:RAM\|A\[22\]~93\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[22\] ramBlock:RAM\|B\[22\]~_emulated ramBlock:RAM\|B\[22\]~93 " "Register \"ramBlock:RAM\|B\[22\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[22\]~_emulated\" and latch \"ramBlock:RAM\|B\[22\]~93\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[21\] ramBlock:RAM\|A\[21\]~_emulated ramBlock:RAM\|A\[21\]~97 " "Register \"ramBlock:RAM\|A\[21\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[21\]~_emulated\" and latch \"ramBlock:RAM\|A\[21\]~97\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[21\] ramBlock:RAM\|B\[21\]~_emulated ramBlock:RAM\|B\[21\]~97 " "Register \"ramBlock:RAM\|B\[21\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[21\]~_emulated\" and latch \"ramBlock:RAM\|B\[21\]~97\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[20\] ramBlock:RAM\|A\[20\]~_emulated ramBlock:RAM\|A\[20\]~101 " "Register \"ramBlock:RAM\|A\[20\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[20\]~_emulated\" and latch \"ramBlock:RAM\|A\[20\]~101\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[20\] ramBlock:RAM\|B\[20\]~_emulated ramBlock:RAM\|B\[20\]~101 " "Register \"ramBlock:RAM\|B\[20\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[20\]~_emulated\" and latch \"ramBlock:RAM\|B\[20\]~101\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[19\] ramBlock:RAM\|A\[19\]~_emulated ramBlock:RAM\|A\[19\]~105 " "Register \"ramBlock:RAM\|A\[19\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[19\]~_emulated\" and latch \"ramBlock:RAM\|A\[19\]~105\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[19\] ramBlock:RAM\|B\[19\]~_emulated ramBlock:RAM\|B\[19\]~105 " "Register \"ramBlock:RAM\|B\[19\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[19\]~_emulated\" and latch \"ramBlock:RAM\|B\[19\]~105\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[18\] ramBlock:RAM\|A\[18\]~_emulated ramBlock:RAM\|A\[18\]~109 " "Register \"ramBlock:RAM\|A\[18\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[18\]~_emulated\" and latch \"ramBlock:RAM\|A\[18\]~109\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[18\] ramBlock:RAM\|B\[18\]~_emulated ramBlock:RAM\|B\[18\]~109 " "Register \"ramBlock:RAM\|B\[18\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[18\]~_emulated\" and latch \"ramBlock:RAM\|B\[18\]~109\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[17\] ramBlock:RAM\|A\[17\]~_emulated ramBlock:RAM\|A\[17\]~113 " "Register \"ramBlock:RAM\|A\[17\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[17\]~_emulated\" and latch \"ramBlock:RAM\|A\[17\]~113\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[17\] ramBlock:RAM\|B\[17\]~_emulated ramBlock:RAM\|B\[17\]~113 " "Register \"ramBlock:RAM\|B\[17\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[17\]~_emulated\" and latch \"ramBlock:RAM\|B\[17\]~113\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[16\] ramBlock:RAM\|A\[16\]~_emulated ramBlock:RAM\|A\[16\]~117 " "Register \"ramBlock:RAM\|A\[16\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[16\]~_emulated\" and latch \"ramBlock:RAM\|A\[16\]~117\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[16\] ramBlock:RAM\|B\[16\]~_emulated ramBlock:RAM\|B\[16\]~117 " "Register \"ramBlock:RAM\|B\[16\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[16\]~_emulated\" and latch \"ramBlock:RAM\|B\[16\]~117\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[15\] ramBlock:RAM\|A\[15\]~_emulated ramBlock:RAM\|A\[15\]~121 " "Register \"ramBlock:RAM\|A\[15\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[15\]~_emulated\" and latch \"ramBlock:RAM\|A\[15\]~121\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[15\] ramBlock:RAM\|B\[15\]~_emulated ramBlock:RAM\|B\[15\]~121 " "Register \"ramBlock:RAM\|B\[15\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[15\]~_emulated\" and latch \"ramBlock:RAM\|B\[15\]~121\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[31\] ramBlock:RAM\|B\[31\]~_emulated ramBlock:RAM\|B\[31\]~125 " "Register \"ramBlock:RAM\|B\[31\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[31\]~_emulated\" and latch \"ramBlock:RAM\|B\[31\]~125\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|B[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[31\] ramBlock:RAM\|A\[31\]~_emulated ramBlock:RAM\|A\[31\]~125 " "Register \"ramBlock:RAM\|A\[31\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[31\]~_emulated\" and latch \"ramBlock:RAM\|A\[31\]~125\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686762902648 "|lab6|ramBlock:RAM|A[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1686762902648 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686762932244 "|lab6|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686762932244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686762932512 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ramBlock:RAM\|addr\[4\] Low " "Register ramBlock:RAM\|addr\[4\] will power up to Low" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686762932745 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ramBlock:RAM\|addr\[0\] Low " "Register ramBlock:RAM\|addr\[0\] will power up to Low" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686762932745 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ramBlock:RAM\|addr\[1\] Low " "Register ramBlock:RAM\|addr\[1\] will power up to Low" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686762932745 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ramBlock:RAM\|addr\[2\] Low " "Register ramBlock:RAM\|addr\[2\] will power up to Low" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686762932745 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ramBlock:RAM\|addr\[3\] Low " "Register ramBlock:RAM\|addr\[3\] will power up to Low" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686762932745 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1686762932745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.map.smsg " "Generated suppressed messages file C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686762940977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686762941289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686762941289 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762941559 "|lab6|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762941559 "|lab6|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762941559 "|lab6|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762941559 "|lab6|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762941559 "|lab6|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686762941559 "|lab6|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686762941559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7277 " "Implemented 7277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686762941560 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686762941560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7198 " "Implemented 7198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686762941560 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686762941560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686762941560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686762941593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 10:15:41 2023 " "Processing ended: Wed Jun 14 10:15:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686762941593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686762941593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686762941593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686762941593 ""}
