
06LA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000471c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  080048ec  080048ec  000058ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800494c  0800494c  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800494c  0800494c  0000594c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004954  08004954  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004954  08004954  00005954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004958  08004958  00005958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800495c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  20000060  080049bc  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c8  080049bc  000062c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d6eb  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e70  00000000  00000000  0001377b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  000155f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009fb  00000000  00000000  000162a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021f72  00000000  00000000  00016ca3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f55c  00000000  00000000  00038c15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d117a  00000000  00000000  00048171  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001192eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ac0  00000000  00000000  00119330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0011cdf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080048d4 	.word	0x080048d4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	080048d4 	.word	0x080048d4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f2:	f000 fc2b 	bl	8000e4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f6:	f000 f84b 	bl	8000690 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fa:	f000 f96d 	bl	80008d8 <MX_GPIO_Init>
  MX_TIM3_Init();
 80005fe:	f000 f8b5 	bl	800076c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000602:	f000 f93f 	bl	8000884 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000606:	2100      	movs	r1, #0
 8000608:	4818      	ldr	r0, [pc, #96]	@ (800066c <main+0x80>)
 800060a:	f001 fe73 	bl	80022f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800060e:	2104      	movs	r1, #4
 8000610:	4816      	ldr	r0, [pc, #88]	@ (800066c <main+0x80>)
 8000612:	f001 fe6f 	bl	80022f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000616:	2108      	movs	r1, #8
 8000618:	4814      	ldr	r0, [pc, #80]	@ (800066c <main+0x80>)
 800061a:	f001 fe6b 	bl	80022f4 <HAL_TIM_PWM_Start>


  HAL_UART_Receive_IT(&huart2, &ui8Rx, 1);
 800061e:	2201      	movs	r2, #1
 8000620:	4913      	ldr	r1, [pc, #76]	@ (8000670 <main+0x84>)
 8000622:	4814      	ldr	r0, [pc, #80]	@ (8000674 <main+0x88>)
 8000624:	f002 fd25 	bl	8003072 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(ui8NewValue)
 8000628:	4b13      	ldr	r3, [pc, #76]	@ (8000678 <main+0x8c>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d0fb      	beq.n	8000628 <main+0x3c>
	  {
		  ui8NewValue = 0;
 8000630:	4b11      	ldr	r3, [pc, #68]	@ (8000678 <main+0x8c>)
 8000632:	2200      	movs	r2, #0
 8000634:	701a      	strb	r2, [r3, #0]
		  sprintf(chTXBuffer,"R=%d, G=%d, B=%d\r\n",ui16R, ui16G,ui16B);
 8000636:	4b11      	ldr	r3, [pc, #68]	@ (800067c <main+0x90>)
 8000638:	881b      	ldrh	r3, [r3, #0]
 800063a:	461a      	mov	r2, r3
 800063c:	4b10      	ldr	r3, [pc, #64]	@ (8000680 <main+0x94>)
 800063e:	881b      	ldrh	r3, [r3, #0]
 8000640:	4619      	mov	r1, r3
 8000642:	4b10      	ldr	r3, [pc, #64]	@ (8000684 <main+0x98>)
 8000644:	881b      	ldrh	r3, [r3, #0]
 8000646:	9300      	str	r3, [sp, #0]
 8000648:	460b      	mov	r3, r1
 800064a:	490f      	ldr	r1, [pc, #60]	@ (8000688 <main+0x9c>)
 800064c:	480f      	ldr	r0, [pc, #60]	@ (800068c <main+0xa0>)
 800064e:	f003 fca1 	bl	8003f94 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*)chTXBuffer, strlen(chTXBuffer), HAL_MAX_DELAY);
 8000652:	480e      	ldr	r0, [pc, #56]	@ (800068c <main+0xa0>)
 8000654:	f7ff fddc 	bl	8000210 <strlen>
 8000658:	4603      	mov	r3, r0
 800065a:	b29a      	uxth	r2, r3
 800065c:	f04f 33ff 	mov.w	r3, #4294967295
 8000660:	490a      	ldr	r1, [pc, #40]	@ (800068c <main+0xa0>)
 8000662:	4804      	ldr	r0, [pc, #16]	@ (8000674 <main+0x88>)
 8000664:	f002 fc7a 	bl	8002f5c <HAL_UART_Transmit>
	  if(ui8NewValue)
 8000668:	e7de      	b.n	8000628 <main+0x3c>
 800066a:	bf00      	nop
 800066c:	2000007c 	.word	0x2000007c
 8000670:	2000010c 	.word	0x2000010c
 8000674:	200000c4 	.word	0x200000c4
 8000678:	20000000 	.word	0x20000000
 800067c:	2000010e 	.word	0x2000010e
 8000680:	20000110 	.word	0x20000110
 8000684:	20000112 	.word	0x20000112
 8000688:	080048ec 	.word	0x080048ec
 800068c:	20000114 	.word	0x20000114

08000690 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b094      	sub	sp, #80	@ 0x50
 8000694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000696:	f107 031c 	add.w	r3, r7, #28
 800069a:	2234      	movs	r2, #52	@ 0x34
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f003 fc9a 	bl	8003fd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a4:	f107 0308 	add.w	r3, r7, #8
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b4:	2300      	movs	r3, #0
 80006b6:	607b      	str	r3, [r7, #4]
 80006b8:	4b2a      	ldr	r3, [pc, #168]	@ (8000764 <SystemClock_Config+0xd4>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006bc:	4a29      	ldr	r2, [pc, #164]	@ (8000764 <SystemClock_Config+0xd4>)
 80006be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006c4:	4b27      	ldr	r3, [pc, #156]	@ (8000764 <SystemClock_Config+0xd4>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006cc:	607b      	str	r3, [r7, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006d0:	2300      	movs	r3, #0
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	4b24      	ldr	r3, [pc, #144]	@ (8000768 <SystemClock_Config+0xd8>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006dc:	4a22      	ldr	r2, [pc, #136]	@ (8000768 <SystemClock_Config+0xd8>)
 80006de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e2:	6013      	str	r3, [r2, #0]
 80006e4:	4b20      	ldr	r3, [pc, #128]	@ (8000768 <SystemClock_Config+0xd8>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006ec:	603b      	str	r3, [r7, #0]
 80006ee:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f0:	2302      	movs	r3, #2
 80006f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f4:	2301      	movs	r3, #1
 80006f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f8:	2310      	movs	r3, #16
 80006fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006fc:	2302      	movs	r3, #2
 80006fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000700:	2300      	movs	r3, #0
 8000702:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000704:	2310      	movs	r3, #16
 8000706:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000708:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800070c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800070e:	2304      	movs	r3, #4
 8000710:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000712:	2302      	movs	r3, #2
 8000714:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000716:	2302      	movs	r3, #2
 8000718:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071a:	f107 031c 	add.w	r3, r7, #28
 800071e:	4618      	mov	r0, r3
 8000720:	f001 faa2 	bl	8001c68 <HAL_RCC_OscConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800072a:	f000 f9e9 	bl	8000b00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800072e:	230f      	movs	r3, #15
 8000730:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000732:	2302      	movs	r3, #2
 8000734:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000736:	2300      	movs	r3, #0
 8000738:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800073a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800073e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000744:	f107 0308 	add.w	r3, r7, #8
 8000748:	2102      	movs	r1, #2
 800074a:	4618      	mov	r0, r3
 800074c:	f000 ff42 	bl	80015d4 <HAL_RCC_ClockConfig>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000756:	f000 f9d3 	bl	8000b00 <Error_Handler>
  }
}
 800075a:	bf00      	nop
 800075c:	3750      	adds	r7, #80	@ 0x50
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	40023800 	.word	0x40023800
 8000768:	40007000 	.word	0x40007000

0800076c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b08e      	sub	sp, #56	@ 0x38
 8000770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000772:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	605a      	str	r2, [r3, #4]
 800077c:	609a      	str	r2, [r3, #8]
 800077e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000780:	f107 0320 	add.w	r3, r7, #32
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]
 8000796:	611a      	str	r2, [r3, #16]
 8000798:	615a      	str	r2, [r3, #20]
 800079a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800079c:	4b37      	ldr	r3, [pc, #220]	@ (800087c <MX_TIM3_Init+0x110>)
 800079e:	4a38      	ldr	r2, [pc, #224]	@ (8000880 <MX_TIM3_Init+0x114>)
 80007a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41;
 80007a2:	4b36      	ldr	r3, [pc, #216]	@ (800087c <MX_TIM3_Init+0x110>)
 80007a4:	2229      	movs	r2, #41	@ 0x29
 80007a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007a8:	4b34      	ldr	r3, [pc, #208]	@ (800087c <MX_TIM3_Init+0x110>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 80007ae:	4b33      	ldr	r3, [pc, #204]	@ (800087c <MX_TIM3_Init+0x110>)
 80007b0:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80007b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007b6:	4b31      	ldr	r3, [pc, #196]	@ (800087c <MX_TIM3_Init+0x110>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007bc:	4b2f      	ldr	r3, [pc, #188]	@ (800087c <MX_TIM3_Init+0x110>)
 80007be:	2200      	movs	r2, #0
 80007c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007c2:	482e      	ldr	r0, [pc, #184]	@ (800087c <MX_TIM3_Init+0x110>)
 80007c4:	f001 fcee 	bl	80021a4 <HAL_TIM_Base_Init>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80007ce:	f000 f997 	bl	8000b00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007dc:	4619      	mov	r1, r3
 80007de:	4827      	ldr	r0, [pc, #156]	@ (800087c <MX_TIM3_Init+0x110>)
 80007e0:	f001 ff12 	bl	8002608 <HAL_TIM_ConfigClockSource>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80007ea:	f000 f989 	bl	8000b00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80007ee:	4823      	ldr	r0, [pc, #140]	@ (800087c <MX_TIM3_Init+0x110>)
 80007f0:	f001 fd27 	bl	8002242 <HAL_TIM_PWM_Init>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80007fa:	f000 f981 	bl	8000b00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007fe:	2300      	movs	r3, #0
 8000800:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000802:	2300      	movs	r3, #0
 8000804:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000806:	f107 0320 	add.w	r3, r7, #32
 800080a:	4619      	mov	r1, r3
 800080c:	481b      	ldr	r0, [pc, #108]	@ (800087c <MX_TIM3_Init+0x110>)
 800080e:	f002 fad9 	bl	8002dc4 <HAL_TIMEx_MasterConfigSynchronization>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000818:	f000 f972 	bl	8000b00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800081c:	2360      	movs	r3, #96	@ 0x60
 800081e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000820:	2300      	movs	r3, #0
 8000822:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000824:	2302      	movs	r3, #2
 8000826:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800082c:	1d3b      	adds	r3, r7, #4
 800082e:	2200      	movs	r2, #0
 8000830:	4619      	mov	r1, r3
 8000832:	4812      	ldr	r0, [pc, #72]	@ (800087c <MX_TIM3_Init+0x110>)
 8000834:	f001 fe26 	bl	8002484 <HAL_TIM_PWM_ConfigChannel>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800083e:	f000 f95f 	bl	8000b00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000842:	1d3b      	adds	r3, r7, #4
 8000844:	2204      	movs	r2, #4
 8000846:	4619      	mov	r1, r3
 8000848:	480c      	ldr	r0, [pc, #48]	@ (800087c <MX_TIM3_Init+0x110>)
 800084a:	f001 fe1b 	bl	8002484 <HAL_TIM_PWM_ConfigChannel>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000854:	f000 f954 	bl	8000b00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000858:	1d3b      	adds	r3, r7, #4
 800085a:	2208      	movs	r2, #8
 800085c:	4619      	mov	r1, r3
 800085e:	4807      	ldr	r0, [pc, #28]	@ (800087c <MX_TIM3_Init+0x110>)
 8000860:	f001 fe10 	bl	8002484 <HAL_TIM_PWM_ConfigChannel>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 800086a:	f000 f949 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800086e:	4803      	ldr	r0, [pc, #12]	@ (800087c <MX_TIM3_Init+0x110>)
 8000870:	f000 f996 	bl	8000ba0 <HAL_TIM_MspPostInit>

}
 8000874:	bf00      	nop
 8000876:	3738      	adds	r7, #56	@ 0x38
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	2000007c 	.word	0x2000007c
 8000880:	40000400 	.word	0x40000400

08000884 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000888:	4b11      	ldr	r3, [pc, #68]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 800088a:	4a12      	ldr	r2, [pc, #72]	@ (80008d4 <MX_USART2_UART_Init+0x50>)
 800088c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800088e:	4b10      	ldr	r3, [pc, #64]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 8000890:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000894:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000896:	4b0e      	ldr	r3, [pc, #56]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800089c:	4b0c      	ldr	r3, [pc, #48]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008a2:	4b0b      	ldr	r3, [pc, #44]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008a8:	4b09      	ldr	r3, [pc, #36]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008aa:	220c      	movs	r2, #12
 80008ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ae:	4b08      	ldr	r3, [pc, #32]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b4:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ba:	4805      	ldr	r0, [pc, #20]	@ (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008bc:	f002 fafe 	bl	8002ebc <HAL_UART_Init>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008c6:	f000 f91b 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	200000c4 	.word	0x200000c4
 80008d4:	40004400 	.word	0x40004400

080008d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	@ 0x28
 80008dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008de:	f107 0314 	add.w	r3, r7, #20
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
 80008ec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	613b      	str	r3, [r7, #16]
 80008f2:	4b2d      	ldr	r3, [pc, #180]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	4a2c      	ldr	r2, [pc, #176]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 80008f8:	f043 0304 	orr.w	r3, r3, #4
 80008fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fe:	4b2a      	ldr	r3, [pc, #168]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000902:	f003 0304 	and.w	r3, r3, #4
 8000906:	613b      	str	r3, [r7, #16]
 8000908:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	60fb      	str	r3, [r7, #12]
 800090e:	4b26      	ldr	r3, [pc, #152]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000912:	4a25      	ldr	r2, [pc, #148]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000914:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000918:	6313      	str	r3, [r2, #48]	@ 0x30
 800091a:	4b23      	ldr	r3, [pc, #140]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000922:	60fb      	str	r3, [r7, #12]
 8000924:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	60bb      	str	r3, [r7, #8]
 800092a:	4b1f      	ldr	r3, [pc, #124]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092e:	4a1e      	ldr	r2, [pc, #120]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6313      	str	r3, [r2, #48]	@ 0x30
 8000936:	4b1c      	ldr	r3, [pc, #112]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	607b      	str	r3, [r7, #4]
 8000946:	4b18      	ldr	r3, [pc, #96]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094a:	4a17      	ldr	r2, [pc, #92]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 800094c:	f043 0302 	orr.w	r3, r3, #2
 8000950:	6313      	str	r3, [r2, #48]	@ 0x30
 8000952:	4b15      	ldr	r3, [pc, #84]	@ (80009a8 <MX_GPIO_Init+0xd0>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000956:	f003 0302 	and.w	r3, r3, #2
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800095e:	2200      	movs	r2, #0
 8000960:	2120      	movs	r1, #32
 8000962:	4812      	ldr	r0, [pc, #72]	@ (80009ac <MX_GPIO_Init+0xd4>)
 8000964:	f000 fe1c 	bl	80015a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000968:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800096c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800096e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000972:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	4619      	mov	r1, r3
 800097e:	480c      	ldr	r0, [pc, #48]	@ (80009b0 <MX_GPIO_Init+0xd8>)
 8000980:	f000 fc7a 	bl	8001278 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000984:	2320      	movs	r3, #32
 8000986:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000988:	2301      	movs	r3, #1
 800098a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000990:	2300      	movs	r3, #0
 8000992:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000994:	f107 0314 	add.w	r3, r7, #20
 8000998:	4619      	mov	r1, r3
 800099a:	4804      	ldr	r0, [pc, #16]	@ (80009ac <MX_GPIO_Init+0xd4>)
 800099c:	f000 fc6c 	bl	8001278 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009a0:	bf00      	nop
 80009a2:	3728      	adds	r7, #40	@ 0x28
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40020000 	.word	0x40020000
 80009b0:	40020800 	.word	0x40020800

080009b4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */

  if(ui8Rx == 'R')
 80009bc:	4b49      	ldr	r3, [pc, #292]	@ (8000ae4 <HAL_UART_RxCpltCallback+0x130>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b52      	cmp	r3, #82	@ 0x52
 80009c2:	d113      	bne.n	80009ec <HAL_UART_RxCpltCallback+0x38>
  {	// increment R
	  if(ui16R < 1990)
 80009c4:	4b48      	ldr	r3, [pc, #288]	@ (8000ae8 <HAL_UART_RxCpltCallback+0x134>)
 80009c6:	881b      	ldrh	r3, [r3, #0]
 80009c8:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d80d      	bhi.n	80009ec <HAL_UART_RxCpltCallback+0x38>
	  {
		  ui8NewValue = 1;
 80009d0:	4b46      	ldr	r3, [pc, #280]	@ (8000aec <HAL_UART_RxCpltCallback+0x138>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	701a      	strb	r2, [r3, #0]
		  ui16R += 10;
 80009d6:	4b44      	ldr	r3, [pc, #272]	@ (8000ae8 <HAL_UART_RxCpltCallback+0x134>)
 80009d8:	881b      	ldrh	r3, [r3, #0]
 80009da:	330a      	adds	r3, #10
 80009dc:	b29a      	uxth	r2, r3
 80009de:	4b42      	ldr	r3, [pc, #264]	@ (8000ae8 <HAL_UART_RxCpltCallback+0x134>)
 80009e0:	801a      	strh	r2, [r3, #0]
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ui16R);
 80009e2:	4b41      	ldr	r3, [pc, #260]	@ (8000ae8 <HAL_UART_RxCpltCallback+0x134>)
 80009e4:	881a      	ldrh	r2, [r3, #0]
 80009e6:	4b42      	ldr	r3, [pc, #264]	@ (8000af0 <HAL_UART_RxCpltCallback+0x13c>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	635a      	str	r2, [r3, #52]	@ 0x34
	  }
  }

  if(ui8Rx == 'r')
 80009ec:	4b3d      	ldr	r3, [pc, #244]	@ (8000ae4 <HAL_UART_RxCpltCallback+0x130>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	2b72      	cmp	r3, #114	@ 0x72
 80009f2:	d111      	bne.n	8000a18 <HAL_UART_RxCpltCallback+0x64>
	{	// decrement R
	  if(ui16R > 9 )
 80009f4:	4b3c      	ldr	r3, [pc, #240]	@ (8000ae8 <HAL_UART_RxCpltCallback+0x134>)
 80009f6:	881b      	ldrh	r3, [r3, #0]
 80009f8:	2b09      	cmp	r3, #9
 80009fa:	d90d      	bls.n	8000a18 <HAL_UART_RxCpltCallback+0x64>
	  {
		  ui8NewValue = 1;
 80009fc:	4b3b      	ldr	r3, [pc, #236]	@ (8000aec <HAL_UART_RxCpltCallback+0x138>)
 80009fe:	2201      	movs	r2, #1
 8000a00:	701a      	strb	r2, [r3, #0]
		  ui16R -= 10;
 8000a02:	4b39      	ldr	r3, [pc, #228]	@ (8000ae8 <HAL_UART_RxCpltCallback+0x134>)
 8000a04:	881b      	ldrh	r3, [r3, #0]
 8000a06:	3b0a      	subs	r3, #10
 8000a08:	b29a      	uxth	r2, r3
 8000a0a:	4b37      	ldr	r3, [pc, #220]	@ (8000ae8 <HAL_UART_RxCpltCallback+0x134>)
 8000a0c:	801a      	strh	r2, [r3, #0]
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ui16R);
 8000a0e:	4b36      	ldr	r3, [pc, #216]	@ (8000ae8 <HAL_UART_RxCpltCallback+0x134>)
 8000a10:	881a      	ldrh	r2, [r3, #0]
 8000a12:	4b37      	ldr	r3, [pc, #220]	@ (8000af0 <HAL_UART_RxCpltCallback+0x13c>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	635a      	str	r2, [r3, #52]	@ 0x34
	  }
	}


  if(ui8Rx == 'G')
 8000a18:	4b32      	ldr	r3, [pc, #200]	@ (8000ae4 <HAL_UART_RxCpltCallback+0x130>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2b47      	cmp	r3, #71	@ 0x47
 8000a1e:	d113      	bne.n	8000a48 <HAL_UART_RxCpltCallback+0x94>
    {	// increment G
  	  if(ui16G < 1990)
 8000a20:	4b34      	ldr	r3, [pc, #208]	@ (8000af4 <HAL_UART_RxCpltCallback+0x140>)
 8000a22:	881b      	ldrh	r3, [r3, #0]
 8000a24:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d80d      	bhi.n	8000a48 <HAL_UART_RxCpltCallback+0x94>
  	  {
  		ui8NewValue = 1;
 8000a2c:	4b2f      	ldr	r3, [pc, #188]	@ (8000aec <HAL_UART_RxCpltCallback+0x138>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	701a      	strb	r2, [r3, #0]
  		  ui16G += 10;
 8000a32:	4b30      	ldr	r3, [pc, #192]	@ (8000af4 <HAL_UART_RxCpltCallback+0x140>)
 8000a34:	881b      	ldrh	r3, [r3, #0]
 8000a36:	330a      	adds	r3, #10
 8000a38:	b29a      	uxth	r2, r3
 8000a3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000af4 <HAL_UART_RxCpltCallback+0x140>)
 8000a3c:	801a      	strh	r2, [r3, #0]
  		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ui16G);
 8000a3e:	4b2d      	ldr	r3, [pc, #180]	@ (8000af4 <HAL_UART_RxCpltCallback+0x140>)
 8000a40:	881a      	ldrh	r2, [r3, #0]
 8000a42:	4b2b      	ldr	r3, [pc, #172]	@ (8000af0 <HAL_UART_RxCpltCallback+0x13c>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	639a      	str	r2, [r3, #56]	@ 0x38
  	  }
    }

    if(ui8Rx == 'g')
 8000a48:	4b26      	ldr	r3, [pc, #152]	@ (8000ae4 <HAL_UART_RxCpltCallback+0x130>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	2b67      	cmp	r3, #103	@ 0x67
 8000a4e:	d111      	bne.n	8000a74 <HAL_UART_RxCpltCallback+0xc0>
  	{	// decrement G
  	  if(ui16G > 9 )
 8000a50:	4b28      	ldr	r3, [pc, #160]	@ (8000af4 <HAL_UART_RxCpltCallback+0x140>)
 8000a52:	881b      	ldrh	r3, [r3, #0]
 8000a54:	2b09      	cmp	r3, #9
 8000a56:	d90d      	bls.n	8000a74 <HAL_UART_RxCpltCallback+0xc0>
  	  {
  		ui8NewValue = 1;
 8000a58:	4b24      	ldr	r3, [pc, #144]	@ (8000aec <HAL_UART_RxCpltCallback+0x138>)
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	701a      	strb	r2, [r3, #0]
  		  ui16G -= 10;
 8000a5e:	4b25      	ldr	r3, [pc, #148]	@ (8000af4 <HAL_UART_RxCpltCallback+0x140>)
 8000a60:	881b      	ldrh	r3, [r3, #0]
 8000a62:	3b0a      	subs	r3, #10
 8000a64:	b29a      	uxth	r2, r3
 8000a66:	4b23      	ldr	r3, [pc, #140]	@ (8000af4 <HAL_UART_RxCpltCallback+0x140>)
 8000a68:	801a      	strh	r2, [r3, #0]
  		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ui16G);
 8000a6a:	4b22      	ldr	r3, [pc, #136]	@ (8000af4 <HAL_UART_RxCpltCallback+0x140>)
 8000a6c:	881a      	ldrh	r2, [r3, #0]
 8000a6e:	4b20      	ldr	r3, [pc, #128]	@ (8000af0 <HAL_UART_RxCpltCallback+0x13c>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	639a      	str	r2, [r3, #56]	@ 0x38
  	  }
  	}

    if(ui8Rx == 'B')
 8000a74:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae4 <HAL_UART_RxCpltCallback+0x130>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	2b42      	cmp	r3, #66	@ 0x42
 8000a7a:	d113      	bne.n	8000aa4 <HAL_UART_RxCpltCallback+0xf0>
	{	// increment B
	  if(ui16B < 1990)
 8000a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000af8 <HAL_UART_RxCpltCallback+0x144>)
 8000a7e:	881b      	ldrh	r3, [r3, #0]
 8000a80:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8000a84:	4293      	cmp	r3, r2
 8000a86:	d80d      	bhi.n	8000aa4 <HAL_UART_RxCpltCallback+0xf0>
	  {
		  ui8NewValue = 1;
 8000a88:	4b18      	ldr	r3, [pc, #96]	@ (8000aec <HAL_UART_RxCpltCallback+0x138>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	701a      	strb	r2, [r3, #0]
		  ui16B += 10;
 8000a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000af8 <HAL_UART_RxCpltCallback+0x144>)
 8000a90:	881b      	ldrh	r3, [r3, #0]
 8000a92:	330a      	adds	r3, #10
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	4b18      	ldr	r3, [pc, #96]	@ (8000af8 <HAL_UART_RxCpltCallback+0x144>)
 8000a98:	801a      	strh	r2, [r3, #0]
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ui16B);
 8000a9a:	4b17      	ldr	r3, [pc, #92]	@ (8000af8 <HAL_UART_RxCpltCallback+0x144>)
 8000a9c:	881a      	ldrh	r2, [r3, #0]
 8000a9e:	4b14      	ldr	r3, [pc, #80]	@ (8000af0 <HAL_UART_RxCpltCallback+0x13c>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	63da      	str	r2, [r3, #60]	@ 0x3c
	  }
	}

	if(ui8Rx == 'b')
 8000aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae4 <HAL_UART_RxCpltCallback+0x130>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	2b62      	cmp	r3, #98	@ 0x62
 8000aaa:	d111      	bne.n	8000ad0 <HAL_UART_RxCpltCallback+0x11c>
	{	// decrement B
	  if(ui16B > 9 )
 8000aac:	4b12      	ldr	r3, [pc, #72]	@ (8000af8 <HAL_UART_RxCpltCallback+0x144>)
 8000aae:	881b      	ldrh	r3, [r3, #0]
 8000ab0:	2b09      	cmp	r3, #9
 8000ab2:	d90d      	bls.n	8000ad0 <HAL_UART_RxCpltCallback+0x11c>
	  {
		  ui8NewValue = 1;
 8000ab4:	4b0d      	ldr	r3, [pc, #52]	@ (8000aec <HAL_UART_RxCpltCallback+0x138>)
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	701a      	strb	r2, [r3, #0]
		  ui16B -= 10;
 8000aba:	4b0f      	ldr	r3, [pc, #60]	@ (8000af8 <HAL_UART_RxCpltCallback+0x144>)
 8000abc:	881b      	ldrh	r3, [r3, #0]
 8000abe:	3b0a      	subs	r3, #10
 8000ac0:	b29a      	uxth	r2, r3
 8000ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8000af8 <HAL_UART_RxCpltCallback+0x144>)
 8000ac4:	801a      	strh	r2, [r3, #0]
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ui16B);
 8000ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8000af8 <HAL_UART_RxCpltCallback+0x144>)
 8000ac8:	881a      	ldrh	r2, [r3, #0]
 8000aca:	4b09      	ldr	r3, [pc, #36]	@ (8000af0 <HAL_UART_RxCpltCallback+0x13c>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	63da      	str	r2, [r3, #60]	@ 0x3c
	  }
	}

  HAL_UART_Receive_IT(&huart2, &ui8Rx, 1);
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	4904      	ldr	r1, [pc, #16]	@ (8000ae4 <HAL_UART_RxCpltCallback+0x130>)
 8000ad4:	4809      	ldr	r0, [pc, #36]	@ (8000afc <HAL_UART_RxCpltCallback+0x148>)
 8000ad6:	f002 facc 	bl	8003072 <HAL_UART_Receive_IT>
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	2000010c 	.word	0x2000010c
 8000ae8:	2000010e 	.word	0x2000010e
 8000aec:	20000000 	.word	0x20000000
 8000af0:	2000007c 	.word	0x2000007c
 8000af4:	20000110 	.word	0x20000110
 8000af8:	20000112 	.word	0x20000112
 8000afc:	200000c4 	.word	0x200000c4

08000b00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b04:	b672      	cpsid	i
}
 8000b06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b08:	bf00      	nop
 8000b0a:	e7fd      	b.n	8000b08 <Error_Handler+0x8>

08000b0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	607b      	str	r3, [r7, #4]
 8000b16:	4b10      	ldr	r3, [pc, #64]	@ (8000b58 <HAL_MspInit+0x4c>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b1a:	4a0f      	ldr	r2, [pc, #60]	@ (8000b58 <HAL_MspInit+0x4c>)
 8000b1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b20:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b22:	4b0d      	ldr	r3, [pc, #52]	@ (8000b58 <HAL_MspInit+0x4c>)
 8000b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b2a:	607b      	str	r3, [r7, #4]
 8000b2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	603b      	str	r3, [r7, #0]
 8000b32:	4b09      	ldr	r3, [pc, #36]	@ (8000b58 <HAL_MspInit+0x4c>)
 8000b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b36:	4a08      	ldr	r2, [pc, #32]	@ (8000b58 <HAL_MspInit+0x4c>)
 8000b38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b3e:	4b06      	ldr	r3, [pc, #24]	@ (8000b58 <HAL_MspInit+0x4c>)
 8000b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b46:	603b      	str	r3, [r7, #0]
 8000b48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	370c      	adds	r7, #12
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	40023800 	.word	0x40023800

08000b5c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b085      	sub	sp, #20
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a0b      	ldr	r2, [pc, #44]	@ (8000b98 <HAL_TIM_Base_MspInit+0x3c>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d10d      	bne.n	8000b8a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60fb      	str	r3, [r7, #12]
 8000b72:	4b0a      	ldr	r3, [pc, #40]	@ (8000b9c <HAL_TIM_Base_MspInit+0x40>)
 8000b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b76:	4a09      	ldr	r2, [pc, #36]	@ (8000b9c <HAL_TIM_Base_MspInit+0x40>)
 8000b78:	f043 0302 	orr.w	r3, r3, #2
 8000b7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b7e:	4b07      	ldr	r3, [pc, #28]	@ (8000b9c <HAL_TIM_Base_MspInit+0x40>)
 8000b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b82:	f003 0302 	and.w	r3, r3, #2
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000b8a:	bf00      	nop
 8000b8c:	3714      	adds	r7, #20
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	40000400 	.word	0x40000400
 8000b9c:	40023800 	.word	0x40023800

08000ba0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b08a      	sub	sp, #40	@ 0x28
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba8:	f107 0314 	add.w	r3, r7, #20
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a21      	ldr	r2, [pc, #132]	@ (8000c44 <HAL_TIM_MspPostInit+0xa4>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d13c      	bne.n	8000c3c <HAL_TIM_MspPostInit+0x9c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	613b      	str	r3, [r7, #16]
 8000bc6:	4b20      	ldr	r3, [pc, #128]	@ (8000c48 <HAL_TIM_MspPostInit+0xa8>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	4a1f      	ldr	r2, [pc, #124]	@ (8000c48 <HAL_TIM_MspPostInit+0xa8>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8000c48 <HAL_TIM_MspPostInit+0xa8>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	613b      	str	r3, [r7, #16]
 8000bdc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	60fb      	str	r3, [r7, #12]
 8000be2:	4b19      	ldr	r3, [pc, #100]	@ (8000c48 <HAL_TIM_MspPostInit+0xa8>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be6:	4a18      	ldr	r2, [pc, #96]	@ (8000c48 <HAL_TIM_MspPostInit+0xa8>)
 8000be8:	f043 0304 	orr.w	r3, r3, #4
 8000bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bee:	4b16      	ldr	r3, [pc, #88]	@ (8000c48 <HAL_TIM_MspPostInit+0xa8>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	f003 0304 	and.w	r3, r3, #4
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bfa:	23c0      	movs	r3, #192	@ 0xc0
 8000bfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c06:	2300      	movs	r3, #0
 8000c08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	f107 0314 	add.w	r3, r7, #20
 8000c12:	4619      	mov	r1, r3
 8000c14:	480d      	ldr	r0, [pc, #52]	@ (8000c4c <HAL_TIM_MspPostInit+0xac>)
 8000c16:	f000 fb2f 	bl	8001278 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000c1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c20:	2302      	movs	r3, #2
 8000c22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c30:	f107 0314 	add.w	r3, r7, #20
 8000c34:	4619      	mov	r1, r3
 8000c36:	4806      	ldr	r0, [pc, #24]	@ (8000c50 <HAL_TIM_MspPostInit+0xb0>)
 8000c38:	f000 fb1e 	bl	8001278 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000c3c:	bf00      	nop
 8000c3e:	3728      	adds	r7, #40	@ 0x28
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40000400 	.word	0x40000400
 8000c48:	40023800 	.word	0x40023800
 8000c4c:	40020000 	.word	0x40020000
 8000c50:	40020800 	.word	0x40020800

08000c54 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b08a      	sub	sp, #40	@ 0x28
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 0314 	add.w	r3, r7, #20
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a1d      	ldr	r2, [pc, #116]	@ (8000ce8 <HAL_UART_MspInit+0x94>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d133      	bne.n	8000cde <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c76:	2300      	movs	r3, #0
 8000c78:	613b      	str	r3, [r7, #16]
 8000c7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cec <HAL_UART_MspInit+0x98>)
 8000c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c7e:	4a1b      	ldr	r2, [pc, #108]	@ (8000cec <HAL_UART_MspInit+0x98>)
 8000c80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c86:	4b19      	ldr	r3, [pc, #100]	@ (8000cec <HAL_UART_MspInit+0x98>)
 8000c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c8e:	613b      	str	r3, [r7, #16]
 8000c90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	4b15      	ldr	r3, [pc, #84]	@ (8000cec <HAL_UART_MspInit+0x98>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	4a14      	ldr	r2, [pc, #80]	@ (8000cec <HAL_UART_MspInit+0x98>)
 8000c9c:	f043 0301 	orr.w	r3, r3, #1
 8000ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ca2:	4b12      	ldr	r3, [pc, #72]	@ (8000cec <HAL_UART_MspInit+0x98>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca6:	f003 0301 	and.w	r3, r3, #1
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000cae:	230c      	movs	r3, #12
 8000cb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cba:	2303      	movs	r3, #3
 8000cbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cbe:	2307      	movs	r3, #7
 8000cc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc2:	f107 0314 	add.w	r3, r7, #20
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4809      	ldr	r0, [pc, #36]	@ (8000cf0 <HAL_UART_MspInit+0x9c>)
 8000cca:	f000 fad5 	bl	8001278 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	2026      	movs	r0, #38	@ 0x26
 8000cd4:	f000 fa07 	bl	80010e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cd8:	2026      	movs	r0, #38	@ 0x26
 8000cda:	f000 fa20 	bl	800111e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000cde:	bf00      	nop
 8000ce0:	3728      	adds	r7, #40	@ 0x28
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40004400 	.word	0x40004400
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	40020000 	.word	0x40020000

08000cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cf8:	bf00      	nop
 8000cfa:	e7fd      	b.n	8000cf8 <NMI_Handler+0x4>

08000cfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d00:	bf00      	nop
 8000d02:	e7fd      	b.n	8000d00 <HardFault_Handler+0x4>

08000d04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d08:	bf00      	nop
 8000d0a:	e7fd      	b.n	8000d08 <MemManage_Handler+0x4>

08000d0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d10:	bf00      	nop
 8000d12:	e7fd      	b.n	8000d10 <BusFault_Handler+0x4>

08000d14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <UsageFault_Handler+0x4>

08000d1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr

08000d2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d2a:	b480      	push	{r7}
 8000d2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr

08000d38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d3c:	bf00      	nop
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr

08000d46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d4a:	f000 f8d1 	bl	8000ef0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
	...

08000d54 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d58:	4802      	ldr	r0, [pc, #8]	@ (8000d64 <USART2_IRQHandler+0x10>)
 8000d5a:	f002 f9af 	bl	80030bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	200000c4 	.word	0x200000c4

08000d68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d70:	4a14      	ldr	r2, [pc, #80]	@ (8000dc4 <_sbrk+0x5c>)
 8000d72:	4b15      	ldr	r3, [pc, #84]	@ (8000dc8 <_sbrk+0x60>)
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d7c:	4b13      	ldr	r3, [pc, #76]	@ (8000dcc <_sbrk+0x64>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d102      	bne.n	8000d8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d84:	4b11      	ldr	r3, [pc, #68]	@ (8000dcc <_sbrk+0x64>)
 8000d86:	4a12      	ldr	r2, [pc, #72]	@ (8000dd0 <_sbrk+0x68>)
 8000d88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d8a:	4b10      	ldr	r3, [pc, #64]	@ (8000dcc <_sbrk+0x64>)
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4413      	add	r3, r2
 8000d92:	693a      	ldr	r2, [r7, #16]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	d207      	bcs.n	8000da8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d98:	f003 f926 	bl	8003fe8 <__errno>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	220c      	movs	r2, #12
 8000da0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000da2:	f04f 33ff 	mov.w	r3, #4294967295
 8000da6:	e009      	b.n	8000dbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000da8:	4b08      	ldr	r3, [pc, #32]	@ (8000dcc <_sbrk+0x64>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dae:	4b07      	ldr	r3, [pc, #28]	@ (8000dcc <_sbrk+0x64>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4413      	add	r3, r2
 8000db6:	4a05      	ldr	r2, [pc, #20]	@ (8000dcc <_sbrk+0x64>)
 8000db8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dba:	68fb      	ldr	r3, [r7, #12]
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3718      	adds	r7, #24
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	20020000 	.word	0x20020000
 8000dc8:	00000400 	.word	0x00000400
 8000dcc:	20000178 	.word	0x20000178
 8000dd0:	200002c8 	.word	0x200002c8

08000dd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dd8:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <SystemInit+0x20>)
 8000dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dde:	4a05      	ldr	r2, [pc, #20]	@ (8000df4 <SystemInit+0x20>)
 8000de0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000de4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000de8:	bf00      	nop
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	e000ed00 	.word	0xe000ed00

08000df8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000df8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e30 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000dfc:	f7ff ffea 	bl	8000dd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e00:	480c      	ldr	r0, [pc, #48]	@ (8000e34 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e02:	490d      	ldr	r1, [pc, #52]	@ (8000e38 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e04:	4a0d      	ldr	r2, [pc, #52]	@ (8000e3c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e08:	e002      	b.n	8000e10 <LoopCopyDataInit>

08000e0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e0e:	3304      	adds	r3, #4

08000e10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e14:	d3f9      	bcc.n	8000e0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e16:	4a0a      	ldr	r2, [pc, #40]	@ (8000e40 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e18:	4c0a      	ldr	r4, [pc, #40]	@ (8000e44 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e1c:	e001      	b.n	8000e22 <LoopFillZerobss>

08000e1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e20:	3204      	adds	r2, #4

08000e22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e24:	d3fb      	bcc.n	8000e1e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e26:	f003 f8e5 	bl	8003ff4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e2a:	f7ff fbdf 	bl	80005ec <main>
  bx  lr    
 8000e2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e38:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000e3c:	0800495c 	.word	0x0800495c
  ldr r2, =_sbss
 8000e40:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000e44:	200002c8 	.word	0x200002c8

08000e48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e48:	e7fe      	b.n	8000e48 <ADC_IRQHandler>
	...

08000e4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e50:	4b0e      	ldr	r3, [pc, #56]	@ (8000e8c <HAL_Init+0x40>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a0d      	ldr	r2, [pc, #52]	@ (8000e8c <HAL_Init+0x40>)
 8000e56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e8c <HAL_Init+0x40>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a0a      	ldr	r2, [pc, #40]	@ (8000e8c <HAL_Init+0x40>)
 8000e62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e68:	4b08      	ldr	r3, [pc, #32]	@ (8000e8c <HAL_Init+0x40>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a07      	ldr	r2, [pc, #28]	@ (8000e8c <HAL_Init+0x40>)
 8000e6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e74:	2003      	movs	r0, #3
 8000e76:	f000 f92b 	bl	80010d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e7a:	2000      	movs	r0, #0
 8000e7c:	f000 f808 	bl	8000e90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e80:	f7ff fe44 	bl	8000b0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e84:	2300      	movs	r3, #0
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40023c00 	.word	0x40023c00

08000e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e98:	4b12      	ldr	r3, [pc, #72]	@ (8000ee4 <HAL_InitTick+0x54>)
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ee8 <HAL_InitTick+0x58>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 f943 	bl	800113a <HAL_SYSTICK_Config>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e00e      	b.n	8000edc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b0f      	cmp	r3, #15
 8000ec2:	d80a      	bhi.n	8000eda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	6879      	ldr	r1, [r7, #4]
 8000ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ecc:	f000 f90b 	bl	80010e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ed0:	4a06      	ldr	r2, [pc, #24]	@ (8000eec <HAL_InitTick+0x5c>)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	e000      	b.n	8000edc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	20000004 	.word	0x20000004
 8000ee8:	2000000c 	.word	0x2000000c
 8000eec:	20000008 	.word	0x20000008

08000ef0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ef4:	4b06      	ldr	r3, [pc, #24]	@ (8000f10 <HAL_IncTick+0x20>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <HAL_IncTick+0x24>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4413      	add	r3, r2
 8000f00:	4a04      	ldr	r2, [pc, #16]	@ (8000f14 <HAL_IncTick+0x24>)
 8000f02:	6013      	str	r3, [r2, #0]
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	2000000c 	.word	0x2000000c
 8000f14:	2000017c 	.word	0x2000017c

08000f18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f1c:	4b03      	ldr	r3, [pc, #12]	@ (8000f2c <HAL_GetTick+0x14>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	2000017c 	.word	0x2000017c

08000f30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f003 0307 	and.w	r3, r3, #7
 8000f3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f40:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <__NVIC_SetPriorityGrouping+0x44>)
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f46:	68ba      	ldr	r2, [r7, #8]
 8000f48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f62:	4a04      	ldr	r2, [pc, #16]	@ (8000f74 <__NVIC_SetPriorityGrouping+0x44>)
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	60d3      	str	r3, [r2, #12]
}
 8000f68:	bf00      	nop
 8000f6a:	3714      	adds	r7, #20
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f7c:	4b04      	ldr	r3, [pc, #16]	@ (8000f90 <__NVIC_GetPriorityGrouping+0x18>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	0a1b      	lsrs	r3, r3, #8
 8000f82:	f003 0307 	and.w	r3, r3, #7
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	db0b      	blt.n	8000fbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	f003 021f 	and.w	r2, r3, #31
 8000fac:	4907      	ldr	r1, [pc, #28]	@ (8000fcc <__NVIC_EnableIRQ+0x38>)
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	095b      	lsrs	r3, r3, #5
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fbe:	bf00      	nop
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	e000e100 	.word	0xe000e100

08000fd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	6039      	str	r1, [r7, #0]
 8000fda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	db0a      	blt.n	8000ffa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	490c      	ldr	r1, [pc, #48]	@ (800101c <__NVIC_SetPriority+0x4c>)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	0112      	lsls	r2, r2, #4
 8000ff0:	b2d2      	uxtb	r2, r2
 8000ff2:	440b      	add	r3, r1
 8000ff4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ff8:	e00a      	b.n	8001010 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	b2da      	uxtb	r2, r3
 8000ffe:	4908      	ldr	r1, [pc, #32]	@ (8001020 <__NVIC_SetPriority+0x50>)
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	f003 030f 	and.w	r3, r3, #15
 8001006:	3b04      	subs	r3, #4
 8001008:	0112      	lsls	r2, r2, #4
 800100a:	b2d2      	uxtb	r2, r2
 800100c:	440b      	add	r3, r1
 800100e:	761a      	strb	r2, [r3, #24]
}
 8001010:	bf00      	nop
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	e000e100 	.word	0xe000e100
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001024:	b480      	push	{r7}
 8001026:	b089      	sub	sp, #36	@ 0x24
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	f1c3 0307 	rsb	r3, r3, #7
 800103e:	2b04      	cmp	r3, #4
 8001040:	bf28      	it	cs
 8001042:	2304      	movcs	r3, #4
 8001044:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	3304      	adds	r3, #4
 800104a:	2b06      	cmp	r3, #6
 800104c:	d902      	bls.n	8001054 <NVIC_EncodePriority+0x30>
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	3b03      	subs	r3, #3
 8001052:	e000      	b.n	8001056 <NVIC_EncodePriority+0x32>
 8001054:	2300      	movs	r3, #0
 8001056:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001058:	f04f 32ff 	mov.w	r2, #4294967295
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	43da      	mvns	r2, r3
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	401a      	ands	r2, r3
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800106c:	f04f 31ff 	mov.w	r1, #4294967295
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	fa01 f303 	lsl.w	r3, r1, r3
 8001076:	43d9      	mvns	r1, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800107c:	4313      	orrs	r3, r2
         );
}
 800107e:	4618      	mov	r0, r3
 8001080:	3724      	adds	r7, #36	@ 0x24
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
	...

0800108c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	3b01      	subs	r3, #1
 8001098:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800109c:	d301      	bcc.n	80010a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800109e:	2301      	movs	r3, #1
 80010a0:	e00f      	b.n	80010c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010a2:	4a0a      	ldr	r2, [pc, #40]	@ (80010cc <SysTick_Config+0x40>)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3b01      	subs	r3, #1
 80010a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010aa:	210f      	movs	r1, #15
 80010ac:	f04f 30ff 	mov.w	r0, #4294967295
 80010b0:	f7ff ff8e 	bl	8000fd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010b4:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <SysTick_Config+0x40>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ba:	4b04      	ldr	r3, [pc, #16]	@ (80010cc <SysTick_Config+0x40>)
 80010bc:	2207      	movs	r2, #7
 80010be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	e000e010 	.word	0xe000e010

080010d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff29 	bl	8000f30 <__NVIC_SetPriorityGrouping>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b086      	sub	sp, #24
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4603      	mov	r3, r0
 80010ee:	60b9      	str	r1, [r7, #8]
 80010f0:	607a      	str	r2, [r7, #4]
 80010f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010f8:	f7ff ff3e 	bl	8000f78 <__NVIC_GetPriorityGrouping>
 80010fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	6978      	ldr	r0, [r7, #20]
 8001104:	f7ff ff8e 	bl	8001024 <NVIC_EncodePriority>
 8001108:	4602      	mov	r2, r0
 800110a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff5d 	bl	8000fd0 <__NVIC_SetPriority>
}
 8001116:	bf00      	nop
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	4603      	mov	r3, r0
 8001126:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff31 	bl	8000f94 <__NVIC_EnableIRQ>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff ffa2 	bl	800108c <SysTick_Config>
 8001148:	4603      	mov	r3, r0
}
 800114a:	4618      	mov	r0, r3
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b084      	sub	sp, #16
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800115e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001160:	f7ff feda 	bl	8000f18 <HAL_GetTick>
 8001164:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800116c:	b2db      	uxtb	r3, r3
 800116e:	2b02      	cmp	r3, #2
 8001170:	d008      	beq.n	8001184 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2280      	movs	r2, #128	@ 0x80
 8001176:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2200      	movs	r2, #0
 800117c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	e052      	b.n	800122a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f022 0216 	bic.w	r2, r2, #22
 8001192:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	695a      	ldr	r2, [r3, #20]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80011a2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d103      	bne.n	80011b4 <HAL_DMA_Abort+0x62>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d007      	beq.n	80011c4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f022 0208 	bic.w	r2, r2, #8
 80011c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f022 0201 	bic.w	r2, r2, #1
 80011d2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011d4:	e013      	b.n	80011fe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80011d6:	f7ff fe9f 	bl	8000f18 <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	2b05      	cmp	r3, #5
 80011e2:	d90c      	bls.n	80011fe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2220      	movs	r2, #32
 80011e8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2203      	movs	r2, #3
 80011ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2200      	movs	r2, #0
 80011f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	e015      	b.n	800122a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0301 	and.w	r3, r3, #1
 8001208:	2b00      	cmp	r3, #0
 800120a:	d1e4      	bne.n	80011d6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001210:	223f      	movs	r2, #63	@ 0x3f
 8001212:	409a      	lsls	r2, r3
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2201      	movs	r2, #1
 800121c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2200      	movs	r2, #0
 8001224:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	3710      	adds	r7, #16
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001232:	b480      	push	{r7}
 8001234:	b083      	sub	sp, #12
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001240:	b2db      	uxtb	r3, r3
 8001242:	2b02      	cmp	r3, #2
 8001244:	d004      	beq.n	8001250 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2280      	movs	r2, #128	@ 0x80
 800124a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e00c      	b.n	800126a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2205      	movs	r2, #5
 8001254:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f022 0201 	bic.w	r2, r2, #1
 8001266:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001268:	2300      	movs	r3, #0
}
 800126a:	4618      	mov	r0, r3
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
	...

08001278 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001278:	b480      	push	{r7}
 800127a:	b089      	sub	sp, #36	@ 0x24
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001282:	2300      	movs	r3, #0
 8001284:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001286:	2300      	movs	r3, #0
 8001288:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800128a:	2300      	movs	r3, #0
 800128c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800128e:	2300      	movs	r3, #0
 8001290:	61fb      	str	r3, [r7, #28]
 8001292:	e165      	b.n	8001560 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001294:	2201      	movs	r2, #1
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	697a      	ldr	r2, [r7, #20]
 80012a4:	4013      	ands	r3, r2
 80012a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012a8:	693a      	ldr	r2, [r7, #16]
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	f040 8154 	bne.w	800155a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f003 0303 	and.w	r3, r3, #3
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d005      	beq.n	80012ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d130      	bne.n	800132c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	2203      	movs	r2, #3
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43db      	mvns	r3, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4013      	ands	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	68da      	ldr	r2, [r3, #12]
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	005b      	lsls	r3, r3, #1
 80012ea:	fa02 f303 	lsl.w	r3, r2, r3
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001300:	2201      	movs	r2, #1
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	43db      	mvns	r3, r3
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	4013      	ands	r3, r2
 800130e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	091b      	lsrs	r3, r3, #4
 8001316:	f003 0201 	and.w	r2, r3, #1
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4313      	orrs	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f003 0303 	and.w	r3, r3, #3
 8001334:	2b03      	cmp	r3, #3
 8001336:	d017      	beq.n	8001368 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	68db      	ldr	r3, [r3, #12]
 800133c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	2203      	movs	r2, #3
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	43db      	mvns	r3, r3
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	4013      	ands	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	689a      	ldr	r2, [r3, #8]
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	fa02 f303 	lsl.w	r3, r2, r3
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	4313      	orrs	r3, r2
 8001360:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f003 0303 	and.w	r3, r3, #3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d123      	bne.n	80013bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	08da      	lsrs	r2, r3, #3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3208      	adds	r2, #8
 800137c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001380:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	f003 0307 	and.w	r3, r3, #7
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	220f      	movs	r2, #15
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	43db      	mvns	r3, r3
 8001392:	69ba      	ldr	r2, [r7, #24]
 8001394:	4013      	ands	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	691a      	ldr	r2, [r3, #16]
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	fa02 f303 	lsl.w	r3, r2, r3
 80013a8:	69ba      	ldr	r2, [r7, #24]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	08da      	lsrs	r2, r3, #3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	3208      	adds	r2, #8
 80013b6:	69b9      	ldr	r1, [r7, #24]
 80013b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	2203      	movs	r2, #3
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	43db      	mvns	r3, r3
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	4013      	ands	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f003 0203 	and.w	r2, r3, #3
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	fa02 f303 	lsl.w	r3, r2, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	f000 80ae 	beq.w	800155a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	4b5d      	ldr	r3, [pc, #372]	@ (8001578 <HAL_GPIO_Init+0x300>)
 8001404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001406:	4a5c      	ldr	r2, [pc, #368]	@ (8001578 <HAL_GPIO_Init+0x300>)
 8001408:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800140c:	6453      	str	r3, [r2, #68]	@ 0x44
 800140e:	4b5a      	ldr	r3, [pc, #360]	@ (8001578 <HAL_GPIO_Init+0x300>)
 8001410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001412:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800141a:	4a58      	ldr	r2, [pc, #352]	@ (800157c <HAL_GPIO_Init+0x304>)
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	089b      	lsrs	r3, r3, #2
 8001420:	3302      	adds	r3, #2
 8001422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001426:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	f003 0303 	and.w	r3, r3, #3
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	220f      	movs	r2, #15
 8001432:	fa02 f303 	lsl.w	r3, r2, r3
 8001436:	43db      	mvns	r3, r3
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	4013      	ands	r3, r2
 800143c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a4f      	ldr	r2, [pc, #316]	@ (8001580 <HAL_GPIO_Init+0x308>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d025      	beq.n	8001492 <HAL_GPIO_Init+0x21a>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a4e      	ldr	r2, [pc, #312]	@ (8001584 <HAL_GPIO_Init+0x30c>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d01f      	beq.n	800148e <HAL_GPIO_Init+0x216>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a4d      	ldr	r2, [pc, #308]	@ (8001588 <HAL_GPIO_Init+0x310>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d019      	beq.n	800148a <HAL_GPIO_Init+0x212>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a4c      	ldr	r2, [pc, #304]	@ (800158c <HAL_GPIO_Init+0x314>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d013      	beq.n	8001486 <HAL_GPIO_Init+0x20e>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a4b      	ldr	r2, [pc, #300]	@ (8001590 <HAL_GPIO_Init+0x318>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d00d      	beq.n	8001482 <HAL_GPIO_Init+0x20a>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a4a      	ldr	r2, [pc, #296]	@ (8001594 <HAL_GPIO_Init+0x31c>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d007      	beq.n	800147e <HAL_GPIO_Init+0x206>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a49      	ldr	r2, [pc, #292]	@ (8001598 <HAL_GPIO_Init+0x320>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d101      	bne.n	800147a <HAL_GPIO_Init+0x202>
 8001476:	2306      	movs	r3, #6
 8001478:	e00c      	b.n	8001494 <HAL_GPIO_Init+0x21c>
 800147a:	2307      	movs	r3, #7
 800147c:	e00a      	b.n	8001494 <HAL_GPIO_Init+0x21c>
 800147e:	2305      	movs	r3, #5
 8001480:	e008      	b.n	8001494 <HAL_GPIO_Init+0x21c>
 8001482:	2304      	movs	r3, #4
 8001484:	e006      	b.n	8001494 <HAL_GPIO_Init+0x21c>
 8001486:	2303      	movs	r3, #3
 8001488:	e004      	b.n	8001494 <HAL_GPIO_Init+0x21c>
 800148a:	2302      	movs	r3, #2
 800148c:	e002      	b.n	8001494 <HAL_GPIO_Init+0x21c>
 800148e:	2301      	movs	r3, #1
 8001490:	e000      	b.n	8001494 <HAL_GPIO_Init+0x21c>
 8001492:	2300      	movs	r3, #0
 8001494:	69fa      	ldr	r2, [r7, #28]
 8001496:	f002 0203 	and.w	r2, r2, #3
 800149a:	0092      	lsls	r2, r2, #2
 800149c:	4093      	lsls	r3, r2
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014a4:	4935      	ldr	r1, [pc, #212]	@ (800157c <HAL_GPIO_Init+0x304>)
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	089b      	lsrs	r3, r3, #2
 80014aa:	3302      	adds	r3, #2
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014b2:	4b3a      	ldr	r3, [pc, #232]	@ (800159c <HAL_GPIO_Init+0x324>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	43db      	mvns	r3, r3
 80014bc:	69ba      	ldr	r2, [r7, #24]
 80014be:	4013      	ands	r3, r2
 80014c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d003      	beq.n	80014d6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80014ce:	69ba      	ldr	r2, [r7, #24]
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014d6:	4a31      	ldr	r2, [pc, #196]	@ (800159c <HAL_GPIO_Init+0x324>)
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014dc:	4b2f      	ldr	r3, [pc, #188]	@ (800159c <HAL_GPIO_Init+0x324>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	43db      	mvns	r3, r3
 80014e6:	69ba      	ldr	r2, [r7, #24]
 80014e8:	4013      	ands	r3, r2
 80014ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d003      	beq.n	8001500 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001500:	4a26      	ldr	r2, [pc, #152]	@ (800159c <HAL_GPIO_Init+0x324>)
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001506:	4b25      	ldr	r3, [pc, #148]	@ (800159c <HAL_GPIO_Init+0x324>)
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	43db      	mvns	r3, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4013      	ands	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d003      	beq.n	800152a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	4313      	orrs	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800152a:	4a1c      	ldr	r2, [pc, #112]	@ (800159c <HAL_GPIO_Init+0x324>)
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001530:	4b1a      	ldr	r3, [pc, #104]	@ (800159c <HAL_GPIO_Init+0x324>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	43db      	mvns	r3, r3
 800153a:	69ba      	ldr	r2, [r7, #24]
 800153c:	4013      	ands	r3, r2
 800153e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d003      	beq.n	8001554 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	4313      	orrs	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001554:	4a11      	ldr	r2, [pc, #68]	@ (800159c <HAL_GPIO_Init+0x324>)
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	3301      	adds	r3, #1
 800155e:	61fb      	str	r3, [r7, #28]
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	2b0f      	cmp	r3, #15
 8001564:	f67f ae96 	bls.w	8001294 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001568:	bf00      	nop
 800156a:	bf00      	nop
 800156c:	3724      	adds	r7, #36	@ 0x24
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40023800 	.word	0x40023800
 800157c:	40013800 	.word	0x40013800
 8001580:	40020000 	.word	0x40020000
 8001584:	40020400 	.word	0x40020400
 8001588:	40020800 	.word	0x40020800
 800158c:	40020c00 	.word	0x40020c00
 8001590:	40021000 	.word	0x40021000
 8001594:	40021400 	.word	0x40021400
 8001598:	40021800 	.word	0x40021800
 800159c:	40013c00 	.word	0x40013c00

080015a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	460b      	mov	r3, r1
 80015aa:	807b      	strh	r3, [r7, #2]
 80015ac:	4613      	mov	r3, r2
 80015ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015b0:	787b      	ldrb	r3, [r7, #1]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d003      	beq.n	80015be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015b6:	887a      	ldrh	r2, [r7, #2]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015bc:	e003      	b.n	80015c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015be:	887b      	ldrh	r3, [r7, #2]
 80015c0:	041a      	lsls	r2, r3, #16
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	619a      	str	r2, [r3, #24]
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
	...

080015d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e0cc      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015e8:	4b68      	ldr	r3, [pc, #416]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 030f 	and.w	r3, r3, #15
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d90c      	bls.n	8001610 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015f6:	4b65      	ldr	r3, [pc, #404]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	b2d2      	uxtb	r2, r2
 80015fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015fe:	4b63      	ldr	r3, [pc, #396]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 030f 	and.w	r3, r3, #15
 8001606:	683a      	ldr	r2, [r7, #0]
 8001608:	429a      	cmp	r2, r3
 800160a:	d001      	beq.n	8001610 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800160c:	2301      	movs	r3, #1
 800160e:	e0b8      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d020      	beq.n	800165e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0304 	and.w	r3, r3, #4
 8001624:	2b00      	cmp	r3, #0
 8001626:	d005      	beq.n	8001634 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001628:	4b59      	ldr	r3, [pc, #356]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	4a58      	ldr	r2, [pc, #352]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800162e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001632:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0308 	and.w	r3, r3, #8
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001640:	4b53      	ldr	r3, [pc, #332]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	4a52      	ldr	r2, [pc, #328]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001646:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800164a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800164c:	4b50      	ldr	r3, [pc, #320]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	494d      	ldr	r1, [pc, #308]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800165a:	4313      	orrs	r3, r2
 800165c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	2b00      	cmp	r3, #0
 8001668:	d044      	beq.n	80016f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d107      	bne.n	8001682 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001672:	4b47      	ldr	r3, [pc, #284]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d119      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e07f      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b02      	cmp	r3, #2
 8001688:	d003      	beq.n	8001692 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800168e:	2b03      	cmp	r3, #3
 8001690:	d107      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001692:	4b3f      	ldr	r3, [pc, #252]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d109      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e06f      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d101      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e067      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016b2:	4b37      	ldr	r3, [pc, #220]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	f023 0203 	bic.w	r2, r3, #3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	4934      	ldr	r1, [pc, #208]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016c4:	f7ff fc28 	bl	8000f18 <HAL_GetTick>
 80016c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ca:	e00a      	b.n	80016e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016cc:	f7ff fc24 	bl	8000f18 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016da:	4293      	cmp	r3, r2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e04f      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f003 020c 	and.w	r2, r3, #12
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d1eb      	bne.n	80016cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016f4:	4b25      	ldr	r3, [pc, #148]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 030f 	and.w	r3, r3, #15
 80016fc:	683a      	ldr	r2, [r7, #0]
 80016fe:	429a      	cmp	r2, r3
 8001700:	d20c      	bcs.n	800171c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001702:	4b22      	ldr	r3, [pc, #136]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 8001704:	683a      	ldr	r2, [r7, #0]
 8001706:	b2d2      	uxtb	r2, r2
 8001708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800170a:	4b20      	ldr	r3, [pc, #128]	@ (800178c <HAL_RCC_ClockConfig+0x1b8>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 030f 	and.w	r3, r3, #15
 8001712:	683a      	ldr	r2, [r7, #0]
 8001714:	429a      	cmp	r2, r3
 8001716:	d001      	beq.n	800171c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	e032      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0304 	and.w	r3, r3, #4
 8001724:	2b00      	cmp	r3, #0
 8001726:	d008      	beq.n	800173a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001728:	4b19      	ldr	r3, [pc, #100]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	68db      	ldr	r3, [r3, #12]
 8001734:	4916      	ldr	r1, [pc, #88]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001736:	4313      	orrs	r3, r2
 8001738:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0308 	and.w	r3, r3, #8
 8001742:	2b00      	cmp	r3, #0
 8001744:	d009      	beq.n	800175a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001746:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	00db      	lsls	r3, r3, #3
 8001754:	490e      	ldr	r1, [pc, #56]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001756:	4313      	orrs	r3, r2
 8001758:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800175a:	f000 f855 	bl	8001808 <HAL_RCC_GetSysClockFreq>
 800175e:	4602      	mov	r2, r0
 8001760:	4b0b      	ldr	r3, [pc, #44]	@ (8001790 <HAL_RCC_ClockConfig+0x1bc>)
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	091b      	lsrs	r3, r3, #4
 8001766:	f003 030f 	and.w	r3, r3, #15
 800176a:	490a      	ldr	r1, [pc, #40]	@ (8001794 <HAL_RCC_ClockConfig+0x1c0>)
 800176c:	5ccb      	ldrb	r3, [r1, r3]
 800176e:	fa22 f303 	lsr.w	r3, r2, r3
 8001772:	4a09      	ldr	r2, [pc, #36]	@ (8001798 <HAL_RCC_ClockConfig+0x1c4>)
 8001774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001776:	4b09      	ldr	r3, [pc, #36]	@ (800179c <HAL_RCC_ClockConfig+0x1c8>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fb88 	bl	8000e90 <HAL_InitTick>

  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40023c00 	.word	0x40023c00
 8001790:	40023800 	.word	0x40023800
 8001794:	08004900 	.word	0x08004900
 8001798:	20000004 	.word	0x20000004
 800179c:	20000008 	.word	0x20000008

080017a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017a4:	4b03      	ldr	r3, [pc, #12]	@ (80017b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80017a6:	681b      	ldr	r3, [r3, #0]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	20000004 	.word	0x20000004

080017b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017bc:	f7ff fff0 	bl	80017a0 <HAL_RCC_GetHCLKFreq>
 80017c0:	4602      	mov	r2, r0
 80017c2:	4b05      	ldr	r3, [pc, #20]	@ (80017d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	0a9b      	lsrs	r3, r3, #10
 80017c8:	f003 0307 	and.w	r3, r3, #7
 80017cc:	4903      	ldr	r1, [pc, #12]	@ (80017dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80017ce:	5ccb      	ldrb	r3, [r1, r3]
 80017d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40023800 	.word	0x40023800
 80017dc:	08004910 	.word	0x08004910

080017e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80017e4:	f7ff ffdc 	bl	80017a0 <HAL_RCC_GetHCLKFreq>
 80017e8:	4602      	mov	r2, r0
 80017ea:	4b05      	ldr	r3, [pc, #20]	@ (8001800 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	0b5b      	lsrs	r3, r3, #13
 80017f0:	f003 0307 	and.w	r3, r3, #7
 80017f4:	4903      	ldr	r1, [pc, #12]	@ (8001804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80017f6:	5ccb      	ldrb	r3, [r1, r3]
 80017f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40023800 	.word	0x40023800
 8001804:	08004910 	.word	0x08004910

08001808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800180c:	b0ae      	sub	sp, #184	@ 0xb8
 800180e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001810:	2300      	movs	r3, #0
 8001812:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001816:	2300      	movs	r3, #0
 8001818:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800181c:	2300      	movs	r3, #0
 800181e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001822:	2300      	movs	r3, #0
 8001824:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001828:	2300      	movs	r3, #0
 800182a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800182e:	4bcb      	ldr	r3, [pc, #812]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 030c 	and.w	r3, r3, #12
 8001836:	2b0c      	cmp	r3, #12
 8001838:	f200 8206 	bhi.w	8001c48 <HAL_RCC_GetSysClockFreq+0x440>
 800183c:	a201      	add	r2, pc, #4	@ (adr r2, 8001844 <HAL_RCC_GetSysClockFreq+0x3c>)
 800183e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001842:	bf00      	nop
 8001844:	08001879 	.word	0x08001879
 8001848:	08001c49 	.word	0x08001c49
 800184c:	08001c49 	.word	0x08001c49
 8001850:	08001c49 	.word	0x08001c49
 8001854:	08001881 	.word	0x08001881
 8001858:	08001c49 	.word	0x08001c49
 800185c:	08001c49 	.word	0x08001c49
 8001860:	08001c49 	.word	0x08001c49
 8001864:	08001889 	.word	0x08001889
 8001868:	08001c49 	.word	0x08001c49
 800186c:	08001c49 	.word	0x08001c49
 8001870:	08001c49 	.word	0x08001c49
 8001874:	08001a79 	.word	0x08001a79
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001878:	4bb9      	ldr	r3, [pc, #740]	@ (8001b60 <HAL_RCC_GetSysClockFreq+0x358>)
 800187a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800187e:	e1e7      	b.n	8001c50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001880:	4bb8      	ldr	r3, [pc, #736]	@ (8001b64 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001882:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001886:	e1e3      	b.n	8001c50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001888:	4bb4      	ldr	r3, [pc, #720]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001890:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001894:	4bb1      	ldr	r3, [pc, #708]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d071      	beq.n	8001984 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018a0:	4bae      	ldr	r3, [pc, #696]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	099b      	lsrs	r3, r3, #6
 80018a6:	2200      	movs	r2, #0
 80018a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80018ac:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80018b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80018b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80018bc:	2300      	movs	r3, #0
 80018be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80018c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80018c6:	4622      	mov	r2, r4
 80018c8:	462b      	mov	r3, r5
 80018ca:	f04f 0000 	mov.w	r0, #0
 80018ce:	f04f 0100 	mov.w	r1, #0
 80018d2:	0159      	lsls	r1, r3, #5
 80018d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018d8:	0150      	lsls	r0, r2, #5
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4621      	mov	r1, r4
 80018e0:	1a51      	subs	r1, r2, r1
 80018e2:	6439      	str	r1, [r7, #64]	@ 0x40
 80018e4:	4629      	mov	r1, r5
 80018e6:	eb63 0301 	sbc.w	r3, r3, r1
 80018ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80018ec:	f04f 0200 	mov.w	r2, #0
 80018f0:	f04f 0300 	mov.w	r3, #0
 80018f4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80018f8:	4649      	mov	r1, r9
 80018fa:	018b      	lsls	r3, r1, #6
 80018fc:	4641      	mov	r1, r8
 80018fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001902:	4641      	mov	r1, r8
 8001904:	018a      	lsls	r2, r1, #6
 8001906:	4641      	mov	r1, r8
 8001908:	1a51      	subs	r1, r2, r1
 800190a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800190c:	4649      	mov	r1, r9
 800190e:	eb63 0301 	sbc.w	r3, r3, r1
 8001912:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001914:	f04f 0200 	mov.w	r2, #0
 8001918:	f04f 0300 	mov.w	r3, #0
 800191c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001920:	4649      	mov	r1, r9
 8001922:	00cb      	lsls	r3, r1, #3
 8001924:	4641      	mov	r1, r8
 8001926:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800192a:	4641      	mov	r1, r8
 800192c:	00ca      	lsls	r2, r1, #3
 800192e:	4610      	mov	r0, r2
 8001930:	4619      	mov	r1, r3
 8001932:	4603      	mov	r3, r0
 8001934:	4622      	mov	r2, r4
 8001936:	189b      	adds	r3, r3, r2
 8001938:	633b      	str	r3, [r7, #48]	@ 0x30
 800193a:	462b      	mov	r3, r5
 800193c:	460a      	mov	r2, r1
 800193e:	eb42 0303 	adc.w	r3, r2, r3
 8001942:	637b      	str	r3, [r7, #52]	@ 0x34
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	f04f 0300 	mov.w	r3, #0
 800194c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001950:	4629      	mov	r1, r5
 8001952:	024b      	lsls	r3, r1, #9
 8001954:	4621      	mov	r1, r4
 8001956:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800195a:	4621      	mov	r1, r4
 800195c:	024a      	lsls	r2, r1, #9
 800195e:	4610      	mov	r0, r2
 8001960:	4619      	mov	r1, r3
 8001962:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001966:	2200      	movs	r2, #0
 8001968:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800196c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001970:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001974:	f7fe fca4 	bl	80002c0 <__aeabi_uldivmod>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4613      	mov	r3, r2
 800197e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001982:	e067      	b.n	8001a54 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001984:	4b75      	ldr	r3, [pc, #468]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	099b      	lsrs	r3, r3, #6
 800198a:	2200      	movs	r2, #0
 800198c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001990:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001994:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001998:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800199c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800199e:	2300      	movs	r3, #0
 80019a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80019a2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80019a6:	4622      	mov	r2, r4
 80019a8:	462b      	mov	r3, r5
 80019aa:	f04f 0000 	mov.w	r0, #0
 80019ae:	f04f 0100 	mov.w	r1, #0
 80019b2:	0159      	lsls	r1, r3, #5
 80019b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019b8:	0150      	lsls	r0, r2, #5
 80019ba:	4602      	mov	r2, r0
 80019bc:	460b      	mov	r3, r1
 80019be:	4621      	mov	r1, r4
 80019c0:	1a51      	subs	r1, r2, r1
 80019c2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80019c4:	4629      	mov	r1, r5
 80019c6:	eb63 0301 	sbc.w	r3, r3, r1
 80019ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019cc:	f04f 0200 	mov.w	r2, #0
 80019d0:	f04f 0300 	mov.w	r3, #0
 80019d4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80019d8:	4649      	mov	r1, r9
 80019da:	018b      	lsls	r3, r1, #6
 80019dc:	4641      	mov	r1, r8
 80019de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019e2:	4641      	mov	r1, r8
 80019e4:	018a      	lsls	r2, r1, #6
 80019e6:	4641      	mov	r1, r8
 80019e8:	ebb2 0a01 	subs.w	sl, r2, r1
 80019ec:	4649      	mov	r1, r9
 80019ee:	eb63 0b01 	sbc.w	fp, r3, r1
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	f04f 0300 	mov.w	r3, #0
 80019fa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80019fe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001a02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001a06:	4692      	mov	sl, r2
 8001a08:	469b      	mov	fp, r3
 8001a0a:	4623      	mov	r3, r4
 8001a0c:	eb1a 0303 	adds.w	r3, sl, r3
 8001a10:	623b      	str	r3, [r7, #32]
 8001a12:	462b      	mov	r3, r5
 8001a14:	eb4b 0303 	adc.w	r3, fp, r3
 8001a18:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a1a:	f04f 0200 	mov.w	r2, #0
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001a26:	4629      	mov	r1, r5
 8001a28:	028b      	lsls	r3, r1, #10
 8001a2a:	4621      	mov	r1, r4
 8001a2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a30:	4621      	mov	r1, r4
 8001a32:	028a      	lsls	r2, r1, #10
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001a40:	677a      	str	r2, [r7, #116]	@ 0x74
 8001a42:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001a46:	f7fe fc3b 	bl	80002c0 <__aeabi_uldivmod>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	4613      	mov	r3, r2
 8001a50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001a54:	4b41      	ldr	r3, [pc, #260]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	0c1b      	lsrs	r3, r3, #16
 8001a5a:	f003 0303 	and.w	r3, r3, #3
 8001a5e:	3301      	adds	r3, #1
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001a66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001a6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a76:	e0eb      	b.n	8001c50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a78:	4b38      	ldr	r3, [pc, #224]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a84:	4b35      	ldr	r3, [pc, #212]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d06b      	beq.n	8001b68 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a90:	4b32      	ldr	r3, [pc, #200]	@ (8001b5c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	099b      	lsrs	r3, r3, #6
 8001a96:	2200      	movs	r2, #0
 8001a98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001a9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001aa2:	663b      	str	r3, [r7, #96]	@ 0x60
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	667b      	str	r3, [r7, #100]	@ 0x64
 8001aa8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001aac:	4622      	mov	r2, r4
 8001aae:	462b      	mov	r3, r5
 8001ab0:	f04f 0000 	mov.w	r0, #0
 8001ab4:	f04f 0100 	mov.w	r1, #0
 8001ab8:	0159      	lsls	r1, r3, #5
 8001aba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001abe:	0150      	lsls	r0, r2, #5
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4621      	mov	r1, r4
 8001ac6:	1a51      	subs	r1, r2, r1
 8001ac8:	61b9      	str	r1, [r7, #24]
 8001aca:	4629      	mov	r1, r5
 8001acc:	eb63 0301 	sbc.w	r3, r3, r1
 8001ad0:	61fb      	str	r3, [r7, #28]
 8001ad2:	f04f 0200 	mov.w	r2, #0
 8001ad6:	f04f 0300 	mov.w	r3, #0
 8001ada:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001ade:	4659      	mov	r1, fp
 8001ae0:	018b      	lsls	r3, r1, #6
 8001ae2:	4651      	mov	r1, sl
 8001ae4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ae8:	4651      	mov	r1, sl
 8001aea:	018a      	lsls	r2, r1, #6
 8001aec:	4651      	mov	r1, sl
 8001aee:	ebb2 0801 	subs.w	r8, r2, r1
 8001af2:	4659      	mov	r1, fp
 8001af4:	eb63 0901 	sbc.w	r9, r3, r1
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	f04f 0300 	mov.w	r3, #0
 8001b00:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b04:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b08:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b0c:	4690      	mov	r8, r2
 8001b0e:	4699      	mov	r9, r3
 8001b10:	4623      	mov	r3, r4
 8001b12:	eb18 0303 	adds.w	r3, r8, r3
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	462b      	mov	r3, r5
 8001b1a:	eb49 0303 	adc.w	r3, r9, r3
 8001b1e:	617b      	str	r3, [r7, #20]
 8001b20:	f04f 0200 	mov.w	r2, #0
 8001b24:	f04f 0300 	mov.w	r3, #0
 8001b28:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001b2c:	4629      	mov	r1, r5
 8001b2e:	024b      	lsls	r3, r1, #9
 8001b30:	4621      	mov	r1, r4
 8001b32:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b36:	4621      	mov	r1, r4
 8001b38:	024a      	lsls	r2, r1, #9
 8001b3a:	4610      	mov	r0, r2
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b42:	2200      	movs	r2, #0
 8001b44:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001b46:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001b48:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001b4c:	f7fe fbb8 	bl	80002c0 <__aeabi_uldivmod>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4613      	mov	r3, r2
 8001b56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001b5a:	e065      	b.n	8001c28 <HAL_RCC_GetSysClockFreq+0x420>
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	00f42400 	.word	0x00f42400
 8001b64:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b68:	4b3d      	ldr	r3, [pc, #244]	@ (8001c60 <HAL_RCC_GetSysClockFreq+0x458>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	099b      	lsrs	r3, r3, #6
 8001b6e:	2200      	movs	r2, #0
 8001b70:	4618      	mov	r0, r3
 8001b72:	4611      	mov	r1, r2
 8001b74:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b78:	653b      	str	r3, [r7, #80]	@ 0x50
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8001b7e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001b82:	4642      	mov	r2, r8
 8001b84:	464b      	mov	r3, r9
 8001b86:	f04f 0000 	mov.w	r0, #0
 8001b8a:	f04f 0100 	mov.w	r1, #0
 8001b8e:	0159      	lsls	r1, r3, #5
 8001b90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b94:	0150      	lsls	r0, r2, #5
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	4641      	mov	r1, r8
 8001b9c:	1a51      	subs	r1, r2, r1
 8001b9e:	60b9      	str	r1, [r7, #8]
 8001ba0:	4649      	mov	r1, r9
 8001ba2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	f04f 0200 	mov.w	r2, #0
 8001bac:	f04f 0300 	mov.w	r3, #0
 8001bb0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001bb4:	4659      	mov	r1, fp
 8001bb6:	018b      	lsls	r3, r1, #6
 8001bb8:	4651      	mov	r1, sl
 8001bba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bbe:	4651      	mov	r1, sl
 8001bc0:	018a      	lsls	r2, r1, #6
 8001bc2:	4651      	mov	r1, sl
 8001bc4:	1a54      	subs	r4, r2, r1
 8001bc6:	4659      	mov	r1, fp
 8001bc8:	eb63 0501 	sbc.w	r5, r3, r1
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	f04f 0300 	mov.w	r3, #0
 8001bd4:	00eb      	lsls	r3, r5, #3
 8001bd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bda:	00e2      	lsls	r2, r4, #3
 8001bdc:	4614      	mov	r4, r2
 8001bde:	461d      	mov	r5, r3
 8001be0:	4643      	mov	r3, r8
 8001be2:	18e3      	adds	r3, r4, r3
 8001be4:	603b      	str	r3, [r7, #0]
 8001be6:	464b      	mov	r3, r9
 8001be8:	eb45 0303 	adc.w	r3, r5, r3
 8001bec:	607b      	str	r3, [r7, #4]
 8001bee:	f04f 0200 	mov.w	r2, #0
 8001bf2:	f04f 0300 	mov.w	r3, #0
 8001bf6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001bfa:	4629      	mov	r1, r5
 8001bfc:	028b      	lsls	r3, r1, #10
 8001bfe:	4621      	mov	r1, r4
 8001c00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c04:	4621      	mov	r1, r4
 8001c06:	028a      	lsls	r2, r1, #10
 8001c08:	4610      	mov	r0, r2
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c10:	2200      	movs	r2, #0
 8001c12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001c14:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001c16:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001c1a:	f7fe fb51 	bl	80002c0 <__aeabi_uldivmod>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	4613      	mov	r3, r2
 8001c24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001c28:	4b0d      	ldr	r3, [pc, #52]	@ (8001c60 <HAL_RCC_GetSysClockFreq+0x458>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	0f1b      	lsrs	r3, r3, #28
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001c36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001c3a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c46:	e003      	b.n	8001c50 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001c4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c4e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c50:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	37b8      	adds	r7, #184	@ 0xb8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c5e:	bf00      	nop
 8001c60:	40023800 	.word	0x40023800
 8001c64:	00f42400 	.word	0x00f42400

08001c68 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d101      	bne.n	8001c7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e28d      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	f000 8083 	beq.w	8001d8e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001c88:	4b94      	ldr	r3, [pc, #592]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f003 030c 	and.w	r3, r3, #12
 8001c90:	2b04      	cmp	r3, #4
 8001c92:	d019      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001c94:	4b91      	ldr	r3, [pc, #580]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	f003 030c 	and.w	r3, r3, #12
        || \
 8001c9c:	2b08      	cmp	r3, #8
 8001c9e:	d106      	bne.n	8001cae <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001ca0:	4b8e      	ldr	r3, [pc, #568]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ca8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cac:	d00c      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cae:	4b8b      	ldr	r3, [pc, #556]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001cb6:	2b0c      	cmp	r3, #12
 8001cb8:	d112      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cba:	4b88      	ldr	r3, [pc, #544]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cc6:	d10b      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cc8:	4b84      	ldr	r3, [pc, #528]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d05b      	beq.n	8001d8c <HAL_RCC_OscConfig+0x124>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d157      	bne.n	8001d8c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e25a      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ce8:	d106      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x90>
 8001cea:	4b7c      	ldr	r3, [pc, #496]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a7b      	ldr	r2, [pc, #492]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001cf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cf4:	6013      	str	r3, [r2, #0]
 8001cf6:	e01d      	b.n	8001d34 <HAL_RCC_OscConfig+0xcc>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d00:	d10c      	bne.n	8001d1c <HAL_RCC_OscConfig+0xb4>
 8001d02:	4b76      	ldr	r3, [pc, #472]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a75      	ldr	r2, [pc, #468]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d0c:	6013      	str	r3, [r2, #0]
 8001d0e:	4b73      	ldr	r3, [pc, #460]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a72      	ldr	r2, [pc, #456]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d18:	6013      	str	r3, [r2, #0]
 8001d1a:	e00b      	b.n	8001d34 <HAL_RCC_OscConfig+0xcc>
 8001d1c:	4b6f      	ldr	r3, [pc, #444]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a6e      	ldr	r2, [pc, #440]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d26:	6013      	str	r3, [r2, #0]
 8001d28:	4b6c      	ldr	r3, [pc, #432]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a6b      	ldr	r2, [pc, #428]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d013      	beq.n	8001d64 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d3c:	f7ff f8ec 	bl	8000f18 <HAL_GetTick>
 8001d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d42:	e008      	b.n	8001d56 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d44:	f7ff f8e8 	bl	8000f18 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	2b64      	cmp	r3, #100	@ 0x64
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e21f      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d56:	4b61      	ldr	r3, [pc, #388]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d0f0      	beq.n	8001d44 <HAL_RCC_OscConfig+0xdc>
 8001d62:	e014      	b.n	8001d8e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d64:	f7ff f8d8 	bl	8000f18 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d6c:	f7ff f8d4 	bl	8000f18 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b64      	cmp	r3, #100	@ 0x64
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e20b      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d7e:	4b57      	ldr	r3, [pc, #348]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1f0      	bne.n	8001d6c <HAL_RCC_OscConfig+0x104>
 8001d8a:	e000      	b.n	8001d8e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d06f      	beq.n	8001e7a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001d9a:	4b50      	ldr	r3, [pc, #320]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	f003 030c 	and.w	r3, r3, #12
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d017      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001da6:	4b4d      	ldr	r3, [pc, #308]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f003 030c 	and.w	r3, r3, #12
        || \
 8001dae:	2b08      	cmp	r3, #8
 8001db0:	d105      	bne.n	8001dbe <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001db2:	4b4a      	ldr	r3, [pc, #296]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d00b      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dbe:	4b47      	ldr	r3, [pc, #284]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001dc6:	2b0c      	cmp	r3, #12
 8001dc8:	d11c      	bne.n	8001e04 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dca:	4b44      	ldr	r3, [pc, #272]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d116      	bne.n	8001e04 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dd6:	4b41      	ldr	r3, [pc, #260]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d005      	beq.n	8001dee <HAL_RCC_OscConfig+0x186>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d001      	beq.n	8001dee <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e1d3      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dee:	4b3b      	ldr	r3, [pc, #236]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	691b      	ldr	r3, [r3, #16]
 8001dfa:	00db      	lsls	r3, r3, #3
 8001dfc:	4937      	ldr	r1, [pc, #220]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e02:	e03a      	b.n	8001e7a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d020      	beq.n	8001e4e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e0c:	4b34      	ldr	r3, [pc, #208]	@ (8001ee0 <HAL_RCC_OscConfig+0x278>)
 8001e0e:	2201      	movs	r2, #1
 8001e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e12:	f7ff f881 	bl	8000f18 <HAL_GetTick>
 8001e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e18:	e008      	b.n	8001e2c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e1a:	f7ff f87d 	bl	8000f18 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e1b4      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e2c:	4b2b      	ldr	r3, [pc, #172]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0f0      	beq.n	8001e1a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e38:	4b28      	ldr	r3, [pc, #160]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	691b      	ldr	r3, [r3, #16]
 8001e44:	00db      	lsls	r3, r3, #3
 8001e46:	4925      	ldr	r1, [pc, #148]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	600b      	str	r3, [r1, #0]
 8001e4c:	e015      	b.n	8001e7a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e4e:	4b24      	ldr	r3, [pc, #144]	@ (8001ee0 <HAL_RCC_OscConfig+0x278>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e54:	f7ff f860 	bl	8000f18 <HAL_GetTick>
 8001e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e5a:	e008      	b.n	8001e6e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e5c:	f7ff f85c 	bl	8000f18 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e193      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1f0      	bne.n	8001e5c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0308 	and.w	r3, r3, #8
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d036      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	695b      	ldr	r3, [r3, #20]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d016      	beq.n	8001ebc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ee4 <HAL_RCC_OscConfig+0x27c>)
 8001e90:	2201      	movs	r2, #1
 8001e92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e94:	f7ff f840 	bl	8000f18 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e9c:	f7ff f83c 	bl	8000f18 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e173      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eae:	4b0b      	ldr	r3, [pc, #44]	@ (8001edc <HAL_RCC_OscConfig+0x274>)
 8001eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0f0      	beq.n	8001e9c <HAL_RCC_OscConfig+0x234>
 8001eba:	e01b      	b.n	8001ef4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ebc:	4b09      	ldr	r3, [pc, #36]	@ (8001ee4 <HAL_RCC_OscConfig+0x27c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ec2:	f7ff f829 	bl	8000f18 <HAL_GetTick>
 8001ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ec8:	e00e      	b.n	8001ee8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eca:	f7ff f825 	bl	8000f18 <HAL_GetTick>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d907      	bls.n	8001ee8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e15c      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	42470000 	.word	0x42470000
 8001ee4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ee8:	4b8a      	ldr	r3, [pc, #552]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001eea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1ea      	bne.n	8001eca <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0304 	and.w	r3, r3, #4
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	f000 8097 	beq.w	8002030 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f02:	2300      	movs	r3, #0
 8001f04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f06:	4b83      	ldr	r3, [pc, #524]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d10f      	bne.n	8001f32 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	60bb      	str	r3, [r7, #8]
 8001f16:	4b7f      	ldr	r3, [pc, #508]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1a:	4a7e      	ldr	r2, [pc, #504]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f22:	4b7c      	ldr	r3, [pc, #496]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f2a:	60bb      	str	r3, [r7, #8]
 8001f2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f32:	4b79      	ldr	r3, [pc, #484]	@ (8002118 <HAL_RCC_OscConfig+0x4b0>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d118      	bne.n	8001f70 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f3e:	4b76      	ldr	r3, [pc, #472]	@ (8002118 <HAL_RCC_OscConfig+0x4b0>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a75      	ldr	r2, [pc, #468]	@ (8002118 <HAL_RCC_OscConfig+0x4b0>)
 8001f44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f4a:	f7fe ffe5 	bl	8000f18 <HAL_GetTick>
 8001f4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f50:	e008      	b.n	8001f64 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f52:	f7fe ffe1 	bl	8000f18 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e118      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f64:	4b6c      	ldr	r3, [pc, #432]	@ (8002118 <HAL_RCC_OscConfig+0x4b0>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d0f0      	beq.n	8001f52 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d106      	bne.n	8001f86 <HAL_RCC_OscConfig+0x31e>
 8001f78:	4b66      	ldr	r3, [pc, #408]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f7c:	4a65      	ldr	r2, [pc, #404]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f7e:	f043 0301 	orr.w	r3, r3, #1
 8001f82:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f84:	e01c      	b.n	8001fc0 <HAL_RCC_OscConfig+0x358>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2b05      	cmp	r3, #5
 8001f8c:	d10c      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x340>
 8001f8e:	4b61      	ldr	r3, [pc, #388]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f92:	4a60      	ldr	r2, [pc, #384]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f94:	f043 0304 	orr.w	r3, r3, #4
 8001f98:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f9a:	4b5e      	ldr	r3, [pc, #376]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f9e:	4a5d      	ldr	r2, [pc, #372]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001fa0:	f043 0301 	orr.w	r3, r3, #1
 8001fa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fa6:	e00b      	b.n	8001fc0 <HAL_RCC_OscConfig+0x358>
 8001fa8:	4b5a      	ldr	r3, [pc, #360]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fac:	4a59      	ldr	r2, [pc, #356]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001fae:	f023 0301 	bic.w	r3, r3, #1
 8001fb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fb4:	4b57      	ldr	r3, [pc, #348]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fb8:	4a56      	ldr	r2, [pc, #344]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001fba:	f023 0304 	bic.w	r3, r3, #4
 8001fbe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d015      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fc8:	f7fe ffa6 	bl	8000f18 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fce:	e00a      	b.n	8001fe6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fd0:	f7fe ffa2 	bl	8000f18 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e0d7      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fe6:	4b4b      	ldr	r3, [pc, #300]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8001fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d0ee      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x368>
 8001ff2:	e014      	b.n	800201e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ff4:	f7fe ff90 	bl	8000f18 <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ffa:	e00a      	b.n	8002012 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ffc:	f7fe ff8c 	bl	8000f18 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800200a:	4293      	cmp	r3, r2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e0c1      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002012:	4b40      	ldr	r3, [pc, #256]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8002014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1ee      	bne.n	8001ffc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800201e:	7dfb      	ldrb	r3, [r7, #23]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d105      	bne.n	8002030 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002024:	4b3b      	ldr	r3, [pc, #236]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8002026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002028:	4a3a      	ldr	r2, [pc, #232]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 800202a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800202e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	2b00      	cmp	r3, #0
 8002036:	f000 80ad 	beq.w	8002194 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800203a:	4b36      	ldr	r3, [pc, #216]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f003 030c 	and.w	r3, r3, #12
 8002042:	2b08      	cmp	r3, #8
 8002044:	d060      	beq.n	8002108 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d145      	bne.n	80020da <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800204e:	4b33      	ldr	r3, [pc, #204]	@ (800211c <HAL_RCC_OscConfig+0x4b4>)
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002054:	f7fe ff60 	bl	8000f18 <HAL_GetTick>
 8002058:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800205a:	e008      	b.n	800206e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800205c:	f7fe ff5c 	bl	8000f18 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	2b02      	cmp	r3, #2
 8002068:	d901      	bls.n	800206e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e093      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800206e:	4b29      	ldr	r3, [pc, #164]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1f0      	bne.n	800205c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	69da      	ldr	r2, [r3, #28]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a1b      	ldr	r3, [r3, #32]
 8002082:	431a      	orrs	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002088:	019b      	lsls	r3, r3, #6
 800208a:	431a      	orrs	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002090:	085b      	lsrs	r3, r3, #1
 8002092:	3b01      	subs	r3, #1
 8002094:	041b      	lsls	r3, r3, #16
 8002096:	431a      	orrs	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800209c:	061b      	lsls	r3, r3, #24
 800209e:	431a      	orrs	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a4:	071b      	lsls	r3, r3, #28
 80020a6:	491b      	ldr	r1, [pc, #108]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 80020a8:	4313      	orrs	r3, r2
 80020aa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020ac:	4b1b      	ldr	r3, [pc, #108]	@ (800211c <HAL_RCC_OscConfig+0x4b4>)
 80020ae:	2201      	movs	r2, #1
 80020b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b2:	f7fe ff31 	bl	8000f18 <HAL_GetTick>
 80020b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020b8:	e008      	b.n	80020cc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ba:	f7fe ff2d 	bl	8000f18 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e064      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020cc:	4b11      	ldr	r3, [pc, #68]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d0f0      	beq.n	80020ba <HAL_RCC_OscConfig+0x452>
 80020d8:	e05c      	b.n	8002194 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020da:	4b10      	ldr	r3, [pc, #64]	@ (800211c <HAL_RCC_OscConfig+0x4b4>)
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e0:	f7fe ff1a 	bl	8000f18 <HAL_GetTick>
 80020e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020e6:	e008      	b.n	80020fa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e8:	f7fe ff16 	bl	8000f18 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e04d      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020fa:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <HAL_RCC_OscConfig+0x4ac>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1f0      	bne.n	80020e8 <HAL_RCC_OscConfig+0x480>
 8002106:	e045      	b.n	8002194 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	2b01      	cmp	r3, #1
 800210e:	d107      	bne.n	8002120 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e040      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
 8002114:	40023800 	.word	0x40023800
 8002118:	40007000 	.word	0x40007000
 800211c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002120:	4b1f      	ldr	r3, [pc, #124]	@ (80021a0 <HAL_RCC_OscConfig+0x538>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	699b      	ldr	r3, [r3, #24]
 800212a:	2b01      	cmp	r3, #1
 800212c:	d030      	beq.n	8002190 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002138:	429a      	cmp	r2, r3
 800213a:	d129      	bne.n	8002190 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002146:	429a      	cmp	r2, r3
 8002148:	d122      	bne.n	8002190 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002150:	4013      	ands	r3, r2
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002156:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002158:	4293      	cmp	r3, r2
 800215a:	d119      	bne.n	8002190 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002166:	085b      	lsrs	r3, r3, #1
 8002168:	3b01      	subs	r3, #1
 800216a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800216c:	429a      	cmp	r2, r3
 800216e:	d10f      	bne.n	8002190 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800217a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800217c:	429a      	cmp	r2, r3
 800217e:	d107      	bne.n	8002190 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800218c:	429a      	cmp	r2, r3
 800218e:	d001      	beq.n	8002194 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e000      	b.n	8002196 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3718      	adds	r7, #24
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40023800 	.word	0x40023800

080021a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e041      	b.n	800223a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d106      	bne.n	80021d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7fe fcc6 	bl	8000b5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2202      	movs	r2, #2
 80021d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	3304      	adds	r3, #4
 80021e0:	4619      	mov	r1, r3
 80021e2:	4610      	mov	r0, r2
 80021e4:	f000 fad8 	bl	8002798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2201      	movs	r2, #1
 8002214:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2201      	movs	r2, #1
 8002224:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2201      	movs	r2, #1
 800222c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b082      	sub	sp, #8
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e041      	b.n	80022d8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800225a:	b2db      	uxtb	r3, r3
 800225c:	2b00      	cmp	r3, #0
 800225e:	d106      	bne.n	800226e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f000 f839 	bl	80022e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2202      	movs	r2, #2
 8002272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	3304      	adds	r3, #4
 800227e:	4619      	mov	r1, r3
 8002280:	4610      	mov	r0, r2
 8002282:	f000 fa89 	bl	8002798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2201      	movs	r2, #1
 800228a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2201      	movs	r2, #1
 8002292:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2201      	movs	r2, #1
 800229a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2201      	movs	r2, #1
 80022a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2201      	movs	r2, #1
 80022aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2201      	movs	r2, #1
 80022b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2201      	movs	r2, #1
 80022ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2201      	movs	r2, #1
 80022c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2201      	movs	r2, #1
 80022ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2201      	movs	r2, #1
 80022d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3708      	adds	r7, #8
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d109      	bne.n	8002318 <HAL_TIM_PWM_Start+0x24>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800230a:	b2db      	uxtb	r3, r3
 800230c:	2b01      	cmp	r3, #1
 800230e:	bf14      	ite	ne
 8002310:	2301      	movne	r3, #1
 8002312:	2300      	moveq	r3, #0
 8002314:	b2db      	uxtb	r3, r3
 8002316:	e022      	b.n	800235e <HAL_TIM_PWM_Start+0x6a>
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	2b04      	cmp	r3, #4
 800231c:	d109      	bne.n	8002332 <HAL_TIM_PWM_Start+0x3e>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b01      	cmp	r3, #1
 8002328:	bf14      	ite	ne
 800232a:	2301      	movne	r3, #1
 800232c:	2300      	moveq	r3, #0
 800232e:	b2db      	uxtb	r3, r3
 8002330:	e015      	b.n	800235e <HAL_TIM_PWM_Start+0x6a>
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	2b08      	cmp	r3, #8
 8002336:	d109      	bne.n	800234c <HAL_TIM_PWM_Start+0x58>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800233e:	b2db      	uxtb	r3, r3
 8002340:	2b01      	cmp	r3, #1
 8002342:	bf14      	ite	ne
 8002344:	2301      	movne	r3, #1
 8002346:	2300      	moveq	r3, #0
 8002348:	b2db      	uxtb	r3, r3
 800234a:	e008      	b.n	800235e <HAL_TIM_PWM_Start+0x6a>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002352:	b2db      	uxtb	r3, r3
 8002354:	2b01      	cmp	r3, #1
 8002356:	bf14      	ite	ne
 8002358:	2301      	movne	r3, #1
 800235a:	2300      	moveq	r3, #0
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e07c      	b.n	8002460 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d104      	bne.n	8002376 <HAL_TIM_PWM_Start+0x82>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2202      	movs	r2, #2
 8002370:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002374:	e013      	b.n	800239e <HAL_TIM_PWM_Start+0xaa>
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	2b04      	cmp	r3, #4
 800237a:	d104      	bne.n	8002386 <HAL_TIM_PWM_Start+0x92>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2202      	movs	r2, #2
 8002380:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002384:	e00b      	b.n	800239e <HAL_TIM_PWM_Start+0xaa>
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	2b08      	cmp	r3, #8
 800238a:	d104      	bne.n	8002396 <HAL_TIM_PWM_Start+0xa2>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2202      	movs	r2, #2
 8002390:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002394:	e003      	b.n	800239e <HAL_TIM_PWM_Start+0xaa>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2202      	movs	r2, #2
 800239a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2201      	movs	r2, #1
 80023a4:	6839      	ldr	r1, [r7, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f000 fce6 	bl	8002d78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a2d      	ldr	r2, [pc, #180]	@ (8002468 <HAL_TIM_PWM_Start+0x174>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d004      	beq.n	80023c0 <HAL_TIM_PWM_Start+0xcc>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a2c      	ldr	r2, [pc, #176]	@ (800246c <HAL_TIM_PWM_Start+0x178>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d101      	bne.n	80023c4 <HAL_TIM_PWM_Start+0xd0>
 80023c0:	2301      	movs	r3, #1
 80023c2:	e000      	b.n	80023c6 <HAL_TIM_PWM_Start+0xd2>
 80023c4:	2300      	movs	r3, #0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d007      	beq.n	80023da <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80023d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a22      	ldr	r2, [pc, #136]	@ (8002468 <HAL_TIM_PWM_Start+0x174>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d022      	beq.n	800242a <HAL_TIM_PWM_Start+0x136>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023ec:	d01d      	beq.n	800242a <HAL_TIM_PWM_Start+0x136>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002470 <HAL_TIM_PWM_Start+0x17c>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d018      	beq.n	800242a <HAL_TIM_PWM_Start+0x136>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002474 <HAL_TIM_PWM_Start+0x180>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d013      	beq.n	800242a <HAL_TIM_PWM_Start+0x136>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a1c      	ldr	r2, [pc, #112]	@ (8002478 <HAL_TIM_PWM_Start+0x184>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d00e      	beq.n	800242a <HAL_TIM_PWM_Start+0x136>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a16      	ldr	r2, [pc, #88]	@ (800246c <HAL_TIM_PWM_Start+0x178>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d009      	beq.n	800242a <HAL_TIM_PWM_Start+0x136>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a18      	ldr	r2, [pc, #96]	@ (800247c <HAL_TIM_PWM_Start+0x188>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d004      	beq.n	800242a <HAL_TIM_PWM_Start+0x136>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a16      	ldr	r2, [pc, #88]	@ (8002480 <HAL_TIM_PWM_Start+0x18c>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d111      	bne.n	800244e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f003 0307 	and.w	r3, r3, #7
 8002434:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2b06      	cmp	r3, #6
 800243a:	d010      	beq.n	800245e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f042 0201 	orr.w	r2, r2, #1
 800244a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800244c:	e007      	b.n	800245e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f042 0201 	orr.w	r2, r2, #1
 800245c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40010000 	.word	0x40010000
 800246c:	40010400 	.word	0x40010400
 8002470:	40000400 	.word	0x40000400
 8002474:	40000800 	.word	0x40000800
 8002478:	40000c00 	.word	0x40000c00
 800247c:	40014000 	.word	0x40014000
 8002480:	40001800 	.word	0x40001800

08002484 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002490:	2300      	movs	r3, #0
 8002492:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800249a:	2b01      	cmp	r3, #1
 800249c:	d101      	bne.n	80024a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800249e:	2302      	movs	r3, #2
 80024a0:	e0ae      	b.n	8002600 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b0c      	cmp	r3, #12
 80024ae:	f200 809f 	bhi.w	80025f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80024b2:	a201      	add	r2, pc, #4	@ (adr r2, 80024b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80024b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024b8:	080024ed 	.word	0x080024ed
 80024bc:	080025f1 	.word	0x080025f1
 80024c0:	080025f1 	.word	0x080025f1
 80024c4:	080025f1 	.word	0x080025f1
 80024c8:	0800252d 	.word	0x0800252d
 80024cc:	080025f1 	.word	0x080025f1
 80024d0:	080025f1 	.word	0x080025f1
 80024d4:	080025f1 	.word	0x080025f1
 80024d8:	0800256f 	.word	0x0800256f
 80024dc:	080025f1 	.word	0x080025f1
 80024e0:	080025f1 	.word	0x080025f1
 80024e4:	080025f1 	.word	0x080025f1
 80024e8:	080025af 	.word	0x080025af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	68b9      	ldr	r1, [r7, #8]
 80024f2:	4618      	mov	r0, r3
 80024f4:	f000 f9f6 	bl	80028e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	699a      	ldr	r2, [r3, #24]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f042 0208 	orr.w	r2, r2, #8
 8002506:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	699a      	ldr	r2, [r3, #24]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f022 0204 	bic.w	r2, r2, #4
 8002516:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6999      	ldr	r1, [r3, #24]
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	691a      	ldr	r2, [r3, #16]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	430a      	orrs	r2, r1
 8002528:	619a      	str	r2, [r3, #24]
      break;
 800252a:	e064      	b.n	80025f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	68b9      	ldr	r1, [r7, #8]
 8002532:	4618      	mov	r0, r3
 8002534:	f000 fa46 	bl	80029c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	699a      	ldr	r2, [r3, #24]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002546:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	699a      	ldr	r2, [r3, #24]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002556:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6999      	ldr	r1, [r3, #24]
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	021a      	lsls	r2, r3, #8
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	430a      	orrs	r2, r1
 800256a:	619a      	str	r2, [r3, #24]
      break;
 800256c:	e043      	b.n	80025f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	68b9      	ldr	r1, [r7, #8]
 8002574:	4618      	mov	r0, r3
 8002576:	f000 fa9b 	bl	8002ab0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	69da      	ldr	r2, [r3, #28]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f042 0208 	orr.w	r2, r2, #8
 8002588:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	69da      	ldr	r2, [r3, #28]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 0204 	bic.w	r2, r2, #4
 8002598:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	69d9      	ldr	r1, [r3, #28]
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	691a      	ldr	r2, [r3, #16]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	430a      	orrs	r2, r1
 80025aa:	61da      	str	r2, [r3, #28]
      break;
 80025ac:	e023      	b.n	80025f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	68b9      	ldr	r1, [r7, #8]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f000 faef 	bl	8002b98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	69da      	ldr	r2, [r3, #28]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	69da      	ldr	r2, [r3, #28]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	69d9      	ldr	r1, [r3, #28]
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	021a      	lsls	r2, r3, #8
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	430a      	orrs	r2, r1
 80025ec:	61da      	str	r2, [r3, #28]
      break;
 80025ee:	e002      	b.n	80025f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	75fb      	strb	r3, [r7, #23]
      break;
 80025f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80025fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002600:	4618      	mov	r0, r3
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002612:	2300      	movs	r3, #0
 8002614:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800261c:	2b01      	cmp	r3, #1
 800261e:	d101      	bne.n	8002624 <HAL_TIM_ConfigClockSource+0x1c>
 8002620:	2302      	movs	r3, #2
 8002622:	e0b4      	b.n	800278e <HAL_TIM_ConfigClockSource+0x186>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2202      	movs	r2, #2
 8002630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002642:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800264a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68ba      	ldr	r2, [r7, #8]
 8002652:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800265c:	d03e      	beq.n	80026dc <HAL_TIM_ConfigClockSource+0xd4>
 800265e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002662:	f200 8087 	bhi.w	8002774 <HAL_TIM_ConfigClockSource+0x16c>
 8002666:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800266a:	f000 8086 	beq.w	800277a <HAL_TIM_ConfigClockSource+0x172>
 800266e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002672:	d87f      	bhi.n	8002774 <HAL_TIM_ConfigClockSource+0x16c>
 8002674:	2b70      	cmp	r3, #112	@ 0x70
 8002676:	d01a      	beq.n	80026ae <HAL_TIM_ConfigClockSource+0xa6>
 8002678:	2b70      	cmp	r3, #112	@ 0x70
 800267a:	d87b      	bhi.n	8002774 <HAL_TIM_ConfigClockSource+0x16c>
 800267c:	2b60      	cmp	r3, #96	@ 0x60
 800267e:	d050      	beq.n	8002722 <HAL_TIM_ConfigClockSource+0x11a>
 8002680:	2b60      	cmp	r3, #96	@ 0x60
 8002682:	d877      	bhi.n	8002774 <HAL_TIM_ConfigClockSource+0x16c>
 8002684:	2b50      	cmp	r3, #80	@ 0x50
 8002686:	d03c      	beq.n	8002702 <HAL_TIM_ConfigClockSource+0xfa>
 8002688:	2b50      	cmp	r3, #80	@ 0x50
 800268a:	d873      	bhi.n	8002774 <HAL_TIM_ConfigClockSource+0x16c>
 800268c:	2b40      	cmp	r3, #64	@ 0x40
 800268e:	d058      	beq.n	8002742 <HAL_TIM_ConfigClockSource+0x13a>
 8002690:	2b40      	cmp	r3, #64	@ 0x40
 8002692:	d86f      	bhi.n	8002774 <HAL_TIM_ConfigClockSource+0x16c>
 8002694:	2b30      	cmp	r3, #48	@ 0x30
 8002696:	d064      	beq.n	8002762 <HAL_TIM_ConfigClockSource+0x15a>
 8002698:	2b30      	cmp	r3, #48	@ 0x30
 800269a:	d86b      	bhi.n	8002774 <HAL_TIM_ConfigClockSource+0x16c>
 800269c:	2b20      	cmp	r3, #32
 800269e:	d060      	beq.n	8002762 <HAL_TIM_ConfigClockSource+0x15a>
 80026a0:	2b20      	cmp	r3, #32
 80026a2:	d867      	bhi.n	8002774 <HAL_TIM_ConfigClockSource+0x16c>
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d05c      	beq.n	8002762 <HAL_TIM_ConfigClockSource+0x15a>
 80026a8:	2b10      	cmp	r3, #16
 80026aa:	d05a      	beq.n	8002762 <HAL_TIM_ConfigClockSource+0x15a>
 80026ac:	e062      	b.n	8002774 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026be:	f000 fb3b 	bl	8002d38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80026d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68ba      	ldr	r2, [r7, #8]
 80026d8:	609a      	str	r2, [r3, #8]
      break;
 80026da:	e04f      	b.n	800277c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026ec:	f000 fb24 	bl	8002d38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689a      	ldr	r2, [r3, #8]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026fe:	609a      	str	r2, [r3, #8]
      break;
 8002700:	e03c      	b.n	800277c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800270e:	461a      	mov	r2, r3
 8002710:	f000 fa98 	bl	8002c44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2150      	movs	r1, #80	@ 0x50
 800271a:	4618      	mov	r0, r3
 800271c:	f000 faf1 	bl	8002d02 <TIM_ITRx_SetConfig>
      break;
 8002720:	e02c      	b.n	800277c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800272e:	461a      	mov	r2, r3
 8002730:	f000 fab7 	bl	8002ca2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2160      	movs	r1, #96	@ 0x60
 800273a:	4618      	mov	r0, r3
 800273c:	f000 fae1 	bl	8002d02 <TIM_ITRx_SetConfig>
      break;
 8002740:	e01c      	b.n	800277c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800274e:	461a      	mov	r2, r3
 8002750:	f000 fa78 	bl	8002c44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2140      	movs	r1, #64	@ 0x40
 800275a:	4618      	mov	r0, r3
 800275c:	f000 fad1 	bl	8002d02 <TIM_ITRx_SetConfig>
      break;
 8002760:	e00c      	b.n	800277c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4619      	mov	r1, r3
 800276c:	4610      	mov	r0, r2
 800276e:	f000 fac8 	bl	8002d02 <TIM_ITRx_SetConfig>
      break;
 8002772:	e003      	b.n	800277c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	73fb      	strb	r3, [r7, #15]
      break;
 8002778:	e000      	b.n	800277c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800277a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800278c:	7bfb      	ldrb	r3, [r7, #15]
}
 800278e:	4618      	mov	r0, r3
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
	...

08002798 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	4a43      	ldr	r2, [pc, #268]	@ (80028b8 <TIM_Base_SetConfig+0x120>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d013      	beq.n	80027d8 <TIM_Base_SetConfig+0x40>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027b6:	d00f      	beq.n	80027d8 <TIM_Base_SetConfig+0x40>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	4a40      	ldr	r2, [pc, #256]	@ (80028bc <TIM_Base_SetConfig+0x124>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d00b      	beq.n	80027d8 <TIM_Base_SetConfig+0x40>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4a3f      	ldr	r2, [pc, #252]	@ (80028c0 <TIM_Base_SetConfig+0x128>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d007      	beq.n	80027d8 <TIM_Base_SetConfig+0x40>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4a3e      	ldr	r2, [pc, #248]	@ (80028c4 <TIM_Base_SetConfig+0x12c>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d003      	beq.n	80027d8 <TIM_Base_SetConfig+0x40>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4a3d      	ldr	r2, [pc, #244]	@ (80028c8 <TIM_Base_SetConfig+0x130>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d108      	bne.n	80027ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	68fa      	ldr	r2, [r7, #12]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a32      	ldr	r2, [pc, #200]	@ (80028b8 <TIM_Base_SetConfig+0x120>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d02b      	beq.n	800284a <TIM_Base_SetConfig+0xb2>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027f8:	d027      	beq.n	800284a <TIM_Base_SetConfig+0xb2>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a2f      	ldr	r2, [pc, #188]	@ (80028bc <TIM_Base_SetConfig+0x124>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d023      	beq.n	800284a <TIM_Base_SetConfig+0xb2>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a2e      	ldr	r2, [pc, #184]	@ (80028c0 <TIM_Base_SetConfig+0x128>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d01f      	beq.n	800284a <TIM_Base_SetConfig+0xb2>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a2d      	ldr	r2, [pc, #180]	@ (80028c4 <TIM_Base_SetConfig+0x12c>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d01b      	beq.n	800284a <TIM_Base_SetConfig+0xb2>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a2c      	ldr	r2, [pc, #176]	@ (80028c8 <TIM_Base_SetConfig+0x130>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d017      	beq.n	800284a <TIM_Base_SetConfig+0xb2>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a2b      	ldr	r2, [pc, #172]	@ (80028cc <TIM_Base_SetConfig+0x134>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d013      	beq.n	800284a <TIM_Base_SetConfig+0xb2>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a2a      	ldr	r2, [pc, #168]	@ (80028d0 <TIM_Base_SetConfig+0x138>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d00f      	beq.n	800284a <TIM_Base_SetConfig+0xb2>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a29      	ldr	r2, [pc, #164]	@ (80028d4 <TIM_Base_SetConfig+0x13c>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d00b      	beq.n	800284a <TIM_Base_SetConfig+0xb2>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a28      	ldr	r2, [pc, #160]	@ (80028d8 <TIM_Base_SetConfig+0x140>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d007      	beq.n	800284a <TIM_Base_SetConfig+0xb2>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a27      	ldr	r2, [pc, #156]	@ (80028dc <TIM_Base_SetConfig+0x144>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d003      	beq.n	800284a <TIM_Base_SetConfig+0xb2>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a26      	ldr	r2, [pc, #152]	@ (80028e0 <TIM_Base_SetConfig+0x148>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d108      	bne.n	800285c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002850:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	68fa      	ldr	r2, [r7, #12]
 8002858:	4313      	orrs	r3, r2
 800285a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	4313      	orrs	r3, r2
 8002868:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a0e      	ldr	r2, [pc, #56]	@ (80028b8 <TIM_Base_SetConfig+0x120>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d003      	beq.n	800288a <TIM_Base_SetConfig+0xf2>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a10      	ldr	r2, [pc, #64]	@ (80028c8 <TIM_Base_SetConfig+0x130>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d103      	bne.n	8002892 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	691a      	ldr	r2, [r3, #16]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f043 0204 	orr.w	r2, r3, #4
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2201      	movs	r2, #1
 80028a2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	601a      	str	r2, [r3, #0]
}
 80028aa:	bf00      	nop
 80028ac:	3714      	adds	r7, #20
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	40010000 	.word	0x40010000
 80028bc:	40000400 	.word	0x40000400
 80028c0:	40000800 	.word	0x40000800
 80028c4:	40000c00 	.word	0x40000c00
 80028c8:	40010400 	.word	0x40010400
 80028cc:	40014000 	.word	0x40014000
 80028d0:	40014400 	.word	0x40014400
 80028d4:	40014800 	.word	0x40014800
 80028d8:	40001800 	.word	0x40001800
 80028dc:	40001c00 	.word	0x40001c00
 80028e0:	40002000 	.word	0x40002000

080028e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b087      	sub	sp, #28
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	f023 0201 	bic.w	r2, r3, #1
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f023 0303 	bic.w	r3, r3, #3
 800291a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68fa      	ldr	r2, [r7, #12]
 8002922:	4313      	orrs	r3, r2
 8002924:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	f023 0302 	bic.w	r3, r3, #2
 800292c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	697a      	ldr	r2, [r7, #20]
 8002934:	4313      	orrs	r3, r2
 8002936:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4a20      	ldr	r2, [pc, #128]	@ (80029bc <TIM_OC1_SetConfig+0xd8>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d003      	beq.n	8002948 <TIM_OC1_SetConfig+0x64>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a1f      	ldr	r2, [pc, #124]	@ (80029c0 <TIM_OC1_SetConfig+0xdc>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d10c      	bne.n	8002962 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	f023 0308 	bic.w	r3, r3, #8
 800294e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	697a      	ldr	r2, [r7, #20]
 8002956:	4313      	orrs	r3, r2
 8002958:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	f023 0304 	bic.w	r3, r3, #4
 8002960:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a15      	ldr	r2, [pc, #84]	@ (80029bc <TIM_OC1_SetConfig+0xd8>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d003      	beq.n	8002972 <TIM_OC1_SetConfig+0x8e>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a14      	ldr	r2, [pc, #80]	@ (80029c0 <TIM_OC1_SetConfig+0xdc>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d111      	bne.n	8002996 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002978:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002980:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	695b      	ldr	r3, [r3, #20]
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	4313      	orrs	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	4313      	orrs	r3, r2
 8002994:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	693a      	ldr	r2, [r7, #16]
 800299a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685a      	ldr	r2, [r3, #4]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	697a      	ldr	r2, [r7, #20]
 80029ae:	621a      	str	r2, [r3, #32]
}
 80029b0:	bf00      	nop
 80029b2:	371c      	adds	r7, #28
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr
 80029bc:	40010000 	.word	0x40010000
 80029c0:	40010400 	.word	0x40010400

080029c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b087      	sub	sp, #28
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a1b      	ldr	r3, [r3, #32]
 80029d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	f023 0210 	bic.w	r2, r3, #16
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80029f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	021b      	lsls	r3, r3, #8
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	f023 0320 	bic.w	r3, r3, #32
 8002a0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a22      	ldr	r2, [pc, #136]	@ (8002aa8 <TIM_OC2_SetConfig+0xe4>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d003      	beq.n	8002a2c <TIM_OC2_SetConfig+0x68>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4a21      	ldr	r2, [pc, #132]	@ (8002aac <TIM_OC2_SetConfig+0xe8>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d10d      	bne.n	8002a48 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	011b      	lsls	r3, r3, #4
 8002a3a:	697a      	ldr	r2, [r7, #20]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4a17      	ldr	r2, [pc, #92]	@ (8002aa8 <TIM_OC2_SetConfig+0xe4>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d003      	beq.n	8002a58 <TIM_OC2_SetConfig+0x94>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	4a16      	ldr	r2, [pc, #88]	@ (8002aac <TIM_OC2_SetConfig+0xe8>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d113      	bne.n	8002a80 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002a5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002a66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	695b      	ldr	r3, [r3, #20]
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	693a      	ldr	r2, [r7, #16]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	68fa      	ldr	r2, [r7, #12]
 8002a8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685a      	ldr	r2, [r3, #4]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	697a      	ldr	r2, [r7, #20]
 8002a98:	621a      	str	r2, [r3, #32]
}
 8002a9a:	bf00      	nop
 8002a9c:	371c      	adds	r7, #28
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	40010000 	.word	0x40010000
 8002aac:	40010400 	.word	0x40010400

08002ab0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b087      	sub	sp, #28
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a1b      	ldr	r3, [r3, #32]
 8002abe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f023 0303 	bic.w	r3, r3, #3
 8002ae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002af8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	021b      	lsls	r3, r3, #8
 8002b00:	697a      	ldr	r2, [r7, #20]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a21      	ldr	r2, [pc, #132]	@ (8002b90 <TIM_OC3_SetConfig+0xe0>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d003      	beq.n	8002b16 <TIM_OC3_SetConfig+0x66>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a20      	ldr	r2, [pc, #128]	@ (8002b94 <TIM_OC3_SetConfig+0xe4>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d10d      	bne.n	8002b32 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002b1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	021b      	lsls	r3, r3, #8
 8002b24:	697a      	ldr	r2, [r7, #20]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002b30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a16      	ldr	r2, [pc, #88]	@ (8002b90 <TIM_OC3_SetConfig+0xe0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d003      	beq.n	8002b42 <TIM_OC3_SetConfig+0x92>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a15      	ldr	r2, [pc, #84]	@ (8002b94 <TIM_OC3_SetConfig+0xe4>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d113      	bne.n	8002b6a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	011b      	lsls	r3, r3, #4
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	011b      	lsls	r3, r3, #4
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	693a      	ldr	r2, [r7, #16]
 8002b6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	621a      	str	r2, [r3, #32]
}
 8002b84:	bf00      	nop
 8002b86:	371c      	adds	r7, #28
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr
 8002b90:	40010000 	.word	0x40010000
 8002b94:	40010400 	.word	0x40010400

08002b98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b087      	sub	sp, #28
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a1b      	ldr	r3, [r3, #32]
 8002ba6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	021b      	lsls	r3, r3, #8
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002be2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	031b      	lsls	r3, r3, #12
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a12      	ldr	r2, [pc, #72]	@ (8002c3c <TIM_OC4_SetConfig+0xa4>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d003      	beq.n	8002c00 <TIM_OC4_SetConfig+0x68>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a11      	ldr	r2, [pc, #68]	@ (8002c40 <TIM_OC4_SetConfig+0xa8>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d109      	bne.n	8002c14 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	695b      	ldr	r3, [r3, #20]
 8002c0c:	019b      	lsls	r3, r3, #6
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	697a      	ldr	r2, [r7, #20]
 8002c18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685a      	ldr	r2, [r3, #4]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	621a      	str	r2, [r3, #32]
}
 8002c2e:	bf00      	nop
 8002c30:	371c      	adds	r7, #28
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	40010000 	.word	0x40010000
 8002c40:	40010400 	.word	0x40010400

08002c44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b087      	sub	sp, #28
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6a1b      	ldr	r3, [r3, #32]
 8002c54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6a1b      	ldr	r3, [r3, #32]
 8002c5a:	f023 0201 	bic.w	r2, r3, #1
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	011b      	lsls	r3, r3, #4
 8002c74:	693a      	ldr	r2, [r7, #16]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f023 030a 	bic.w	r3, r3, #10
 8002c80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	621a      	str	r2, [r3, #32]
}
 8002c96:	bf00      	nop
 8002c98:	371c      	adds	r7, #28
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr

08002ca2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	b087      	sub	sp, #28
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	60f8      	str	r0, [r7, #12]
 8002caa:	60b9      	str	r1, [r7, #8]
 8002cac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	f023 0210 	bic.w	r2, r3, #16
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002ccc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	031b      	lsls	r3, r3, #12
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002cde:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	011b      	lsls	r3, r3, #4
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	693a      	ldr	r2, [r7, #16]
 8002cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	697a      	ldr	r2, [r7, #20]
 8002cf4:	621a      	str	r2, [r3, #32]
}
 8002cf6:	bf00      	nop
 8002cf8:	371c      	adds	r7, #28
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b085      	sub	sp, #20
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
 8002d0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	f043 0307 	orr.w	r3, r3, #7
 8002d24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	609a      	str	r2, [r3, #8]
}
 8002d2c:	bf00      	nop
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b087      	sub	sp, #28
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	607a      	str	r2, [r7, #4]
 8002d44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	021a      	lsls	r2, r3, #8
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	697a      	ldr	r2, [r7, #20]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	697a      	ldr	r2, [r7, #20]
 8002d6a:	609a      	str	r2, [r3, #8]
}
 8002d6c:	bf00      	nop
 8002d6e:	371c      	adds	r7, #28
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr

08002d78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b087      	sub	sp, #28
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	f003 031f 	and.w	r3, r3, #31
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6a1a      	ldr	r2, [r3, #32]
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6a1a      	ldr	r2, [r3, #32]
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	f003 031f 	and.w	r3, r3, #31
 8002daa:	6879      	ldr	r1, [r7, #4]
 8002dac:	fa01 f303 	lsl.w	r3, r1, r3
 8002db0:	431a      	orrs	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	621a      	str	r2, [r3, #32]
}
 8002db6:	bf00      	nop
 8002db8:	371c      	adds	r7, #28
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
	...

08002dc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d101      	bne.n	8002ddc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002dd8:	2302      	movs	r3, #2
 8002dda:	e05a      	b.n	8002e92 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2202      	movs	r2, #2
 8002de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68fa      	ldr	r2, [r7, #12]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68fa      	ldr	r2, [r7, #12]
 8002e14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a21      	ldr	r2, [pc, #132]	@ (8002ea0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d022      	beq.n	8002e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e28:	d01d      	beq.n	8002e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d018      	beq.n	8002e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a1b      	ldr	r2, [pc, #108]	@ (8002ea8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d013      	beq.n	8002e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a1a      	ldr	r2, [pc, #104]	@ (8002eac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d00e      	beq.n	8002e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a18      	ldr	r2, [pc, #96]	@ (8002eb0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d009      	beq.n	8002e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a17      	ldr	r2, [pc, #92]	@ (8002eb4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d004      	beq.n	8002e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a15      	ldr	r2, [pc, #84]	@ (8002eb8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d10c      	bne.n	8002e80 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	68ba      	ldr	r2, [r7, #8]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	68ba      	ldr	r2, [r7, #8]
 8002e7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3714      	adds	r7, #20
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	40010000 	.word	0x40010000
 8002ea4:	40000400 	.word	0x40000400
 8002ea8:	40000800 	.word	0x40000800
 8002eac:	40000c00 	.word	0x40000c00
 8002eb0:	40010400 	.word	0x40010400
 8002eb4:	40014000 	.word	0x40014000
 8002eb8:	40001800 	.word	0x40001800

08002ebc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e042      	b.n	8002f54 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d106      	bne.n	8002ee8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7fd feb6 	bl	8000c54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2224      	movs	r2, #36	@ 0x24
 8002eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68da      	ldr	r2, [r3, #12]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002efe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 fdd3 	bl	8003aac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	691a      	ldr	r2, [r3, #16]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	695a      	ldr	r2, [r3, #20]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68da      	ldr	r2, [r3, #12]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2220      	movs	r2, #32
 8002f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2220      	movs	r2, #32
 8002f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002f52:	2300      	movs	r3, #0
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3708      	adds	r7, #8
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b08a      	sub	sp, #40	@ 0x28
 8002f60:	af02      	add	r7, sp, #8
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	603b      	str	r3, [r7, #0]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	2b20      	cmp	r3, #32
 8002f7a:	d175      	bne.n	8003068 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d002      	beq.n	8002f88 <HAL_UART_Transmit+0x2c>
 8002f82:	88fb      	ldrh	r3, [r7, #6]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d101      	bne.n	8002f8c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e06e      	b.n	800306a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2221      	movs	r2, #33	@ 0x21
 8002f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f9a:	f7fd ffbd 	bl	8000f18 <HAL_GetTick>
 8002f9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	88fa      	ldrh	r2, [r7, #6]
 8002fa4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	88fa      	ldrh	r2, [r7, #6]
 8002faa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fb4:	d108      	bne.n	8002fc8 <HAL_UART_Transmit+0x6c>
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d104      	bne.n	8002fc8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	61bb      	str	r3, [r7, #24]
 8002fc6:	e003      	b.n	8002fd0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002fd0:	e02e      	b.n	8003030 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	9300      	str	r3, [sp, #0]
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	2180      	movs	r1, #128	@ 0x80
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f000 fb37 	bl	8003650 <UART_WaitOnFlagUntilTimeout>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d005      	beq.n	8002ff4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2220      	movs	r2, #32
 8002fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e03a      	b.n	800306a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d10b      	bne.n	8003012 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	881b      	ldrh	r3, [r3, #0]
 8002ffe:	461a      	mov	r2, r3
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003008:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800300a:	69bb      	ldr	r3, [r7, #24]
 800300c:	3302      	adds	r3, #2
 800300e:	61bb      	str	r3, [r7, #24]
 8003010:	e007      	b.n	8003022 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	781a      	ldrb	r2, [r3, #0]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	3301      	adds	r3, #1
 8003020:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003026:	b29b      	uxth	r3, r3
 8003028:	3b01      	subs	r3, #1
 800302a:	b29a      	uxth	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003034:	b29b      	uxth	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d1cb      	bne.n	8002fd2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	2200      	movs	r2, #0
 8003042:	2140      	movs	r1, #64	@ 0x40
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 fb03 	bl	8003650 <UART_WaitOnFlagUntilTimeout>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d005      	beq.n	800305c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2220      	movs	r2, #32
 8003054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e006      	b.n	800306a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2220      	movs	r2, #32
 8003060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003064:	2300      	movs	r3, #0
 8003066:	e000      	b.n	800306a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003068:	2302      	movs	r3, #2
  }
}
 800306a:	4618      	mov	r0, r3
 800306c:	3720      	adds	r7, #32
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b084      	sub	sp, #16
 8003076:	af00      	add	r7, sp, #0
 8003078:	60f8      	str	r0, [r7, #12]
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	4613      	mov	r3, r2
 800307e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b20      	cmp	r3, #32
 800308a:	d112      	bne.n	80030b2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d002      	beq.n	8003098 <HAL_UART_Receive_IT+0x26>
 8003092:	88fb      	ldrh	r3, [r7, #6]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d101      	bne.n	800309c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e00b      	b.n	80030b4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80030a2:	88fb      	ldrh	r3, [r7, #6]
 80030a4:	461a      	mov	r2, r3
 80030a6:	68b9      	ldr	r1, [r7, #8]
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f000 fb2a 	bl	8003702 <UART_Start_Receive_IT>
 80030ae:	4603      	mov	r3, r0
 80030b0:	e000      	b.n	80030b4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80030b2:	2302      	movs	r3, #2
  }
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3710      	adds	r7, #16
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b0ba      	sub	sp, #232	@ 0xe8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80030e2:	2300      	movs	r3, #0
 80030e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80030e8:	2300      	movs	r3, #0
 80030ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80030ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030f2:	f003 030f 	and.w	r3, r3, #15
 80030f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80030fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10f      	bne.n	8003122 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003106:	f003 0320 	and.w	r3, r3, #32
 800310a:	2b00      	cmp	r3, #0
 800310c:	d009      	beq.n	8003122 <HAL_UART_IRQHandler+0x66>
 800310e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003112:	f003 0320 	and.w	r3, r3, #32
 8003116:	2b00      	cmp	r3, #0
 8003118:	d003      	beq.n	8003122 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f000 fc07 	bl	800392e <UART_Receive_IT>
      return;
 8003120:	e273      	b.n	800360a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003122:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003126:	2b00      	cmp	r3, #0
 8003128:	f000 80de 	beq.w	80032e8 <HAL_UART_IRQHandler+0x22c>
 800312c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003130:	f003 0301 	and.w	r3, r3, #1
 8003134:	2b00      	cmp	r3, #0
 8003136:	d106      	bne.n	8003146 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003138:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800313c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003140:	2b00      	cmp	r3, #0
 8003142:	f000 80d1 	beq.w	80032e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00b      	beq.n	800316a <HAL_UART_IRQHandler+0xae>
 8003152:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800315a:	2b00      	cmp	r3, #0
 800315c:	d005      	beq.n	800316a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003162:	f043 0201 	orr.w	r2, r3, #1
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800316a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00b      	beq.n	800318e <HAL_UART_IRQHandler+0xd2>
 8003176:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	2b00      	cmp	r3, #0
 8003180:	d005      	beq.n	800318e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003186:	f043 0202 	orr.w	r2, r3, #2
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800318e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00b      	beq.n	80031b2 <HAL_UART_IRQHandler+0xf6>
 800319a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d005      	beq.n	80031b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031aa:	f043 0204 	orr.w	r2, r3, #4
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80031b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031b6:	f003 0308 	and.w	r3, r3, #8
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d011      	beq.n	80031e2 <HAL_UART_IRQHandler+0x126>
 80031be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031c2:	f003 0320 	and.w	r3, r3, #32
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d105      	bne.n	80031d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80031ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d005      	beq.n	80031e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031da:	f043 0208 	orr.w	r2, r3, #8
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	f000 820a 	beq.w	8003600 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031f0:	f003 0320 	and.w	r3, r3, #32
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d008      	beq.n	800320a <HAL_UART_IRQHandler+0x14e>
 80031f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031fc:	f003 0320 	and.w	r3, r3, #32
 8003200:	2b00      	cmp	r3, #0
 8003202:	d002      	beq.n	800320a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 fb92 	bl	800392e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	695b      	ldr	r3, [r3, #20]
 8003210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003214:	2b40      	cmp	r3, #64	@ 0x40
 8003216:	bf0c      	ite	eq
 8003218:	2301      	moveq	r3, #1
 800321a:	2300      	movne	r3, #0
 800321c:	b2db      	uxtb	r3, r3
 800321e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003226:	f003 0308 	and.w	r3, r3, #8
 800322a:	2b00      	cmp	r3, #0
 800322c:	d103      	bne.n	8003236 <HAL_UART_IRQHandler+0x17a>
 800322e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003232:	2b00      	cmp	r3, #0
 8003234:	d04f      	beq.n	80032d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 fa9d 	bl	8003776 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003246:	2b40      	cmp	r3, #64	@ 0x40
 8003248:	d141      	bne.n	80032ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	3314      	adds	r3, #20
 8003250:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003254:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003258:	e853 3f00 	ldrex	r3, [r3]
 800325c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003260:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003264:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003268:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	3314      	adds	r3, #20
 8003272:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003276:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800327a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800327e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003282:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003286:	e841 2300 	strex	r3, r2, [r1]
 800328a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800328e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1d9      	bne.n	800324a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800329a:	2b00      	cmp	r3, #0
 800329c:	d013      	beq.n	80032c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a2:	4a8a      	ldr	r2, [pc, #552]	@ (80034cc <HAL_UART_IRQHandler+0x410>)
 80032a4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7fd ffc1 	bl	8001232 <HAL_DMA_Abort_IT>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d016      	beq.n	80032e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80032c0:	4610      	mov	r0, r2
 80032c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032c4:	e00e      	b.n	80032e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f000 f9ac 	bl	8003624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032cc:	e00a      	b.n	80032e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 f9a8 	bl	8003624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032d4:	e006      	b.n	80032e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 f9a4 	bl	8003624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80032e2:	e18d      	b.n	8003600 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e4:	bf00      	nop
    return;
 80032e6:	e18b      	b.n	8003600 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	f040 8167 	bne.w	80035c0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80032f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032f6:	f003 0310 	and.w	r3, r3, #16
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	f000 8160 	beq.w	80035c0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003304:	f003 0310 	and.w	r3, r3, #16
 8003308:	2b00      	cmp	r3, #0
 800330a:	f000 8159 	beq.w	80035c0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800330e:	2300      	movs	r3, #0
 8003310:	60bb      	str	r3, [r7, #8]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	60bb      	str	r3, [r7, #8]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	60bb      	str	r3, [r7, #8]
 8003322:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800332e:	2b40      	cmp	r3, #64	@ 0x40
 8003330:	f040 80ce 	bne.w	80034d0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003340:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003344:	2b00      	cmp	r3, #0
 8003346:	f000 80a9 	beq.w	800349c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800334e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003352:	429a      	cmp	r2, r3
 8003354:	f080 80a2 	bcs.w	800349c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800335e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003364:	69db      	ldr	r3, [r3, #28]
 8003366:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800336a:	f000 8088 	beq.w	800347e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	330c      	adds	r3, #12
 8003374:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003378:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800337c:	e853 3f00 	ldrex	r3, [r3]
 8003380:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003384:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003388:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800338c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	330c      	adds	r3, #12
 8003396:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800339a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800339e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80033a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80033aa:	e841 2300 	strex	r3, r2, [r1]
 80033ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80033b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1d9      	bne.n	800336e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	3314      	adds	r3, #20
 80033c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033c4:	e853 3f00 	ldrex	r3, [r3]
 80033c8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80033ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033cc:	f023 0301 	bic.w	r3, r3, #1
 80033d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	3314      	adds	r3, #20
 80033da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80033de:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80033e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80033e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80033ea:	e841 2300 	strex	r3, r2, [r1]
 80033ee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80033f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1e1      	bne.n	80033ba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	3314      	adds	r3, #20
 80033fc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003400:	e853 3f00 	ldrex	r3, [r3]
 8003404:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003406:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003408:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800340c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	3314      	adds	r3, #20
 8003416:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800341a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800341c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800341e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003420:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003422:	e841 2300 	strex	r3, r2, [r1]
 8003426:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003428:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1e3      	bne.n	80033f6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2220      	movs	r2, #32
 8003432:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	330c      	adds	r3, #12
 8003442:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003444:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003446:	e853 3f00 	ldrex	r3, [r3]
 800344a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800344c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800344e:	f023 0310 	bic.w	r3, r3, #16
 8003452:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	330c      	adds	r3, #12
 800345c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003460:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003462:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003464:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003466:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003468:	e841 2300 	strex	r3, r2, [r1]
 800346c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800346e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1e3      	bne.n	800343c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003478:	4618      	mov	r0, r3
 800347a:	f7fd fe6a 	bl	8001152 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2202      	movs	r2, #2
 8003482:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800348c:	b29b      	uxth	r3, r3
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	b29b      	uxth	r3, r3
 8003492:	4619      	mov	r1, r3
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f000 f8cf 	bl	8003638 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800349a:	e0b3      	b.n	8003604 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80034a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80034a4:	429a      	cmp	r2, r3
 80034a6:	f040 80ad 	bne.w	8003604 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034ae:	69db      	ldr	r3, [r3, #28]
 80034b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034b4:	f040 80a6 	bne.w	8003604 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2202      	movs	r2, #2
 80034bc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80034c2:	4619      	mov	r1, r3
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f000 f8b7 	bl	8003638 <HAL_UARTEx_RxEventCallback>
      return;
 80034ca:	e09b      	b.n	8003604 <HAL_UART_IRQHandler+0x548>
 80034cc:	0800383d 	.word	0x0800383d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034d8:	b29b      	uxth	r3, r3
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	f000 808e 	beq.w	8003608 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80034ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f000 8089 	beq.w	8003608 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	330c      	adds	r3, #12
 80034fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003500:	e853 3f00 	ldrex	r3, [r3]
 8003504:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003508:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800350c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	330c      	adds	r3, #12
 8003516:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800351a:	647a      	str	r2, [r7, #68]	@ 0x44
 800351c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800351e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003520:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003522:	e841 2300 	strex	r3, r2, [r1]
 8003526:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800352a:	2b00      	cmp	r3, #0
 800352c:	d1e3      	bne.n	80034f6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	3314      	adds	r3, #20
 8003534:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003538:	e853 3f00 	ldrex	r3, [r3]
 800353c:	623b      	str	r3, [r7, #32]
   return(result);
 800353e:	6a3b      	ldr	r3, [r7, #32]
 8003540:	f023 0301 	bic.w	r3, r3, #1
 8003544:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	3314      	adds	r3, #20
 800354e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003552:	633a      	str	r2, [r7, #48]	@ 0x30
 8003554:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003556:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003558:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800355a:	e841 2300 	strex	r3, r2, [r1]
 800355e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1e3      	bne.n	800352e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2220      	movs	r2, #32
 800356a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	330c      	adds	r3, #12
 800357a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	e853 3f00 	ldrex	r3, [r3]
 8003582:	60fb      	str	r3, [r7, #12]
   return(result);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f023 0310 	bic.w	r3, r3, #16
 800358a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	330c      	adds	r3, #12
 8003594:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003598:	61fa      	str	r2, [r7, #28]
 800359a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800359c:	69b9      	ldr	r1, [r7, #24]
 800359e:	69fa      	ldr	r2, [r7, #28]
 80035a0:	e841 2300 	strex	r3, r2, [r1]
 80035a4:	617b      	str	r3, [r7, #20]
   return(result);
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1e3      	bne.n	8003574 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2202      	movs	r2, #2
 80035b0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80035b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80035b6:	4619      	mov	r1, r3
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 f83d 	bl	8003638 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80035be:	e023      	b.n	8003608 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80035c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d009      	beq.n	80035e0 <HAL_UART_IRQHandler+0x524>
 80035cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d003      	beq.n	80035e0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f000 f940 	bl	800385e <UART_Transmit_IT>
    return;
 80035de:	e014      	b.n	800360a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80035e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00e      	beq.n	800360a <HAL_UART_IRQHandler+0x54e>
 80035ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d008      	beq.n	800360a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 f980 	bl	80038fe <UART_EndTransmit_IT>
    return;
 80035fe:	e004      	b.n	800360a <HAL_UART_IRQHandler+0x54e>
    return;
 8003600:	bf00      	nop
 8003602:	e002      	b.n	800360a <HAL_UART_IRQHandler+0x54e>
      return;
 8003604:	bf00      	nop
 8003606:	e000      	b.n	800360a <HAL_UART_IRQHandler+0x54e>
      return;
 8003608:	bf00      	nop
  }
}
 800360a:	37e8      	adds	r7, #232	@ 0xe8
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003618:	bf00      	nop
 800361a:	370c      	adds	r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800362c:	bf00      	nop
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	460b      	mov	r3, r1
 8003642:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	603b      	str	r3, [r7, #0]
 800365c:	4613      	mov	r3, r2
 800365e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003660:	e03b      	b.n	80036da <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003662:	6a3b      	ldr	r3, [r7, #32]
 8003664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003668:	d037      	beq.n	80036da <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800366a:	f7fd fc55 	bl	8000f18 <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	6a3a      	ldr	r2, [r7, #32]
 8003676:	429a      	cmp	r2, r3
 8003678:	d302      	bcc.n	8003680 <UART_WaitOnFlagUntilTimeout+0x30>
 800367a:	6a3b      	ldr	r3, [r7, #32]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d101      	bne.n	8003684 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e03a      	b.n	80036fa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	f003 0304 	and.w	r3, r3, #4
 800368e:	2b00      	cmp	r3, #0
 8003690:	d023      	beq.n	80036da <UART_WaitOnFlagUntilTimeout+0x8a>
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	2b80      	cmp	r3, #128	@ 0x80
 8003696:	d020      	beq.n	80036da <UART_WaitOnFlagUntilTimeout+0x8a>
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	2b40      	cmp	r3, #64	@ 0x40
 800369c:	d01d      	beq.n	80036da <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0308 	and.w	r3, r3, #8
 80036a8:	2b08      	cmp	r3, #8
 80036aa:	d116      	bne.n	80036da <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80036ac:	2300      	movs	r3, #0
 80036ae:	617b      	str	r3, [r7, #20]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	617b      	str	r3, [r7, #20]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	617b      	str	r3, [r7, #20]
 80036c0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f000 f857 	bl	8003776 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2208      	movs	r2, #8
 80036cc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e00f      	b.n	80036fa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	4013      	ands	r3, r2
 80036e4:	68ba      	ldr	r2, [r7, #8]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	bf0c      	ite	eq
 80036ea:	2301      	moveq	r3, #1
 80036ec:	2300      	movne	r3, #0
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	461a      	mov	r2, r3
 80036f2:	79fb      	ldrb	r3, [r7, #7]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d0b4      	beq.n	8003662 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3718      	adds	r7, #24
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003702:	b480      	push	{r7}
 8003704:	b085      	sub	sp, #20
 8003706:	af00      	add	r7, sp, #0
 8003708:	60f8      	str	r0, [r7, #12]
 800370a:	60b9      	str	r1, [r7, #8]
 800370c:	4613      	mov	r3, r2
 800370e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	68ba      	ldr	r2, [r7, #8]
 8003714:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	88fa      	ldrh	r2, [r7, #6]
 800371a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	88fa      	ldrh	r2, [r7, #6]
 8003720:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2222      	movs	r2, #34	@ 0x22
 800372c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	691b      	ldr	r3, [r3, #16]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d007      	beq.n	8003748 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68da      	ldr	r2, [r3, #12]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003746:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	695a      	ldr	r2, [r3, #20]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f042 0201 	orr.w	r2, r2, #1
 8003756:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f042 0220 	orr.w	r2, r2, #32
 8003766:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3714      	adds	r7, #20
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr

08003776 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003776:	b480      	push	{r7}
 8003778:	b095      	sub	sp, #84	@ 0x54
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	330c      	adds	r3, #12
 8003784:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003788:	e853 3f00 	ldrex	r3, [r3]
 800378c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800378e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003790:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003794:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	330c      	adds	r3, #12
 800379c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800379e:	643a      	str	r2, [r7, #64]	@ 0x40
 80037a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80037a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80037a6:	e841 2300 	strex	r3, r2, [r1]
 80037aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80037ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1e5      	bne.n	800377e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	3314      	adds	r3, #20
 80037b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ba:	6a3b      	ldr	r3, [r7, #32]
 80037bc:	e853 3f00 	ldrex	r3, [r3]
 80037c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	f023 0301 	bic.w	r3, r3, #1
 80037c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	3314      	adds	r3, #20
 80037d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80037d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037da:	e841 2300 	strex	r3, r2, [r1]
 80037de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1e5      	bne.n	80037b2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d119      	bne.n	8003822 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	330c      	adds	r3, #12
 80037f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	e853 3f00 	ldrex	r3, [r3]
 80037fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	f023 0310 	bic.w	r3, r3, #16
 8003804:	647b      	str	r3, [r7, #68]	@ 0x44
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	330c      	adds	r3, #12
 800380c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800380e:	61ba      	str	r2, [r7, #24]
 8003810:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003812:	6979      	ldr	r1, [r7, #20]
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	e841 2300 	strex	r3, r2, [r1]
 800381a:	613b      	str	r3, [r7, #16]
   return(result);
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1e5      	bne.n	80037ee <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2220      	movs	r2, #32
 8003826:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003830:	bf00      	nop
 8003832:	3754      	adds	r7, #84	@ 0x54
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003848:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f7ff fee7 	bl	8003624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003856:	bf00      	nop
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800385e:	b480      	push	{r7}
 8003860:	b085      	sub	sp, #20
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b21      	cmp	r3, #33	@ 0x21
 8003870:	d13e      	bne.n	80038f0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800387a:	d114      	bne.n	80038a6 <UART_Transmit_IT+0x48>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d110      	bne.n	80038a6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	881b      	ldrh	r3, [r3, #0]
 800388e:	461a      	mov	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003898:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	1c9a      	adds	r2, r3, #2
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	621a      	str	r2, [r3, #32]
 80038a4:	e008      	b.n	80038b8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	1c59      	adds	r1, r3, #1
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6211      	str	r1, [r2, #32]
 80038b0:	781a      	ldrb	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80038bc:	b29b      	uxth	r3, r3
 80038be:	3b01      	subs	r3, #1
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	4619      	mov	r1, r3
 80038c6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d10f      	bne.n	80038ec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68da      	ldr	r2, [r3, #12]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038da:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68da      	ldr	r2, [r3, #12]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038ea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038ec:	2300      	movs	r3, #0
 80038ee:	e000      	b.n	80038f2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80038f0:	2302      	movs	r3, #2
  }
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3714      	adds	r7, #20
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr

080038fe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b082      	sub	sp, #8
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	68da      	ldr	r2, [r3, #12]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003914:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2220      	movs	r2, #32
 800391a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f7ff fe76 	bl	8003610 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3708      	adds	r7, #8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b08c      	sub	sp, #48	@ 0x30
 8003932:	af00      	add	r7, sp, #0
 8003934:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003936:	2300      	movs	r3, #0
 8003938:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800393a:	2300      	movs	r3, #0
 800393c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b22      	cmp	r3, #34	@ 0x22
 8003948:	f040 80aa 	bne.w	8003aa0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003954:	d115      	bne.n	8003982 <UART_Receive_IT+0x54>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d111      	bne.n	8003982 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003962:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	b29b      	uxth	r3, r3
 800396c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003970:	b29a      	uxth	r2, r3
 8003972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003974:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800397a:	1c9a      	adds	r2, r3, #2
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003980:	e024      	b.n	80039cc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003986:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003990:	d007      	beq.n	80039a2 <UART_Receive_IT+0x74>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d10a      	bne.n	80039b0 <UART_Receive_IT+0x82>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	691b      	ldr	r3, [r3, #16]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d106      	bne.n	80039b0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	b2da      	uxtb	r2, r3
 80039aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ac:	701a      	strb	r2, [r3, #0]
 80039ae:	e008      	b.n	80039c2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039c0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c6:	1c5a      	adds	r2, r3, #1
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	3b01      	subs	r3, #1
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	4619      	mov	r1, r3
 80039da:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d15d      	bne.n	8003a9c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68da      	ldr	r2, [r3, #12]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f022 0220 	bic.w	r2, r2, #32
 80039ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68da      	ldr	r2, [r3, #12]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	695a      	ldr	r2, [r3, #20]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0201 	bic.w	r2, r2, #1
 8003a0e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2220      	movs	r2, #32
 8003a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d135      	bne.n	8003a92 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	330c      	adds	r3, #12
 8003a32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	e853 3f00 	ldrex	r3, [r3]
 8003a3a:	613b      	str	r3, [r7, #16]
   return(result);
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	f023 0310 	bic.w	r3, r3, #16
 8003a42:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	330c      	adds	r3, #12
 8003a4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a4c:	623a      	str	r2, [r7, #32]
 8003a4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a50:	69f9      	ldr	r1, [r7, #28]
 8003a52:	6a3a      	ldr	r2, [r7, #32]
 8003a54:	e841 2300 	strex	r3, r2, [r1]
 8003a58:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1e5      	bne.n	8003a2c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0310 	and.w	r3, r3, #16
 8003a6a:	2b10      	cmp	r3, #16
 8003a6c:	d10a      	bne.n	8003a84 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a6e:	2300      	movs	r3, #0
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	60fb      	str	r3, [r7, #12]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	60fb      	str	r3, [r7, #12]
 8003a82:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a88:	4619      	mov	r1, r3
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f7ff fdd4 	bl	8003638 <HAL_UARTEx_RxEventCallback>
 8003a90:	e002      	b.n	8003a98 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f7fc ff8e 	bl	80009b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	e002      	b.n	8003aa2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	e000      	b.n	8003aa2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003aa0:	2302      	movs	r3, #2
  }
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3730      	adds	r7, #48	@ 0x30
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
	...

08003aac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003aac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ab0:	b0c0      	sub	sp, #256	@ 0x100
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ac8:	68d9      	ldr	r1, [r3, #12]
 8003aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	ea40 0301 	orr.w	r3, r0, r1
 8003ad4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ada:	689a      	ldr	r2, [r3, #8]
 8003adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae0:	691b      	ldr	r3, [r3, #16]
 8003ae2:	431a      	orrs	r2, r3
 8003ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	431a      	orrs	r2, r3
 8003aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003b04:	f021 010c 	bic.w	r1, r1, #12
 8003b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003b12:	430b      	orrs	r3, r1
 8003b14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b26:	6999      	ldr	r1, [r3, #24]
 8003b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	ea40 0301 	orr.w	r3, r0, r1
 8003b32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	4b8f      	ldr	r3, [pc, #572]	@ (8003d78 <UART_SetConfig+0x2cc>)
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d005      	beq.n	8003b4c <UART_SetConfig+0xa0>
 8003b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	4b8d      	ldr	r3, [pc, #564]	@ (8003d7c <UART_SetConfig+0x2d0>)
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d104      	bne.n	8003b56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b4c:	f7fd fe48 	bl	80017e0 <HAL_RCC_GetPCLK2Freq>
 8003b50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003b54:	e003      	b.n	8003b5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003b56:	f7fd fe2f 	bl	80017b8 <HAL_RCC_GetPCLK1Freq>
 8003b5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b62:	69db      	ldr	r3, [r3, #28]
 8003b64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b68:	f040 810c 	bne.w	8003d84 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b70:	2200      	movs	r2, #0
 8003b72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003b7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003b7e:	4622      	mov	r2, r4
 8003b80:	462b      	mov	r3, r5
 8003b82:	1891      	adds	r1, r2, r2
 8003b84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003b86:	415b      	adcs	r3, r3
 8003b88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b8e:	4621      	mov	r1, r4
 8003b90:	eb12 0801 	adds.w	r8, r2, r1
 8003b94:	4629      	mov	r1, r5
 8003b96:	eb43 0901 	adc.w	r9, r3, r1
 8003b9a:	f04f 0200 	mov.w	r2, #0
 8003b9e:	f04f 0300 	mov.w	r3, #0
 8003ba2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ba6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003baa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003bae:	4690      	mov	r8, r2
 8003bb0:	4699      	mov	r9, r3
 8003bb2:	4623      	mov	r3, r4
 8003bb4:	eb18 0303 	adds.w	r3, r8, r3
 8003bb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003bbc:	462b      	mov	r3, r5
 8003bbe:	eb49 0303 	adc.w	r3, r9, r3
 8003bc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003bd2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003bd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003bda:	460b      	mov	r3, r1
 8003bdc:	18db      	adds	r3, r3, r3
 8003bde:	653b      	str	r3, [r7, #80]	@ 0x50
 8003be0:	4613      	mov	r3, r2
 8003be2:	eb42 0303 	adc.w	r3, r2, r3
 8003be6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003be8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003bec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003bf0:	f7fc fb66 	bl	80002c0 <__aeabi_uldivmod>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	4b61      	ldr	r3, [pc, #388]	@ (8003d80 <UART_SetConfig+0x2d4>)
 8003bfa:	fba3 2302 	umull	r2, r3, r3, r2
 8003bfe:	095b      	lsrs	r3, r3, #5
 8003c00:	011c      	lsls	r4, r3, #4
 8003c02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c06:	2200      	movs	r2, #0
 8003c08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c0c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003c10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003c14:	4642      	mov	r2, r8
 8003c16:	464b      	mov	r3, r9
 8003c18:	1891      	adds	r1, r2, r2
 8003c1a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003c1c:	415b      	adcs	r3, r3
 8003c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003c24:	4641      	mov	r1, r8
 8003c26:	eb12 0a01 	adds.w	sl, r2, r1
 8003c2a:	4649      	mov	r1, r9
 8003c2c:	eb43 0b01 	adc.w	fp, r3, r1
 8003c30:	f04f 0200 	mov.w	r2, #0
 8003c34:	f04f 0300 	mov.w	r3, #0
 8003c38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c44:	4692      	mov	sl, r2
 8003c46:	469b      	mov	fp, r3
 8003c48:	4643      	mov	r3, r8
 8003c4a:	eb1a 0303 	adds.w	r3, sl, r3
 8003c4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c52:	464b      	mov	r3, r9
 8003c54:	eb4b 0303 	adc.w	r3, fp, r3
 8003c58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c68:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003c6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c70:	460b      	mov	r3, r1
 8003c72:	18db      	adds	r3, r3, r3
 8003c74:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c76:	4613      	mov	r3, r2
 8003c78:	eb42 0303 	adc.w	r3, r2, r3
 8003c7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003c82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003c86:	f7fc fb1b 	bl	80002c0 <__aeabi_uldivmod>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	4611      	mov	r1, r2
 8003c90:	4b3b      	ldr	r3, [pc, #236]	@ (8003d80 <UART_SetConfig+0x2d4>)
 8003c92:	fba3 2301 	umull	r2, r3, r3, r1
 8003c96:	095b      	lsrs	r3, r3, #5
 8003c98:	2264      	movs	r2, #100	@ 0x64
 8003c9a:	fb02 f303 	mul.w	r3, r2, r3
 8003c9e:	1acb      	subs	r3, r1, r3
 8003ca0:	00db      	lsls	r3, r3, #3
 8003ca2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003ca6:	4b36      	ldr	r3, [pc, #216]	@ (8003d80 <UART_SetConfig+0x2d4>)
 8003ca8:	fba3 2302 	umull	r2, r3, r3, r2
 8003cac:	095b      	lsrs	r3, r3, #5
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003cb4:	441c      	add	r4, r3
 8003cb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003cc0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003cc4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003cc8:	4642      	mov	r2, r8
 8003cca:	464b      	mov	r3, r9
 8003ccc:	1891      	adds	r1, r2, r2
 8003cce:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003cd0:	415b      	adcs	r3, r3
 8003cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003cd8:	4641      	mov	r1, r8
 8003cda:	1851      	adds	r1, r2, r1
 8003cdc:	6339      	str	r1, [r7, #48]	@ 0x30
 8003cde:	4649      	mov	r1, r9
 8003ce0:	414b      	adcs	r3, r1
 8003ce2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ce4:	f04f 0200 	mov.w	r2, #0
 8003ce8:	f04f 0300 	mov.w	r3, #0
 8003cec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003cf0:	4659      	mov	r1, fp
 8003cf2:	00cb      	lsls	r3, r1, #3
 8003cf4:	4651      	mov	r1, sl
 8003cf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cfa:	4651      	mov	r1, sl
 8003cfc:	00ca      	lsls	r2, r1, #3
 8003cfe:	4610      	mov	r0, r2
 8003d00:	4619      	mov	r1, r3
 8003d02:	4603      	mov	r3, r0
 8003d04:	4642      	mov	r2, r8
 8003d06:	189b      	adds	r3, r3, r2
 8003d08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d0c:	464b      	mov	r3, r9
 8003d0e:	460a      	mov	r2, r1
 8003d10:	eb42 0303 	adc.w	r3, r2, r3
 8003d14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d24:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003d28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	18db      	adds	r3, r3, r3
 8003d30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d32:	4613      	mov	r3, r2
 8003d34:	eb42 0303 	adc.w	r3, r2, r3
 8003d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d3e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003d42:	f7fc fabd 	bl	80002c0 <__aeabi_uldivmod>
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d80 <UART_SetConfig+0x2d4>)
 8003d4c:	fba3 1302 	umull	r1, r3, r3, r2
 8003d50:	095b      	lsrs	r3, r3, #5
 8003d52:	2164      	movs	r1, #100	@ 0x64
 8003d54:	fb01 f303 	mul.w	r3, r1, r3
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	00db      	lsls	r3, r3, #3
 8003d5c:	3332      	adds	r3, #50	@ 0x32
 8003d5e:	4a08      	ldr	r2, [pc, #32]	@ (8003d80 <UART_SetConfig+0x2d4>)
 8003d60:	fba2 2303 	umull	r2, r3, r2, r3
 8003d64:	095b      	lsrs	r3, r3, #5
 8003d66:	f003 0207 	and.w	r2, r3, #7
 8003d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4422      	add	r2, r4
 8003d72:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d74:	e106      	b.n	8003f84 <UART_SetConfig+0x4d8>
 8003d76:	bf00      	nop
 8003d78:	40011000 	.word	0x40011000
 8003d7c:	40011400 	.word	0x40011400
 8003d80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003d8e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003d92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003d96:	4642      	mov	r2, r8
 8003d98:	464b      	mov	r3, r9
 8003d9a:	1891      	adds	r1, r2, r2
 8003d9c:	6239      	str	r1, [r7, #32]
 8003d9e:	415b      	adcs	r3, r3
 8003da0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003da2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003da6:	4641      	mov	r1, r8
 8003da8:	1854      	adds	r4, r2, r1
 8003daa:	4649      	mov	r1, r9
 8003dac:	eb43 0501 	adc.w	r5, r3, r1
 8003db0:	f04f 0200 	mov.w	r2, #0
 8003db4:	f04f 0300 	mov.w	r3, #0
 8003db8:	00eb      	lsls	r3, r5, #3
 8003dba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003dbe:	00e2      	lsls	r2, r4, #3
 8003dc0:	4614      	mov	r4, r2
 8003dc2:	461d      	mov	r5, r3
 8003dc4:	4643      	mov	r3, r8
 8003dc6:	18e3      	adds	r3, r4, r3
 8003dc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003dcc:	464b      	mov	r3, r9
 8003dce:	eb45 0303 	adc.w	r3, r5, r3
 8003dd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003de2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003de6:	f04f 0200 	mov.w	r2, #0
 8003dea:	f04f 0300 	mov.w	r3, #0
 8003dee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003df2:	4629      	mov	r1, r5
 8003df4:	008b      	lsls	r3, r1, #2
 8003df6:	4621      	mov	r1, r4
 8003df8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003dfc:	4621      	mov	r1, r4
 8003dfe:	008a      	lsls	r2, r1, #2
 8003e00:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003e04:	f7fc fa5c 	bl	80002c0 <__aeabi_uldivmod>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	4b60      	ldr	r3, [pc, #384]	@ (8003f90 <UART_SetConfig+0x4e4>)
 8003e0e:	fba3 2302 	umull	r2, r3, r3, r2
 8003e12:	095b      	lsrs	r3, r3, #5
 8003e14:	011c      	lsls	r4, r3, #4
 8003e16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e20:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003e24:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003e28:	4642      	mov	r2, r8
 8003e2a:	464b      	mov	r3, r9
 8003e2c:	1891      	adds	r1, r2, r2
 8003e2e:	61b9      	str	r1, [r7, #24]
 8003e30:	415b      	adcs	r3, r3
 8003e32:	61fb      	str	r3, [r7, #28]
 8003e34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e38:	4641      	mov	r1, r8
 8003e3a:	1851      	adds	r1, r2, r1
 8003e3c:	6139      	str	r1, [r7, #16]
 8003e3e:	4649      	mov	r1, r9
 8003e40:	414b      	adcs	r3, r1
 8003e42:	617b      	str	r3, [r7, #20]
 8003e44:	f04f 0200 	mov.w	r2, #0
 8003e48:	f04f 0300 	mov.w	r3, #0
 8003e4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e50:	4659      	mov	r1, fp
 8003e52:	00cb      	lsls	r3, r1, #3
 8003e54:	4651      	mov	r1, sl
 8003e56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e5a:	4651      	mov	r1, sl
 8003e5c:	00ca      	lsls	r2, r1, #3
 8003e5e:	4610      	mov	r0, r2
 8003e60:	4619      	mov	r1, r3
 8003e62:	4603      	mov	r3, r0
 8003e64:	4642      	mov	r2, r8
 8003e66:	189b      	adds	r3, r3, r2
 8003e68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e6c:	464b      	mov	r3, r9
 8003e6e:	460a      	mov	r2, r1
 8003e70:	eb42 0303 	adc.w	r3, r2, r3
 8003e74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e82:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003e84:	f04f 0200 	mov.w	r2, #0
 8003e88:	f04f 0300 	mov.w	r3, #0
 8003e8c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003e90:	4649      	mov	r1, r9
 8003e92:	008b      	lsls	r3, r1, #2
 8003e94:	4641      	mov	r1, r8
 8003e96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e9a:	4641      	mov	r1, r8
 8003e9c:	008a      	lsls	r2, r1, #2
 8003e9e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003ea2:	f7fc fa0d 	bl	80002c0 <__aeabi_uldivmod>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	4611      	mov	r1, r2
 8003eac:	4b38      	ldr	r3, [pc, #224]	@ (8003f90 <UART_SetConfig+0x4e4>)
 8003eae:	fba3 2301 	umull	r2, r3, r3, r1
 8003eb2:	095b      	lsrs	r3, r3, #5
 8003eb4:	2264      	movs	r2, #100	@ 0x64
 8003eb6:	fb02 f303 	mul.w	r3, r2, r3
 8003eba:	1acb      	subs	r3, r1, r3
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	3332      	adds	r3, #50	@ 0x32
 8003ec0:	4a33      	ldr	r2, [pc, #204]	@ (8003f90 <UART_SetConfig+0x4e4>)
 8003ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec6:	095b      	lsrs	r3, r3, #5
 8003ec8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ecc:	441c      	add	r4, r3
 8003ece:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ed6:	677a      	str	r2, [r7, #116]	@ 0x74
 8003ed8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003edc:	4642      	mov	r2, r8
 8003ede:	464b      	mov	r3, r9
 8003ee0:	1891      	adds	r1, r2, r2
 8003ee2:	60b9      	str	r1, [r7, #8]
 8003ee4:	415b      	adcs	r3, r3
 8003ee6:	60fb      	str	r3, [r7, #12]
 8003ee8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003eec:	4641      	mov	r1, r8
 8003eee:	1851      	adds	r1, r2, r1
 8003ef0:	6039      	str	r1, [r7, #0]
 8003ef2:	4649      	mov	r1, r9
 8003ef4:	414b      	adcs	r3, r1
 8003ef6:	607b      	str	r3, [r7, #4]
 8003ef8:	f04f 0200 	mov.w	r2, #0
 8003efc:	f04f 0300 	mov.w	r3, #0
 8003f00:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003f04:	4659      	mov	r1, fp
 8003f06:	00cb      	lsls	r3, r1, #3
 8003f08:	4651      	mov	r1, sl
 8003f0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f0e:	4651      	mov	r1, sl
 8003f10:	00ca      	lsls	r2, r1, #3
 8003f12:	4610      	mov	r0, r2
 8003f14:	4619      	mov	r1, r3
 8003f16:	4603      	mov	r3, r0
 8003f18:	4642      	mov	r2, r8
 8003f1a:	189b      	adds	r3, r3, r2
 8003f1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f1e:	464b      	mov	r3, r9
 8003f20:	460a      	mov	r2, r1
 8003f22:	eb42 0303 	adc.w	r3, r2, r3
 8003f26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f32:	667a      	str	r2, [r7, #100]	@ 0x64
 8003f34:	f04f 0200 	mov.w	r2, #0
 8003f38:	f04f 0300 	mov.w	r3, #0
 8003f3c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003f40:	4649      	mov	r1, r9
 8003f42:	008b      	lsls	r3, r1, #2
 8003f44:	4641      	mov	r1, r8
 8003f46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f4a:	4641      	mov	r1, r8
 8003f4c:	008a      	lsls	r2, r1, #2
 8003f4e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003f52:	f7fc f9b5 	bl	80002c0 <__aeabi_uldivmod>
 8003f56:	4602      	mov	r2, r0
 8003f58:	460b      	mov	r3, r1
 8003f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f90 <UART_SetConfig+0x4e4>)
 8003f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8003f60:	095b      	lsrs	r3, r3, #5
 8003f62:	2164      	movs	r1, #100	@ 0x64
 8003f64:	fb01 f303 	mul.w	r3, r1, r3
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	011b      	lsls	r3, r3, #4
 8003f6c:	3332      	adds	r3, #50	@ 0x32
 8003f6e:	4a08      	ldr	r2, [pc, #32]	@ (8003f90 <UART_SetConfig+0x4e4>)
 8003f70:	fba2 2303 	umull	r2, r3, r2, r3
 8003f74:	095b      	lsrs	r3, r3, #5
 8003f76:	f003 020f 	and.w	r2, r3, #15
 8003f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4422      	add	r2, r4
 8003f82:	609a      	str	r2, [r3, #8]
}
 8003f84:	bf00      	nop
 8003f86:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f90:	51eb851f 	.word	0x51eb851f

08003f94 <siprintf>:
 8003f94:	b40e      	push	{r1, r2, r3}
 8003f96:	b510      	push	{r4, lr}
 8003f98:	b09d      	sub	sp, #116	@ 0x74
 8003f9a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003f9c:	9002      	str	r0, [sp, #8]
 8003f9e:	9006      	str	r0, [sp, #24]
 8003fa0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003fa4:	480a      	ldr	r0, [pc, #40]	@ (8003fd0 <siprintf+0x3c>)
 8003fa6:	9107      	str	r1, [sp, #28]
 8003fa8:	9104      	str	r1, [sp, #16]
 8003faa:	490a      	ldr	r1, [pc, #40]	@ (8003fd4 <siprintf+0x40>)
 8003fac:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fb0:	9105      	str	r1, [sp, #20]
 8003fb2:	2400      	movs	r4, #0
 8003fb4:	a902      	add	r1, sp, #8
 8003fb6:	6800      	ldr	r0, [r0, #0]
 8003fb8:	9301      	str	r3, [sp, #4]
 8003fba:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003fbc:	f000 f994 	bl	80042e8 <_svfiprintf_r>
 8003fc0:	9b02      	ldr	r3, [sp, #8]
 8003fc2:	701c      	strb	r4, [r3, #0]
 8003fc4:	b01d      	add	sp, #116	@ 0x74
 8003fc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fca:	b003      	add	sp, #12
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	20000010 	.word	0x20000010
 8003fd4:	ffff0208 	.word	0xffff0208

08003fd8 <memset>:
 8003fd8:	4402      	add	r2, r0
 8003fda:	4603      	mov	r3, r0
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d100      	bne.n	8003fe2 <memset+0xa>
 8003fe0:	4770      	bx	lr
 8003fe2:	f803 1b01 	strb.w	r1, [r3], #1
 8003fe6:	e7f9      	b.n	8003fdc <memset+0x4>

08003fe8 <__errno>:
 8003fe8:	4b01      	ldr	r3, [pc, #4]	@ (8003ff0 <__errno+0x8>)
 8003fea:	6818      	ldr	r0, [r3, #0]
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	20000010 	.word	0x20000010

08003ff4 <__libc_init_array>:
 8003ff4:	b570      	push	{r4, r5, r6, lr}
 8003ff6:	4d0d      	ldr	r5, [pc, #52]	@ (800402c <__libc_init_array+0x38>)
 8003ff8:	4c0d      	ldr	r4, [pc, #52]	@ (8004030 <__libc_init_array+0x3c>)
 8003ffa:	1b64      	subs	r4, r4, r5
 8003ffc:	10a4      	asrs	r4, r4, #2
 8003ffe:	2600      	movs	r6, #0
 8004000:	42a6      	cmp	r6, r4
 8004002:	d109      	bne.n	8004018 <__libc_init_array+0x24>
 8004004:	4d0b      	ldr	r5, [pc, #44]	@ (8004034 <__libc_init_array+0x40>)
 8004006:	4c0c      	ldr	r4, [pc, #48]	@ (8004038 <__libc_init_array+0x44>)
 8004008:	f000 fc64 	bl	80048d4 <_init>
 800400c:	1b64      	subs	r4, r4, r5
 800400e:	10a4      	asrs	r4, r4, #2
 8004010:	2600      	movs	r6, #0
 8004012:	42a6      	cmp	r6, r4
 8004014:	d105      	bne.n	8004022 <__libc_init_array+0x2e>
 8004016:	bd70      	pop	{r4, r5, r6, pc}
 8004018:	f855 3b04 	ldr.w	r3, [r5], #4
 800401c:	4798      	blx	r3
 800401e:	3601      	adds	r6, #1
 8004020:	e7ee      	b.n	8004000 <__libc_init_array+0xc>
 8004022:	f855 3b04 	ldr.w	r3, [r5], #4
 8004026:	4798      	blx	r3
 8004028:	3601      	adds	r6, #1
 800402a:	e7f2      	b.n	8004012 <__libc_init_array+0x1e>
 800402c:	08004954 	.word	0x08004954
 8004030:	08004954 	.word	0x08004954
 8004034:	08004954 	.word	0x08004954
 8004038:	08004958 	.word	0x08004958

0800403c <__retarget_lock_acquire_recursive>:
 800403c:	4770      	bx	lr

0800403e <__retarget_lock_release_recursive>:
 800403e:	4770      	bx	lr

08004040 <_free_r>:
 8004040:	b538      	push	{r3, r4, r5, lr}
 8004042:	4605      	mov	r5, r0
 8004044:	2900      	cmp	r1, #0
 8004046:	d041      	beq.n	80040cc <_free_r+0x8c>
 8004048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800404c:	1f0c      	subs	r4, r1, #4
 800404e:	2b00      	cmp	r3, #0
 8004050:	bfb8      	it	lt
 8004052:	18e4      	addlt	r4, r4, r3
 8004054:	f000 f8e0 	bl	8004218 <__malloc_lock>
 8004058:	4a1d      	ldr	r2, [pc, #116]	@ (80040d0 <_free_r+0x90>)
 800405a:	6813      	ldr	r3, [r2, #0]
 800405c:	b933      	cbnz	r3, 800406c <_free_r+0x2c>
 800405e:	6063      	str	r3, [r4, #4]
 8004060:	6014      	str	r4, [r2, #0]
 8004062:	4628      	mov	r0, r5
 8004064:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004068:	f000 b8dc 	b.w	8004224 <__malloc_unlock>
 800406c:	42a3      	cmp	r3, r4
 800406e:	d908      	bls.n	8004082 <_free_r+0x42>
 8004070:	6820      	ldr	r0, [r4, #0]
 8004072:	1821      	adds	r1, r4, r0
 8004074:	428b      	cmp	r3, r1
 8004076:	bf01      	itttt	eq
 8004078:	6819      	ldreq	r1, [r3, #0]
 800407a:	685b      	ldreq	r3, [r3, #4]
 800407c:	1809      	addeq	r1, r1, r0
 800407e:	6021      	streq	r1, [r4, #0]
 8004080:	e7ed      	b.n	800405e <_free_r+0x1e>
 8004082:	461a      	mov	r2, r3
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	b10b      	cbz	r3, 800408c <_free_r+0x4c>
 8004088:	42a3      	cmp	r3, r4
 800408a:	d9fa      	bls.n	8004082 <_free_r+0x42>
 800408c:	6811      	ldr	r1, [r2, #0]
 800408e:	1850      	adds	r0, r2, r1
 8004090:	42a0      	cmp	r0, r4
 8004092:	d10b      	bne.n	80040ac <_free_r+0x6c>
 8004094:	6820      	ldr	r0, [r4, #0]
 8004096:	4401      	add	r1, r0
 8004098:	1850      	adds	r0, r2, r1
 800409a:	4283      	cmp	r3, r0
 800409c:	6011      	str	r1, [r2, #0]
 800409e:	d1e0      	bne.n	8004062 <_free_r+0x22>
 80040a0:	6818      	ldr	r0, [r3, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	6053      	str	r3, [r2, #4]
 80040a6:	4408      	add	r0, r1
 80040a8:	6010      	str	r0, [r2, #0]
 80040aa:	e7da      	b.n	8004062 <_free_r+0x22>
 80040ac:	d902      	bls.n	80040b4 <_free_r+0x74>
 80040ae:	230c      	movs	r3, #12
 80040b0:	602b      	str	r3, [r5, #0]
 80040b2:	e7d6      	b.n	8004062 <_free_r+0x22>
 80040b4:	6820      	ldr	r0, [r4, #0]
 80040b6:	1821      	adds	r1, r4, r0
 80040b8:	428b      	cmp	r3, r1
 80040ba:	bf04      	itt	eq
 80040bc:	6819      	ldreq	r1, [r3, #0]
 80040be:	685b      	ldreq	r3, [r3, #4]
 80040c0:	6063      	str	r3, [r4, #4]
 80040c2:	bf04      	itt	eq
 80040c4:	1809      	addeq	r1, r1, r0
 80040c6:	6021      	streq	r1, [r4, #0]
 80040c8:	6054      	str	r4, [r2, #4]
 80040ca:	e7ca      	b.n	8004062 <_free_r+0x22>
 80040cc:	bd38      	pop	{r3, r4, r5, pc}
 80040ce:	bf00      	nop
 80040d0:	200002c4 	.word	0x200002c4

080040d4 <sbrk_aligned>:
 80040d4:	b570      	push	{r4, r5, r6, lr}
 80040d6:	4e0f      	ldr	r6, [pc, #60]	@ (8004114 <sbrk_aligned+0x40>)
 80040d8:	460c      	mov	r4, r1
 80040da:	6831      	ldr	r1, [r6, #0]
 80040dc:	4605      	mov	r5, r0
 80040de:	b911      	cbnz	r1, 80040e6 <sbrk_aligned+0x12>
 80040e0:	f000 fba4 	bl	800482c <_sbrk_r>
 80040e4:	6030      	str	r0, [r6, #0]
 80040e6:	4621      	mov	r1, r4
 80040e8:	4628      	mov	r0, r5
 80040ea:	f000 fb9f 	bl	800482c <_sbrk_r>
 80040ee:	1c43      	adds	r3, r0, #1
 80040f0:	d103      	bne.n	80040fa <sbrk_aligned+0x26>
 80040f2:	f04f 34ff 	mov.w	r4, #4294967295
 80040f6:	4620      	mov	r0, r4
 80040f8:	bd70      	pop	{r4, r5, r6, pc}
 80040fa:	1cc4      	adds	r4, r0, #3
 80040fc:	f024 0403 	bic.w	r4, r4, #3
 8004100:	42a0      	cmp	r0, r4
 8004102:	d0f8      	beq.n	80040f6 <sbrk_aligned+0x22>
 8004104:	1a21      	subs	r1, r4, r0
 8004106:	4628      	mov	r0, r5
 8004108:	f000 fb90 	bl	800482c <_sbrk_r>
 800410c:	3001      	adds	r0, #1
 800410e:	d1f2      	bne.n	80040f6 <sbrk_aligned+0x22>
 8004110:	e7ef      	b.n	80040f2 <sbrk_aligned+0x1e>
 8004112:	bf00      	nop
 8004114:	200002c0 	.word	0x200002c0

08004118 <_malloc_r>:
 8004118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800411c:	1ccd      	adds	r5, r1, #3
 800411e:	f025 0503 	bic.w	r5, r5, #3
 8004122:	3508      	adds	r5, #8
 8004124:	2d0c      	cmp	r5, #12
 8004126:	bf38      	it	cc
 8004128:	250c      	movcc	r5, #12
 800412a:	2d00      	cmp	r5, #0
 800412c:	4606      	mov	r6, r0
 800412e:	db01      	blt.n	8004134 <_malloc_r+0x1c>
 8004130:	42a9      	cmp	r1, r5
 8004132:	d904      	bls.n	800413e <_malloc_r+0x26>
 8004134:	230c      	movs	r3, #12
 8004136:	6033      	str	r3, [r6, #0]
 8004138:	2000      	movs	r0, #0
 800413a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800413e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004214 <_malloc_r+0xfc>
 8004142:	f000 f869 	bl	8004218 <__malloc_lock>
 8004146:	f8d8 3000 	ldr.w	r3, [r8]
 800414a:	461c      	mov	r4, r3
 800414c:	bb44      	cbnz	r4, 80041a0 <_malloc_r+0x88>
 800414e:	4629      	mov	r1, r5
 8004150:	4630      	mov	r0, r6
 8004152:	f7ff ffbf 	bl	80040d4 <sbrk_aligned>
 8004156:	1c43      	adds	r3, r0, #1
 8004158:	4604      	mov	r4, r0
 800415a:	d158      	bne.n	800420e <_malloc_r+0xf6>
 800415c:	f8d8 4000 	ldr.w	r4, [r8]
 8004160:	4627      	mov	r7, r4
 8004162:	2f00      	cmp	r7, #0
 8004164:	d143      	bne.n	80041ee <_malloc_r+0xd6>
 8004166:	2c00      	cmp	r4, #0
 8004168:	d04b      	beq.n	8004202 <_malloc_r+0xea>
 800416a:	6823      	ldr	r3, [r4, #0]
 800416c:	4639      	mov	r1, r7
 800416e:	4630      	mov	r0, r6
 8004170:	eb04 0903 	add.w	r9, r4, r3
 8004174:	f000 fb5a 	bl	800482c <_sbrk_r>
 8004178:	4581      	cmp	r9, r0
 800417a:	d142      	bne.n	8004202 <_malloc_r+0xea>
 800417c:	6821      	ldr	r1, [r4, #0]
 800417e:	1a6d      	subs	r5, r5, r1
 8004180:	4629      	mov	r1, r5
 8004182:	4630      	mov	r0, r6
 8004184:	f7ff ffa6 	bl	80040d4 <sbrk_aligned>
 8004188:	3001      	adds	r0, #1
 800418a:	d03a      	beq.n	8004202 <_malloc_r+0xea>
 800418c:	6823      	ldr	r3, [r4, #0]
 800418e:	442b      	add	r3, r5
 8004190:	6023      	str	r3, [r4, #0]
 8004192:	f8d8 3000 	ldr.w	r3, [r8]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	bb62      	cbnz	r2, 80041f4 <_malloc_r+0xdc>
 800419a:	f8c8 7000 	str.w	r7, [r8]
 800419e:	e00f      	b.n	80041c0 <_malloc_r+0xa8>
 80041a0:	6822      	ldr	r2, [r4, #0]
 80041a2:	1b52      	subs	r2, r2, r5
 80041a4:	d420      	bmi.n	80041e8 <_malloc_r+0xd0>
 80041a6:	2a0b      	cmp	r2, #11
 80041a8:	d917      	bls.n	80041da <_malloc_r+0xc2>
 80041aa:	1961      	adds	r1, r4, r5
 80041ac:	42a3      	cmp	r3, r4
 80041ae:	6025      	str	r5, [r4, #0]
 80041b0:	bf18      	it	ne
 80041b2:	6059      	strne	r1, [r3, #4]
 80041b4:	6863      	ldr	r3, [r4, #4]
 80041b6:	bf08      	it	eq
 80041b8:	f8c8 1000 	streq.w	r1, [r8]
 80041bc:	5162      	str	r2, [r4, r5]
 80041be:	604b      	str	r3, [r1, #4]
 80041c0:	4630      	mov	r0, r6
 80041c2:	f000 f82f 	bl	8004224 <__malloc_unlock>
 80041c6:	f104 000b 	add.w	r0, r4, #11
 80041ca:	1d23      	adds	r3, r4, #4
 80041cc:	f020 0007 	bic.w	r0, r0, #7
 80041d0:	1ac2      	subs	r2, r0, r3
 80041d2:	bf1c      	itt	ne
 80041d4:	1a1b      	subne	r3, r3, r0
 80041d6:	50a3      	strne	r3, [r4, r2]
 80041d8:	e7af      	b.n	800413a <_malloc_r+0x22>
 80041da:	6862      	ldr	r2, [r4, #4]
 80041dc:	42a3      	cmp	r3, r4
 80041de:	bf0c      	ite	eq
 80041e0:	f8c8 2000 	streq.w	r2, [r8]
 80041e4:	605a      	strne	r2, [r3, #4]
 80041e6:	e7eb      	b.n	80041c0 <_malloc_r+0xa8>
 80041e8:	4623      	mov	r3, r4
 80041ea:	6864      	ldr	r4, [r4, #4]
 80041ec:	e7ae      	b.n	800414c <_malloc_r+0x34>
 80041ee:	463c      	mov	r4, r7
 80041f0:	687f      	ldr	r7, [r7, #4]
 80041f2:	e7b6      	b.n	8004162 <_malloc_r+0x4a>
 80041f4:	461a      	mov	r2, r3
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	42a3      	cmp	r3, r4
 80041fa:	d1fb      	bne.n	80041f4 <_malloc_r+0xdc>
 80041fc:	2300      	movs	r3, #0
 80041fe:	6053      	str	r3, [r2, #4]
 8004200:	e7de      	b.n	80041c0 <_malloc_r+0xa8>
 8004202:	230c      	movs	r3, #12
 8004204:	6033      	str	r3, [r6, #0]
 8004206:	4630      	mov	r0, r6
 8004208:	f000 f80c 	bl	8004224 <__malloc_unlock>
 800420c:	e794      	b.n	8004138 <_malloc_r+0x20>
 800420e:	6005      	str	r5, [r0, #0]
 8004210:	e7d6      	b.n	80041c0 <_malloc_r+0xa8>
 8004212:	bf00      	nop
 8004214:	200002c4 	.word	0x200002c4

08004218 <__malloc_lock>:
 8004218:	4801      	ldr	r0, [pc, #4]	@ (8004220 <__malloc_lock+0x8>)
 800421a:	f7ff bf0f 	b.w	800403c <__retarget_lock_acquire_recursive>
 800421e:	bf00      	nop
 8004220:	200002bc 	.word	0x200002bc

08004224 <__malloc_unlock>:
 8004224:	4801      	ldr	r0, [pc, #4]	@ (800422c <__malloc_unlock+0x8>)
 8004226:	f7ff bf0a 	b.w	800403e <__retarget_lock_release_recursive>
 800422a:	bf00      	nop
 800422c:	200002bc 	.word	0x200002bc

08004230 <__ssputs_r>:
 8004230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004234:	688e      	ldr	r6, [r1, #8]
 8004236:	461f      	mov	r7, r3
 8004238:	42be      	cmp	r6, r7
 800423a:	680b      	ldr	r3, [r1, #0]
 800423c:	4682      	mov	sl, r0
 800423e:	460c      	mov	r4, r1
 8004240:	4690      	mov	r8, r2
 8004242:	d82d      	bhi.n	80042a0 <__ssputs_r+0x70>
 8004244:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004248:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800424c:	d026      	beq.n	800429c <__ssputs_r+0x6c>
 800424e:	6965      	ldr	r5, [r4, #20]
 8004250:	6909      	ldr	r1, [r1, #16]
 8004252:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004256:	eba3 0901 	sub.w	r9, r3, r1
 800425a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800425e:	1c7b      	adds	r3, r7, #1
 8004260:	444b      	add	r3, r9
 8004262:	106d      	asrs	r5, r5, #1
 8004264:	429d      	cmp	r5, r3
 8004266:	bf38      	it	cc
 8004268:	461d      	movcc	r5, r3
 800426a:	0553      	lsls	r3, r2, #21
 800426c:	d527      	bpl.n	80042be <__ssputs_r+0x8e>
 800426e:	4629      	mov	r1, r5
 8004270:	f7ff ff52 	bl	8004118 <_malloc_r>
 8004274:	4606      	mov	r6, r0
 8004276:	b360      	cbz	r0, 80042d2 <__ssputs_r+0xa2>
 8004278:	6921      	ldr	r1, [r4, #16]
 800427a:	464a      	mov	r2, r9
 800427c:	f000 fae6 	bl	800484c <memcpy>
 8004280:	89a3      	ldrh	r3, [r4, #12]
 8004282:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800428a:	81a3      	strh	r3, [r4, #12]
 800428c:	6126      	str	r6, [r4, #16]
 800428e:	6165      	str	r5, [r4, #20]
 8004290:	444e      	add	r6, r9
 8004292:	eba5 0509 	sub.w	r5, r5, r9
 8004296:	6026      	str	r6, [r4, #0]
 8004298:	60a5      	str	r5, [r4, #8]
 800429a:	463e      	mov	r6, r7
 800429c:	42be      	cmp	r6, r7
 800429e:	d900      	bls.n	80042a2 <__ssputs_r+0x72>
 80042a0:	463e      	mov	r6, r7
 80042a2:	6820      	ldr	r0, [r4, #0]
 80042a4:	4632      	mov	r2, r6
 80042a6:	4641      	mov	r1, r8
 80042a8:	f000 faa6 	bl	80047f8 <memmove>
 80042ac:	68a3      	ldr	r3, [r4, #8]
 80042ae:	1b9b      	subs	r3, r3, r6
 80042b0:	60a3      	str	r3, [r4, #8]
 80042b2:	6823      	ldr	r3, [r4, #0]
 80042b4:	4433      	add	r3, r6
 80042b6:	6023      	str	r3, [r4, #0]
 80042b8:	2000      	movs	r0, #0
 80042ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042be:	462a      	mov	r2, r5
 80042c0:	f000 fad2 	bl	8004868 <_realloc_r>
 80042c4:	4606      	mov	r6, r0
 80042c6:	2800      	cmp	r0, #0
 80042c8:	d1e0      	bne.n	800428c <__ssputs_r+0x5c>
 80042ca:	6921      	ldr	r1, [r4, #16]
 80042cc:	4650      	mov	r0, sl
 80042ce:	f7ff feb7 	bl	8004040 <_free_r>
 80042d2:	230c      	movs	r3, #12
 80042d4:	f8ca 3000 	str.w	r3, [sl]
 80042d8:	89a3      	ldrh	r3, [r4, #12]
 80042da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042de:	81a3      	strh	r3, [r4, #12]
 80042e0:	f04f 30ff 	mov.w	r0, #4294967295
 80042e4:	e7e9      	b.n	80042ba <__ssputs_r+0x8a>
	...

080042e8 <_svfiprintf_r>:
 80042e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042ec:	4698      	mov	r8, r3
 80042ee:	898b      	ldrh	r3, [r1, #12]
 80042f0:	061b      	lsls	r3, r3, #24
 80042f2:	b09d      	sub	sp, #116	@ 0x74
 80042f4:	4607      	mov	r7, r0
 80042f6:	460d      	mov	r5, r1
 80042f8:	4614      	mov	r4, r2
 80042fa:	d510      	bpl.n	800431e <_svfiprintf_r+0x36>
 80042fc:	690b      	ldr	r3, [r1, #16]
 80042fe:	b973      	cbnz	r3, 800431e <_svfiprintf_r+0x36>
 8004300:	2140      	movs	r1, #64	@ 0x40
 8004302:	f7ff ff09 	bl	8004118 <_malloc_r>
 8004306:	6028      	str	r0, [r5, #0]
 8004308:	6128      	str	r0, [r5, #16]
 800430a:	b930      	cbnz	r0, 800431a <_svfiprintf_r+0x32>
 800430c:	230c      	movs	r3, #12
 800430e:	603b      	str	r3, [r7, #0]
 8004310:	f04f 30ff 	mov.w	r0, #4294967295
 8004314:	b01d      	add	sp, #116	@ 0x74
 8004316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800431a:	2340      	movs	r3, #64	@ 0x40
 800431c:	616b      	str	r3, [r5, #20]
 800431e:	2300      	movs	r3, #0
 8004320:	9309      	str	r3, [sp, #36]	@ 0x24
 8004322:	2320      	movs	r3, #32
 8004324:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004328:	f8cd 800c 	str.w	r8, [sp, #12]
 800432c:	2330      	movs	r3, #48	@ 0x30
 800432e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80044cc <_svfiprintf_r+0x1e4>
 8004332:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004336:	f04f 0901 	mov.w	r9, #1
 800433a:	4623      	mov	r3, r4
 800433c:	469a      	mov	sl, r3
 800433e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004342:	b10a      	cbz	r2, 8004348 <_svfiprintf_r+0x60>
 8004344:	2a25      	cmp	r2, #37	@ 0x25
 8004346:	d1f9      	bne.n	800433c <_svfiprintf_r+0x54>
 8004348:	ebba 0b04 	subs.w	fp, sl, r4
 800434c:	d00b      	beq.n	8004366 <_svfiprintf_r+0x7e>
 800434e:	465b      	mov	r3, fp
 8004350:	4622      	mov	r2, r4
 8004352:	4629      	mov	r1, r5
 8004354:	4638      	mov	r0, r7
 8004356:	f7ff ff6b 	bl	8004230 <__ssputs_r>
 800435a:	3001      	adds	r0, #1
 800435c:	f000 80a7 	beq.w	80044ae <_svfiprintf_r+0x1c6>
 8004360:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004362:	445a      	add	r2, fp
 8004364:	9209      	str	r2, [sp, #36]	@ 0x24
 8004366:	f89a 3000 	ldrb.w	r3, [sl]
 800436a:	2b00      	cmp	r3, #0
 800436c:	f000 809f 	beq.w	80044ae <_svfiprintf_r+0x1c6>
 8004370:	2300      	movs	r3, #0
 8004372:	f04f 32ff 	mov.w	r2, #4294967295
 8004376:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800437a:	f10a 0a01 	add.w	sl, sl, #1
 800437e:	9304      	str	r3, [sp, #16]
 8004380:	9307      	str	r3, [sp, #28]
 8004382:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004386:	931a      	str	r3, [sp, #104]	@ 0x68
 8004388:	4654      	mov	r4, sl
 800438a:	2205      	movs	r2, #5
 800438c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004390:	484e      	ldr	r0, [pc, #312]	@ (80044cc <_svfiprintf_r+0x1e4>)
 8004392:	f7fb ff45 	bl	8000220 <memchr>
 8004396:	9a04      	ldr	r2, [sp, #16]
 8004398:	b9d8      	cbnz	r0, 80043d2 <_svfiprintf_r+0xea>
 800439a:	06d0      	lsls	r0, r2, #27
 800439c:	bf44      	itt	mi
 800439e:	2320      	movmi	r3, #32
 80043a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043a4:	0711      	lsls	r1, r2, #28
 80043a6:	bf44      	itt	mi
 80043a8:	232b      	movmi	r3, #43	@ 0x2b
 80043aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043ae:	f89a 3000 	ldrb.w	r3, [sl]
 80043b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80043b4:	d015      	beq.n	80043e2 <_svfiprintf_r+0xfa>
 80043b6:	9a07      	ldr	r2, [sp, #28]
 80043b8:	4654      	mov	r4, sl
 80043ba:	2000      	movs	r0, #0
 80043bc:	f04f 0c0a 	mov.w	ip, #10
 80043c0:	4621      	mov	r1, r4
 80043c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043c6:	3b30      	subs	r3, #48	@ 0x30
 80043c8:	2b09      	cmp	r3, #9
 80043ca:	d94b      	bls.n	8004464 <_svfiprintf_r+0x17c>
 80043cc:	b1b0      	cbz	r0, 80043fc <_svfiprintf_r+0x114>
 80043ce:	9207      	str	r2, [sp, #28]
 80043d0:	e014      	b.n	80043fc <_svfiprintf_r+0x114>
 80043d2:	eba0 0308 	sub.w	r3, r0, r8
 80043d6:	fa09 f303 	lsl.w	r3, r9, r3
 80043da:	4313      	orrs	r3, r2
 80043dc:	9304      	str	r3, [sp, #16]
 80043de:	46a2      	mov	sl, r4
 80043e0:	e7d2      	b.n	8004388 <_svfiprintf_r+0xa0>
 80043e2:	9b03      	ldr	r3, [sp, #12]
 80043e4:	1d19      	adds	r1, r3, #4
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	9103      	str	r1, [sp, #12]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	bfbb      	ittet	lt
 80043ee:	425b      	neglt	r3, r3
 80043f0:	f042 0202 	orrlt.w	r2, r2, #2
 80043f4:	9307      	strge	r3, [sp, #28]
 80043f6:	9307      	strlt	r3, [sp, #28]
 80043f8:	bfb8      	it	lt
 80043fa:	9204      	strlt	r2, [sp, #16]
 80043fc:	7823      	ldrb	r3, [r4, #0]
 80043fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8004400:	d10a      	bne.n	8004418 <_svfiprintf_r+0x130>
 8004402:	7863      	ldrb	r3, [r4, #1]
 8004404:	2b2a      	cmp	r3, #42	@ 0x2a
 8004406:	d132      	bne.n	800446e <_svfiprintf_r+0x186>
 8004408:	9b03      	ldr	r3, [sp, #12]
 800440a:	1d1a      	adds	r2, r3, #4
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	9203      	str	r2, [sp, #12]
 8004410:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004414:	3402      	adds	r4, #2
 8004416:	9305      	str	r3, [sp, #20]
 8004418:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80044dc <_svfiprintf_r+0x1f4>
 800441c:	7821      	ldrb	r1, [r4, #0]
 800441e:	2203      	movs	r2, #3
 8004420:	4650      	mov	r0, sl
 8004422:	f7fb fefd 	bl	8000220 <memchr>
 8004426:	b138      	cbz	r0, 8004438 <_svfiprintf_r+0x150>
 8004428:	9b04      	ldr	r3, [sp, #16]
 800442a:	eba0 000a 	sub.w	r0, r0, sl
 800442e:	2240      	movs	r2, #64	@ 0x40
 8004430:	4082      	lsls	r2, r0
 8004432:	4313      	orrs	r3, r2
 8004434:	3401      	adds	r4, #1
 8004436:	9304      	str	r3, [sp, #16]
 8004438:	f814 1b01 	ldrb.w	r1, [r4], #1
 800443c:	4824      	ldr	r0, [pc, #144]	@ (80044d0 <_svfiprintf_r+0x1e8>)
 800443e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004442:	2206      	movs	r2, #6
 8004444:	f7fb feec 	bl	8000220 <memchr>
 8004448:	2800      	cmp	r0, #0
 800444a:	d036      	beq.n	80044ba <_svfiprintf_r+0x1d2>
 800444c:	4b21      	ldr	r3, [pc, #132]	@ (80044d4 <_svfiprintf_r+0x1ec>)
 800444e:	bb1b      	cbnz	r3, 8004498 <_svfiprintf_r+0x1b0>
 8004450:	9b03      	ldr	r3, [sp, #12]
 8004452:	3307      	adds	r3, #7
 8004454:	f023 0307 	bic.w	r3, r3, #7
 8004458:	3308      	adds	r3, #8
 800445a:	9303      	str	r3, [sp, #12]
 800445c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800445e:	4433      	add	r3, r6
 8004460:	9309      	str	r3, [sp, #36]	@ 0x24
 8004462:	e76a      	b.n	800433a <_svfiprintf_r+0x52>
 8004464:	fb0c 3202 	mla	r2, ip, r2, r3
 8004468:	460c      	mov	r4, r1
 800446a:	2001      	movs	r0, #1
 800446c:	e7a8      	b.n	80043c0 <_svfiprintf_r+0xd8>
 800446e:	2300      	movs	r3, #0
 8004470:	3401      	adds	r4, #1
 8004472:	9305      	str	r3, [sp, #20]
 8004474:	4619      	mov	r1, r3
 8004476:	f04f 0c0a 	mov.w	ip, #10
 800447a:	4620      	mov	r0, r4
 800447c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004480:	3a30      	subs	r2, #48	@ 0x30
 8004482:	2a09      	cmp	r2, #9
 8004484:	d903      	bls.n	800448e <_svfiprintf_r+0x1a6>
 8004486:	2b00      	cmp	r3, #0
 8004488:	d0c6      	beq.n	8004418 <_svfiprintf_r+0x130>
 800448a:	9105      	str	r1, [sp, #20]
 800448c:	e7c4      	b.n	8004418 <_svfiprintf_r+0x130>
 800448e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004492:	4604      	mov	r4, r0
 8004494:	2301      	movs	r3, #1
 8004496:	e7f0      	b.n	800447a <_svfiprintf_r+0x192>
 8004498:	ab03      	add	r3, sp, #12
 800449a:	9300      	str	r3, [sp, #0]
 800449c:	462a      	mov	r2, r5
 800449e:	4b0e      	ldr	r3, [pc, #56]	@ (80044d8 <_svfiprintf_r+0x1f0>)
 80044a0:	a904      	add	r1, sp, #16
 80044a2:	4638      	mov	r0, r7
 80044a4:	f3af 8000 	nop.w
 80044a8:	1c42      	adds	r2, r0, #1
 80044aa:	4606      	mov	r6, r0
 80044ac:	d1d6      	bne.n	800445c <_svfiprintf_r+0x174>
 80044ae:	89ab      	ldrh	r3, [r5, #12]
 80044b0:	065b      	lsls	r3, r3, #25
 80044b2:	f53f af2d 	bmi.w	8004310 <_svfiprintf_r+0x28>
 80044b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80044b8:	e72c      	b.n	8004314 <_svfiprintf_r+0x2c>
 80044ba:	ab03      	add	r3, sp, #12
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	462a      	mov	r2, r5
 80044c0:	4b05      	ldr	r3, [pc, #20]	@ (80044d8 <_svfiprintf_r+0x1f0>)
 80044c2:	a904      	add	r1, sp, #16
 80044c4:	4638      	mov	r0, r7
 80044c6:	f000 f879 	bl	80045bc <_printf_i>
 80044ca:	e7ed      	b.n	80044a8 <_svfiprintf_r+0x1c0>
 80044cc:	08004918 	.word	0x08004918
 80044d0:	08004922 	.word	0x08004922
 80044d4:	00000000 	.word	0x00000000
 80044d8:	08004231 	.word	0x08004231
 80044dc:	0800491e 	.word	0x0800491e

080044e0 <_printf_common>:
 80044e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044e4:	4616      	mov	r6, r2
 80044e6:	4698      	mov	r8, r3
 80044e8:	688a      	ldr	r2, [r1, #8]
 80044ea:	690b      	ldr	r3, [r1, #16]
 80044ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80044f0:	4293      	cmp	r3, r2
 80044f2:	bfb8      	it	lt
 80044f4:	4613      	movlt	r3, r2
 80044f6:	6033      	str	r3, [r6, #0]
 80044f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80044fc:	4607      	mov	r7, r0
 80044fe:	460c      	mov	r4, r1
 8004500:	b10a      	cbz	r2, 8004506 <_printf_common+0x26>
 8004502:	3301      	adds	r3, #1
 8004504:	6033      	str	r3, [r6, #0]
 8004506:	6823      	ldr	r3, [r4, #0]
 8004508:	0699      	lsls	r1, r3, #26
 800450a:	bf42      	ittt	mi
 800450c:	6833      	ldrmi	r3, [r6, #0]
 800450e:	3302      	addmi	r3, #2
 8004510:	6033      	strmi	r3, [r6, #0]
 8004512:	6825      	ldr	r5, [r4, #0]
 8004514:	f015 0506 	ands.w	r5, r5, #6
 8004518:	d106      	bne.n	8004528 <_printf_common+0x48>
 800451a:	f104 0a19 	add.w	sl, r4, #25
 800451e:	68e3      	ldr	r3, [r4, #12]
 8004520:	6832      	ldr	r2, [r6, #0]
 8004522:	1a9b      	subs	r3, r3, r2
 8004524:	42ab      	cmp	r3, r5
 8004526:	dc26      	bgt.n	8004576 <_printf_common+0x96>
 8004528:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800452c:	6822      	ldr	r2, [r4, #0]
 800452e:	3b00      	subs	r3, #0
 8004530:	bf18      	it	ne
 8004532:	2301      	movne	r3, #1
 8004534:	0692      	lsls	r2, r2, #26
 8004536:	d42b      	bmi.n	8004590 <_printf_common+0xb0>
 8004538:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800453c:	4641      	mov	r1, r8
 800453e:	4638      	mov	r0, r7
 8004540:	47c8      	blx	r9
 8004542:	3001      	adds	r0, #1
 8004544:	d01e      	beq.n	8004584 <_printf_common+0xa4>
 8004546:	6823      	ldr	r3, [r4, #0]
 8004548:	6922      	ldr	r2, [r4, #16]
 800454a:	f003 0306 	and.w	r3, r3, #6
 800454e:	2b04      	cmp	r3, #4
 8004550:	bf02      	ittt	eq
 8004552:	68e5      	ldreq	r5, [r4, #12]
 8004554:	6833      	ldreq	r3, [r6, #0]
 8004556:	1aed      	subeq	r5, r5, r3
 8004558:	68a3      	ldr	r3, [r4, #8]
 800455a:	bf0c      	ite	eq
 800455c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004560:	2500      	movne	r5, #0
 8004562:	4293      	cmp	r3, r2
 8004564:	bfc4      	itt	gt
 8004566:	1a9b      	subgt	r3, r3, r2
 8004568:	18ed      	addgt	r5, r5, r3
 800456a:	2600      	movs	r6, #0
 800456c:	341a      	adds	r4, #26
 800456e:	42b5      	cmp	r5, r6
 8004570:	d11a      	bne.n	80045a8 <_printf_common+0xc8>
 8004572:	2000      	movs	r0, #0
 8004574:	e008      	b.n	8004588 <_printf_common+0xa8>
 8004576:	2301      	movs	r3, #1
 8004578:	4652      	mov	r2, sl
 800457a:	4641      	mov	r1, r8
 800457c:	4638      	mov	r0, r7
 800457e:	47c8      	blx	r9
 8004580:	3001      	adds	r0, #1
 8004582:	d103      	bne.n	800458c <_printf_common+0xac>
 8004584:	f04f 30ff 	mov.w	r0, #4294967295
 8004588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800458c:	3501      	adds	r5, #1
 800458e:	e7c6      	b.n	800451e <_printf_common+0x3e>
 8004590:	18e1      	adds	r1, r4, r3
 8004592:	1c5a      	adds	r2, r3, #1
 8004594:	2030      	movs	r0, #48	@ 0x30
 8004596:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800459a:	4422      	add	r2, r4
 800459c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80045a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80045a4:	3302      	adds	r3, #2
 80045a6:	e7c7      	b.n	8004538 <_printf_common+0x58>
 80045a8:	2301      	movs	r3, #1
 80045aa:	4622      	mov	r2, r4
 80045ac:	4641      	mov	r1, r8
 80045ae:	4638      	mov	r0, r7
 80045b0:	47c8      	blx	r9
 80045b2:	3001      	adds	r0, #1
 80045b4:	d0e6      	beq.n	8004584 <_printf_common+0xa4>
 80045b6:	3601      	adds	r6, #1
 80045b8:	e7d9      	b.n	800456e <_printf_common+0x8e>
	...

080045bc <_printf_i>:
 80045bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045c0:	7e0f      	ldrb	r7, [r1, #24]
 80045c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80045c4:	2f78      	cmp	r7, #120	@ 0x78
 80045c6:	4691      	mov	r9, r2
 80045c8:	4680      	mov	r8, r0
 80045ca:	460c      	mov	r4, r1
 80045cc:	469a      	mov	sl, r3
 80045ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80045d2:	d807      	bhi.n	80045e4 <_printf_i+0x28>
 80045d4:	2f62      	cmp	r7, #98	@ 0x62
 80045d6:	d80a      	bhi.n	80045ee <_printf_i+0x32>
 80045d8:	2f00      	cmp	r7, #0
 80045da:	f000 80d1 	beq.w	8004780 <_printf_i+0x1c4>
 80045de:	2f58      	cmp	r7, #88	@ 0x58
 80045e0:	f000 80b8 	beq.w	8004754 <_printf_i+0x198>
 80045e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80045e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80045ec:	e03a      	b.n	8004664 <_printf_i+0xa8>
 80045ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80045f2:	2b15      	cmp	r3, #21
 80045f4:	d8f6      	bhi.n	80045e4 <_printf_i+0x28>
 80045f6:	a101      	add	r1, pc, #4	@ (adr r1, 80045fc <_printf_i+0x40>)
 80045f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80045fc:	08004655 	.word	0x08004655
 8004600:	08004669 	.word	0x08004669
 8004604:	080045e5 	.word	0x080045e5
 8004608:	080045e5 	.word	0x080045e5
 800460c:	080045e5 	.word	0x080045e5
 8004610:	080045e5 	.word	0x080045e5
 8004614:	08004669 	.word	0x08004669
 8004618:	080045e5 	.word	0x080045e5
 800461c:	080045e5 	.word	0x080045e5
 8004620:	080045e5 	.word	0x080045e5
 8004624:	080045e5 	.word	0x080045e5
 8004628:	08004767 	.word	0x08004767
 800462c:	08004693 	.word	0x08004693
 8004630:	08004721 	.word	0x08004721
 8004634:	080045e5 	.word	0x080045e5
 8004638:	080045e5 	.word	0x080045e5
 800463c:	08004789 	.word	0x08004789
 8004640:	080045e5 	.word	0x080045e5
 8004644:	08004693 	.word	0x08004693
 8004648:	080045e5 	.word	0x080045e5
 800464c:	080045e5 	.word	0x080045e5
 8004650:	08004729 	.word	0x08004729
 8004654:	6833      	ldr	r3, [r6, #0]
 8004656:	1d1a      	adds	r2, r3, #4
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	6032      	str	r2, [r6, #0]
 800465c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004660:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004664:	2301      	movs	r3, #1
 8004666:	e09c      	b.n	80047a2 <_printf_i+0x1e6>
 8004668:	6833      	ldr	r3, [r6, #0]
 800466a:	6820      	ldr	r0, [r4, #0]
 800466c:	1d19      	adds	r1, r3, #4
 800466e:	6031      	str	r1, [r6, #0]
 8004670:	0606      	lsls	r6, r0, #24
 8004672:	d501      	bpl.n	8004678 <_printf_i+0xbc>
 8004674:	681d      	ldr	r5, [r3, #0]
 8004676:	e003      	b.n	8004680 <_printf_i+0xc4>
 8004678:	0645      	lsls	r5, r0, #25
 800467a:	d5fb      	bpl.n	8004674 <_printf_i+0xb8>
 800467c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004680:	2d00      	cmp	r5, #0
 8004682:	da03      	bge.n	800468c <_printf_i+0xd0>
 8004684:	232d      	movs	r3, #45	@ 0x2d
 8004686:	426d      	negs	r5, r5
 8004688:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800468c:	4858      	ldr	r0, [pc, #352]	@ (80047f0 <_printf_i+0x234>)
 800468e:	230a      	movs	r3, #10
 8004690:	e011      	b.n	80046b6 <_printf_i+0xfa>
 8004692:	6821      	ldr	r1, [r4, #0]
 8004694:	6833      	ldr	r3, [r6, #0]
 8004696:	0608      	lsls	r0, r1, #24
 8004698:	f853 5b04 	ldr.w	r5, [r3], #4
 800469c:	d402      	bmi.n	80046a4 <_printf_i+0xe8>
 800469e:	0649      	lsls	r1, r1, #25
 80046a0:	bf48      	it	mi
 80046a2:	b2ad      	uxthmi	r5, r5
 80046a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80046a6:	4852      	ldr	r0, [pc, #328]	@ (80047f0 <_printf_i+0x234>)
 80046a8:	6033      	str	r3, [r6, #0]
 80046aa:	bf14      	ite	ne
 80046ac:	230a      	movne	r3, #10
 80046ae:	2308      	moveq	r3, #8
 80046b0:	2100      	movs	r1, #0
 80046b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80046b6:	6866      	ldr	r6, [r4, #4]
 80046b8:	60a6      	str	r6, [r4, #8]
 80046ba:	2e00      	cmp	r6, #0
 80046bc:	db05      	blt.n	80046ca <_printf_i+0x10e>
 80046be:	6821      	ldr	r1, [r4, #0]
 80046c0:	432e      	orrs	r6, r5
 80046c2:	f021 0104 	bic.w	r1, r1, #4
 80046c6:	6021      	str	r1, [r4, #0]
 80046c8:	d04b      	beq.n	8004762 <_printf_i+0x1a6>
 80046ca:	4616      	mov	r6, r2
 80046cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80046d0:	fb03 5711 	mls	r7, r3, r1, r5
 80046d4:	5dc7      	ldrb	r7, [r0, r7]
 80046d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80046da:	462f      	mov	r7, r5
 80046dc:	42bb      	cmp	r3, r7
 80046de:	460d      	mov	r5, r1
 80046e0:	d9f4      	bls.n	80046cc <_printf_i+0x110>
 80046e2:	2b08      	cmp	r3, #8
 80046e4:	d10b      	bne.n	80046fe <_printf_i+0x142>
 80046e6:	6823      	ldr	r3, [r4, #0]
 80046e8:	07df      	lsls	r7, r3, #31
 80046ea:	d508      	bpl.n	80046fe <_printf_i+0x142>
 80046ec:	6923      	ldr	r3, [r4, #16]
 80046ee:	6861      	ldr	r1, [r4, #4]
 80046f0:	4299      	cmp	r1, r3
 80046f2:	bfde      	ittt	le
 80046f4:	2330      	movle	r3, #48	@ 0x30
 80046f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80046fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80046fe:	1b92      	subs	r2, r2, r6
 8004700:	6122      	str	r2, [r4, #16]
 8004702:	f8cd a000 	str.w	sl, [sp]
 8004706:	464b      	mov	r3, r9
 8004708:	aa03      	add	r2, sp, #12
 800470a:	4621      	mov	r1, r4
 800470c:	4640      	mov	r0, r8
 800470e:	f7ff fee7 	bl	80044e0 <_printf_common>
 8004712:	3001      	adds	r0, #1
 8004714:	d14a      	bne.n	80047ac <_printf_i+0x1f0>
 8004716:	f04f 30ff 	mov.w	r0, #4294967295
 800471a:	b004      	add	sp, #16
 800471c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004720:	6823      	ldr	r3, [r4, #0]
 8004722:	f043 0320 	orr.w	r3, r3, #32
 8004726:	6023      	str	r3, [r4, #0]
 8004728:	4832      	ldr	r0, [pc, #200]	@ (80047f4 <_printf_i+0x238>)
 800472a:	2778      	movs	r7, #120	@ 0x78
 800472c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004730:	6823      	ldr	r3, [r4, #0]
 8004732:	6831      	ldr	r1, [r6, #0]
 8004734:	061f      	lsls	r7, r3, #24
 8004736:	f851 5b04 	ldr.w	r5, [r1], #4
 800473a:	d402      	bmi.n	8004742 <_printf_i+0x186>
 800473c:	065f      	lsls	r7, r3, #25
 800473e:	bf48      	it	mi
 8004740:	b2ad      	uxthmi	r5, r5
 8004742:	6031      	str	r1, [r6, #0]
 8004744:	07d9      	lsls	r1, r3, #31
 8004746:	bf44      	itt	mi
 8004748:	f043 0320 	orrmi.w	r3, r3, #32
 800474c:	6023      	strmi	r3, [r4, #0]
 800474e:	b11d      	cbz	r5, 8004758 <_printf_i+0x19c>
 8004750:	2310      	movs	r3, #16
 8004752:	e7ad      	b.n	80046b0 <_printf_i+0xf4>
 8004754:	4826      	ldr	r0, [pc, #152]	@ (80047f0 <_printf_i+0x234>)
 8004756:	e7e9      	b.n	800472c <_printf_i+0x170>
 8004758:	6823      	ldr	r3, [r4, #0]
 800475a:	f023 0320 	bic.w	r3, r3, #32
 800475e:	6023      	str	r3, [r4, #0]
 8004760:	e7f6      	b.n	8004750 <_printf_i+0x194>
 8004762:	4616      	mov	r6, r2
 8004764:	e7bd      	b.n	80046e2 <_printf_i+0x126>
 8004766:	6833      	ldr	r3, [r6, #0]
 8004768:	6825      	ldr	r5, [r4, #0]
 800476a:	6961      	ldr	r1, [r4, #20]
 800476c:	1d18      	adds	r0, r3, #4
 800476e:	6030      	str	r0, [r6, #0]
 8004770:	062e      	lsls	r6, r5, #24
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	d501      	bpl.n	800477a <_printf_i+0x1be>
 8004776:	6019      	str	r1, [r3, #0]
 8004778:	e002      	b.n	8004780 <_printf_i+0x1c4>
 800477a:	0668      	lsls	r0, r5, #25
 800477c:	d5fb      	bpl.n	8004776 <_printf_i+0x1ba>
 800477e:	8019      	strh	r1, [r3, #0]
 8004780:	2300      	movs	r3, #0
 8004782:	6123      	str	r3, [r4, #16]
 8004784:	4616      	mov	r6, r2
 8004786:	e7bc      	b.n	8004702 <_printf_i+0x146>
 8004788:	6833      	ldr	r3, [r6, #0]
 800478a:	1d1a      	adds	r2, r3, #4
 800478c:	6032      	str	r2, [r6, #0]
 800478e:	681e      	ldr	r6, [r3, #0]
 8004790:	6862      	ldr	r2, [r4, #4]
 8004792:	2100      	movs	r1, #0
 8004794:	4630      	mov	r0, r6
 8004796:	f7fb fd43 	bl	8000220 <memchr>
 800479a:	b108      	cbz	r0, 80047a0 <_printf_i+0x1e4>
 800479c:	1b80      	subs	r0, r0, r6
 800479e:	6060      	str	r0, [r4, #4]
 80047a0:	6863      	ldr	r3, [r4, #4]
 80047a2:	6123      	str	r3, [r4, #16]
 80047a4:	2300      	movs	r3, #0
 80047a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047aa:	e7aa      	b.n	8004702 <_printf_i+0x146>
 80047ac:	6923      	ldr	r3, [r4, #16]
 80047ae:	4632      	mov	r2, r6
 80047b0:	4649      	mov	r1, r9
 80047b2:	4640      	mov	r0, r8
 80047b4:	47d0      	blx	sl
 80047b6:	3001      	adds	r0, #1
 80047b8:	d0ad      	beq.n	8004716 <_printf_i+0x15a>
 80047ba:	6823      	ldr	r3, [r4, #0]
 80047bc:	079b      	lsls	r3, r3, #30
 80047be:	d413      	bmi.n	80047e8 <_printf_i+0x22c>
 80047c0:	68e0      	ldr	r0, [r4, #12]
 80047c2:	9b03      	ldr	r3, [sp, #12]
 80047c4:	4298      	cmp	r0, r3
 80047c6:	bfb8      	it	lt
 80047c8:	4618      	movlt	r0, r3
 80047ca:	e7a6      	b.n	800471a <_printf_i+0x15e>
 80047cc:	2301      	movs	r3, #1
 80047ce:	4632      	mov	r2, r6
 80047d0:	4649      	mov	r1, r9
 80047d2:	4640      	mov	r0, r8
 80047d4:	47d0      	blx	sl
 80047d6:	3001      	adds	r0, #1
 80047d8:	d09d      	beq.n	8004716 <_printf_i+0x15a>
 80047da:	3501      	adds	r5, #1
 80047dc:	68e3      	ldr	r3, [r4, #12]
 80047de:	9903      	ldr	r1, [sp, #12]
 80047e0:	1a5b      	subs	r3, r3, r1
 80047e2:	42ab      	cmp	r3, r5
 80047e4:	dcf2      	bgt.n	80047cc <_printf_i+0x210>
 80047e6:	e7eb      	b.n	80047c0 <_printf_i+0x204>
 80047e8:	2500      	movs	r5, #0
 80047ea:	f104 0619 	add.w	r6, r4, #25
 80047ee:	e7f5      	b.n	80047dc <_printf_i+0x220>
 80047f0:	08004929 	.word	0x08004929
 80047f4:	0800493a 	.word	0x0800493a

080047f8 <memmove>:
 80047f8:	4288      	cmp	r0, r1
 80047fa:	b510      	push	{r4, lr}
 80047fc:	eb01 0402 	add.w	r4, r1, r2
 8004800:	d902      	bls.n	8004808 <memmove+0x10>
 8004802:	4284      	cmp	r4, r0
 8004804:	4623      	mov	r3, r4
 8004806:	d807      	bhi.n	8004818 <memmove+0x20>
 8004808:	1e43      	subs	r3, r0, #1
 800480a:	42a1      	cmp	r1, r4
 800480c:	d008      	beq.n	8004820 <memmove+0x28>
 800480e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004812:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004816:	e7f8      	b.n	800480a <memmove+0x12>
 8004818:	4402      	add	r2, r0
 800481a:	4601      	mov	r1, r0
 800481c:	428a      	cmp	r2, r1
 800481e:	d100      	bne.n	8004822 <memmove+0x2a>
 8004820:	bd10      	pop	{r4, pc}
 8004822:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004826:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800482a:	e7f7      	b.n	800481c <memmove+0x24>

0800482c <_sbrk_r>:
 800482c:	b538      	push	{r3, r4, r5, lr}
 800482e:	4d06      	ldr	r5, [pc, #24]	@ (8004848 <_sbrk_r+0x1c>)
 8004830:	2300      	movs	r3, #0
 8004832:	4604      	mov	r4, r0
 8004834:	4608      	mov	r0, r1
 8004836:	602b      	str	r3, [r5, #0]
 8004838:	f7fc fa96 	bl	8000d68 <_sbrk>
 800483c:	1c43      	adds	r3, r0, #1
 800483e:	d102      	bne.n	8004846 <_sbrk_r+0x1a>
 8004840:	682b      	ldr	r3, [r5, #0]
 8004842:	b103      	cbz	r3, 8004846 <_sbrk_r+0x1a>
 8004844:	6023      	str	r3, [r4, #0]
 8004846:	bd38      	pop	{r3, r4, r5, pc}
 8004848:	200002b8 	.word	0x200002b8

0800484c <memcpy>:
 800484c:	440a      	add	r2, r1
 800484e:	4291      	cmp	r1, r2
 8004850:	f100 33ff 	add.w	r3, r0, #4294967295
 8004854:	d100      	bne.n	8004858 <memcpy+0xc>
 8004856:	4770      	bx	lr
 8004858:	b510      	push	{r4, lr}
 800485a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800485e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004862:	4291      	cmp	r1, r2
 8004864:	d1f9      	bne.n	800485a <memcpy+0xe>
 8004866:	bd10      	pop	{r4, pc}

08004868 <_realloc_r>:
 8004868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800486c:	4607      	mov	r7, r0
 800486e:	4614      	mov	r4, r2
 8004870:	460d      	mov	r5, r1
 8004872:	b921      	cbnz	r1, 800487e <_realloc_r+0x16>
 8004874:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004878:	4611      	mov	r1, r2
 800487a:	f7ff bc4d 	b.w	8004118 <_malloc_r>
 800487e:	b92a      	cbnz	r2, 800488c <_realloc_r+0x24>
 8004880:	f7ff fbde 	bl	8004040 <_free_r>
 8004884:	4625      	mov	r5, r4
 8004886:	4628      	mov	r0, r5
 8004888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800488c:	f000 f81a 	bl	80048c4 <_malloc_usable_size_r>
 8004890:	4284      	cmp	r4, r0
 8004892:	4606      	mov	r6, r0
 8004894:	d802      	bhi.n	800489c <_realloc_r+0x34>
 8004896:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800489a:	d8f4      	bhi.n	8004886 <_realloc_r+0x1e>
 800489c:	4621      	mov	r1, r4
 800489e:	4638      	mov	r0, r7
 80048a0:	f7ff fc3a 	bl	8004118 <_malloc_r>
 80048a4:	4680      	mov	r8, r0
 80048a6:	b908      	cbnz	r0, 80048ac <_realloc_r+0x44>
 80048a8:	4645      	mov	r5, r8
 80048aa:	e7ec      	b.n	8004886 <_realloc_r+0x1e>
 80048ac:	42b4      	cmp	r4, r6
 80048ae:	4622      	mov	r2, r4
 80048b0:	4629      	mov	r1, r5
 80048b2:	bf28      	it	cs
 80048b4:	4632      	movcs	r2, r6
 80048b6:	f7ff ffc9 	bl	800484c <memcpy>
 80048ba:	4629      	mov	r1, r5
 80048bc:	4638      	mov	r0, r7
 80048be:	f7ff fbbf 	bl	8004040 <_free_r>
 80048c2:	e7f1      	b.n	80048a8 <_realloc_r+0x40>

080048c4 <_malloc_usable_size_r>:
 80048c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048c8:	1f18      	subs	r0, r3, #4
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	bfbc      	itt	lt
 80048ce:	580b      	ldrlt	r3, [r1, r0]
 80048d0:	18c0      	addlt	r0, r0, r3
 80048d2:	4770      	bx	lr

080048d4 <_init>:
 80048d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048d6:	bf00      	nop
 80048d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048da:	bc08      	pop	{r3}
 80048dc:	469e      	mov	lr, r3
 80048de:	4770      	bx	lr

080048e0 <_fini>:
 80048e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048e2:	bf00      	nop
 80048e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048e6:	bc08      	pop	{r3}
 80048e8:	469e      	mov	lr, r3
 80048ea:	4770      	bx	lr
