Info: Generated by version: 18.0 build 219
Info: Starting: Create simulation model
Info: qsys-generate D:\Pluzhnik\quartus_projects\image_processing\for_sim.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\Pluzhnik\quartus_projects\image_processing\for_sim --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading image_processing/for_sim.qsys
Progress: Reading input file
Progress: Adding fifo_0 [altera_generic_component 1.0]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: for_sim: "Transforming system: for_sim"
Info: for_sim: Running transform generation_view_transform
Info: for_sim: Running transform generation_view_transform took 0.000s
Info: for_sim: Running transform interconnect_transform_chooser
Info: for_sim: Running transform interconnect_transform_chooser took 0.047s
Info: for_sim: "Naming system components in system: for_sim"
Info: for_sim: "Processing generation queue"
Info: for_sim: "Generating: for_sim"
Info: for_sim: "Generating: data_store_fifo"
Info: for_sim: Done "for_sim" with 2 modules, 1 files
Info: Generating the following file(s) for MODELSIM simulator in D:/Pluzhnik/quartus_projects/image_processing/for_sim/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in D:/Pluzhnik/quartus_projects/image_processing/for_sim/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Pluzhnik/quartus_projects/image_processing/for_sim/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=D:\Pluzhnik\quartus_projects\image_processing\for_sim.qsys --output-directory=D:/Pluzhnik/quartus_projects/image_processing/for_sim/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Pluzhnik/quartus_projects/image_processing/for_sim/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in D:/Pluzhnik/quartus_projects/image_processing/for_sim/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Pluzhnik/quartus_projects/image_processing/for_sim/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Pluzhnik\quartus_projects\image_processing\for_sim.qsys --block-symbol-file --output-directory=D:\Pluzhnik\quartus_projects\image_processing\for_sim --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading image_processing/for_sim.qsys
Progress: Reading input file
Progress: Adding fifo_0 [altera_generic_component 1.0]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Warning: Creating netlists for third-party EDA synthesis is only supported for standalone IP. Skipping greybox generation for D:\Pluzhnik\quartus_projects\image_processing\for_sim.qsys.
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Pluzhnik\quartus_projects\image_processing\for_sim.qsys --synthesis=VERILOG --output-directory=D:\Pluzhnik\quartus_projects\image_processing\for_sim --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading image_processing/for_sim.qsys
Progress: Reading input file
Progress: Adding fifo_0 [altera_generic_component 1.0]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: for_sim: "Transforming system: for_sim"
Info: for_sim: Running transform generation_view_transform
Info: for_sim: Running transform generation_view_transform took 0.000s
Info: for_sim: Running transform interconnect_transform_chooser
Info: for_sim: Running transform interconnect_transform_chooser took 0.059s
Info: for_sim: "Naming system components in system: for_sim"
Info: for_sim: "Processing generation queue"
Info: for_sim: "Generating: for_sim"
Info: for_sim: "Generating: data_store_fifo"
Info: for_sim: Done "for_sim" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in for_sim. No files generated.
Info: Finished: Generate IP Core Documentation
