

================================================================
== Vitis HLS Report for 'convolution2_fix'
================================================================
* Date:           Tue Jul 19 17:08:30 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.50 ns|  6.912 ns|     2.84 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30289|    90097|  0.318 ms|  0.946 ms|  30289|  90097|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_332_1     |    30288|    90096|  1893 ~ 5631|          -|          -|    16|        no|
        | + VITIS_LOOP_334_2    |     1890|     5628|     45 ~ 134|          -|          -|    42|        no|
        |  ++ VITIS_LOOP_340_4  |       40|       40|            5|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_345_5  |       40|       40|            5|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_350_6  |       48|       48|            6|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_354_7  |       40|       40|            5|          -|          -|     8|        no|
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 10 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 26 15 20 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 10 
15 --> 16 26 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 21 26 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 20 
26 --> 27 
27 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 28 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln332 = store i5 0, i5 %d" [model_functions.cpp:332]   --->   Operation 29 'store' 'store_ln332' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln332 = br void" [model_functions.cpp:332]   --->   Operation 30 'br' 'br_ln332' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%d_8 = load i5 %d"   --->   Operation 31 'load' 'd_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i5 %d_8" [model_functions.cpp:332]   --->   Operation 32 'zext' 'zext_ln332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i5 %d_8"   --->   Operation 33 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1171 = trunc i5 %d_8"   --->   Operation 34 'trunc' 'trunc_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln1171, i3 0" [model_functions.cpp:332]   --->   Operation 35 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.36ns)   --->   "%icmp_ln332 = icmp_eq  i5 %d_8, i5 16" [model_functions.cpp:332]   --->   Operation 36 'icmp' 'icmp_ln332' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln332 = add i5 %d_8, i5 1" [model_functions.cpp:332]   --->   Operation 38 'add' 'add_ln332' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln332 = br i1 %icmp_ln332, void %.split9, void" [model_functions.cpp:332]   --->   Operation 39 'br' 'br_ln332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%secondBias_f_V_addr = getelementptr i21 %secondBias_f_V, i64 0, i64 %zext_ln332" [model_functions.cpp:332]   --->   Operation 40 'getelementptr' 'secondBias_f_V_addr' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.32ns)   --->   "%secondBias_f_V_load = load i4 %secondBias_f_V_addr" [model_functions.cpp:332]   --->   Operation 41 'load' 'secondBias_f_V_load' <Predicate = (!icmp_ln332)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln363 = ret" [model_functions.cpp:363]   --->   Operation 42 'ret' 'ret_ln363' <Predicate = (icmp_ln332)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [model_functions.cpp:330]   --->   Operation 43 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%secondBias_f_V_load = load i4 %secondBias_f_V_addr" [model_functions.cpp:332]   --->   Operation 44 'load' 'secondBias_f_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln334 = sext i21 %secondBias_f_V_load" [model_functions.cpp:334]   --->   Operation 45 'sext' 'sext_ln334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln334 = br void" [model_functions.cpp:334]   --->   Operation 46 'br' 'br_ln334' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.01>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%i = phi i6 %indvars_iv_next20, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge, i6 0, void %.split9"   --->   Operation 47 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i, i3 0"   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i, i4 0" [model_functions.cpp:339]   --->   Operation 49 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln339 = add i10 %tmp_9, i10 %zext_ln1171" [model_functions.cpp:339]   --->   Operation 50 'add' 'add_ln339' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i10 %add_ln339" [model_functions.cpp:339]   --->   Operation 51 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i36 %out_0, i64 0, i64 %zext_ln339" [model_functions.cpp:339]   --->   Operation 52 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.42ns)   --->   "%exitcond238 = icmp_eq  i6 %i, i6 42"   --->   Operation 53 'icmp' 'exitcond238' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 42, i64 42, i64 42"   --->   Operation 54 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.82ns)   --->   "%indvars_iv_next20 = add i6 %i, i6 1"   --->   Operation 55 'add' 'indvars_iv_next20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %exitcond238, void %.split, void" [model_functions.cpp:334]   --->   Operation 56 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [model_functions.cpp:330]   --->   Operation 57 'specloopname' 'specloopname_ln330' <Predicate = (!exitcond238)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln340 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213" [model_functions.cpp:340]   --->   Operation 58 'br' 'br_ln340' <Predicate = (!exitcond238)> <Delay = 1.58>
ST_4 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln332 = store i5 %add_ln332, i5 %d" [model_functions.cpp:332]   --->   Operation 59 'store' 'store_ln332' <Predicate = (exitcond238)> <Delay = 1.58>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (exitcond238)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.12>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%h = phi i4 0, void %.split, i4 %add_ln340, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213.split" [model_functions.cpp:340]   --->   Operation 61 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%lhs = phi i36 %sext_ln334, void %.split, i36 %add_ln415, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213.split" [model_functions.cpp:334]   --->   Operation 62 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1171_7 = zext i4 %h"   --->   Operation 63 'zext' 'zext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1171_8 = zext i4 %h"   --->   Operation 64 'zext' 'zext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.87ns)   --->   "%add_ln1171 = add i7 %tmp_cast, i7 %zext_ln1171_8"   --->   Operation 65 'add' 'add_ln1171' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1171_9 = zext i7 %add_ln1171"   --->   Operation 66 'zext' 'zext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%secondKernel_f_V_1_addr = getelementptr i20 %secondKernel_f_V_1, i64 0, i64 %zext_ln1171_9"   --->   Operation 67 'getelementptr' 'secondKernel_f_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln1169_1 = add i9 %tmp_s, i9 %zext_ln1171_7"   --->   Operation 68 'add' 'add_ln1169_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i9 %add_ln1169_1"   --->   Operation 69 'zext' 'zext_ln1169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr = getelementptr i36 %m_0_0_0_0, i64 0, i64 %zext_ln1169"   --->   Operation 70 'getelementptr' 'm_0_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.30ns)   --->   "%icmp_ln340 = icmp_eq  i4 %h, i4 8" [model_functions.cpp:340]   --->   Operation 71 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 72 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.73ns)   --->   "%add_ln340 = add i4 %h, i4 1" [model_functions.cpp:340]   --->   Operation 73 'add' 'add_ln340' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln340 = br i1 %icmp_ln340, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213.split, void" [model_functions.cpp:340]   --->   Operation 74 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (3.25ns)   --->   "%r_V = load i9 %m_0_0_0_0_addr"   --->   Operation 75 'load' 'r_V' <Predicate = (!icmp_ln340)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%secondKernel_f_V_1_load = load i7 %secondKernel_f_V_1_addr"   --->   Operation 76 'load' 'secondKernel_f_V_1_load' <Predicate = (!icmp_ln340)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 128> <ROM>
ST_5 : Operation 77 [1/1] (1.82ns)   --->   "%empty_59 = add i6 %i, i6 2"   --->   Operation 77 'add' 'empty_59' <Predicate = (icmp_ln340)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_59, i3 0"   --->   Operation 78 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.42ns)   --->   "%cmp50 = icmp_ult  i6 %empty_59, i6 42"   --->   Operation 79 'icmp' 'cmp50' <Predicate = (icmp_ln340)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %indvars_iv_next20, i3 0"   --->   Operation 80 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.42ns)   --->   "%cmp27 = icmp_eq  i6 %i, i6 0"   --->   Operation 81 'icmp' 'cmp27' <Predicate = (icmp_ln340)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.42ns)   --->   "%cmp87 = icmp_ult  i6 %indvars_iv_next20, i6 42"   --->   Operation 82 'icmp' 'cmp87' <Predicate = (icmp_ln340)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln736 = store i36 %lhs, i10 %out_0_addr"   --->   Operation 83 'store' 'store_ln736' <Predicate = (icmp_ln340)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_5 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln344 = br i1 %cmp27, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.preheader, void %._crit_edge" [model_functions.cpp:344]   --->   Operation 84 'br' 'br_ln344' <Predicate = (icmp_ln340)> <Delay = 1.58>
ST_5 : Operation 85 [1/1] (1.82ns)   --->   "%add_ln1169 = add i6 %i, i6 63"   --->   Operation 85 'add' 'add_ln1169' <Predicate = (icmp_ln340 & !cmp27)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln1169, i3 0"   --->   Operation 86 'bitconcatenate' 'tmp_12' <Predicate = (icmp_ln340 & !cmp27)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln345 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153" [model_functions.cpp:345]   --->   Operation 87 'br' 'br_ln345' <Predicate = (icmp_ln340 & !cmp27)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 88 [1/2] (3.25ns)   --->   "%r_V = load i9 %m_0_0_0_0_addr"   --->   Operation 88 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_6 : Operation 89 [1/2] (3.25ns)   --->   "%secondKernel_f_V_1_load = load i7 %secondKernel_f_V_1_addr"   --->   Operation 89 'load' 'secondKernel_f_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 128> <ROM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i36 %r_V"   --->   Operation 90 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i20 %secondKernel_f_V_1_load"   --->   Operation 91 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (6.91ns)   --->   "%r_V_15 = mul i55 %sext_ln1171, i55 %sext_ln1168"   --->   Operation 92 'mul' 'r_V_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 93 [1/2] (6.91ns)   --->   "%r_V_15 = mul i55 %sext_ln1171, i55 %sext_ln1168"   --->   Operation 93 'mul' 'r_V_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i55 %r_V_15"   --->   Operation 94 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [model_functions.cpp:330]   --->   Operation 95 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs, i19 0"   --->   Operation 96 'bitconcatenate' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (3.28ns)   --->   "%ret_V = add i55 %lhs_4, i55 %r_V_15"   --->   Operation 97 'add' 'ret_V' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Val2_6 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V, i32 19, i32 54"   --->   Operation 98 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 19"   --->   Operation 99 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 18"   --->   Operation 100 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (2.43ns)   --->   "%r = icmp_ne  i18 %trunc_ln727, i18 0"   --->   Operation 101 'icmp' 'r' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %p_Result_s, i1 %r"   --->   Operation 102 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %p_Result_19"   --->   Operation 103 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 104 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415 = add i36 %p_Val2_6, i36 %zext_ln415"   --->   Operation 105 'add' 'add_ln415' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.12>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%h_1 = phi i4 %add_ln345, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.split, i4 0, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.preheader" [model_functions.cpp:345]   --->   Operation 107 'phi' 'h_1' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_5 = phi i36 %add_ln415_2, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.split, i36 %lhs, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.preheader"   --->   Operation 108 'phi' 'lhs_5' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1171_10 = zext i4 %h_1"   --->   Operation 109 'zext' 'zext_ln1171_10' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1171_11 = zext i4 %h_1"   --->   Operation 110 'zext' 'zext_ln1171_11' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (1.87ns)   --->   "%add_ln1171_3 = add i7 %tmp_cast, i7 %zext_ln1171_11"   --->   Operation 111 'add' 'add_ln1171_3' <Predicate = (!cmp27)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1171_12 = zext i7 %add_ln1171_3"   --->   Operation 112 'zext' 'zext_ln1171_12' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%secondKernel_f_V_0_addr = getelementptr i20 %secondKernel_f_V_0, i64 0, i64 %zext_ln1171_12"   --->   Operation 113 'getelementptr' 'secondKernel_f_V_0_addr' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.82ns)   --->   "%add_ln1169_2 = add i9 %tmp_12, i9 %zext_ln1171_10"   --->   Operation 114 'add' 'add_ln1169_2' <Predicate = (!cmp27)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1169_1 = zext i9 %add_ln1169_2"   --->   Operation 115 'zext' 'zext_ln1169_1' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr_1 = getelementptr i36 %m_0_0_0_0, i64 0, i64 %zext_ln1169_1"   --->   Operation 116 'getelementptr' 'm_0_0_0_0_addr_1' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.30ns)   --->   "%icmp_ln345 = icmp_eq  i4 %h_1, i4 8" [model_functions.cpp:345]   --->   Operation 117 'icmp' 'icmp_ln345' <Predicate = (!cmp27)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 118 'speclooptripcount' 'empty_60' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.73ns)   --->   "%add_ln345 = add i4 %h_1, i4 1" [model_functions.cpp:345]   --->   Operation 119 'add' 'add_ln345' <Predicate = (!cmp27)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln345 = br i1 %icmp_ln345, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.split, void %.loopexit8" [model_functions.cpp:345]   --->   Operation 120 'br' 'br_ln345' <Predicate = (!cmp27)> <Delay = 0.00>
ST_10 : Operation 121 [2/2] (3.25ns)   --->   "%r_V_7 = load i9 %m_0_0_0_0_addr_1"   --->   Operation 121 'load' 'r_V_7' <Predicate = (!cmp27 & !icmp_ln345)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_10 : Operation 122 [2/2] (3.25ns)   --->   "%secondKernel_f_V_0_load = load i7 %secondKernel_f_V_0_addr"   --->   Operation 122 'load' 'secondKernel_f_V_0_load' <Predicate = (!cmp27 & !icmp_ln345)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 128> <ROM>
ST_10 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln736 = store i36 %lhs_5, i10 %out_0_addr"   --->   Operation 123 'store' 'store_ln736' <Predicate = (!cmp27 & icmp_ln345)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_10 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln349 = br void %._crit_edge" [model_functions.cpp:349]   --->   Operation 124 'br' 'br_ln349' <Predicate = (!cmp27 & icmp_ln345)> <Delay = 1.58>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%V1_i_i_i_i_i67280_promoted = phi i36 %lhs_5, void %.loopexit8, i36 %lhs, void"   --->   Operation 125 'phi' 'V1_i_i_i_i_i67280_promoted' <Predicate = (icmp_ln345) | (cmp27)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %cmp50, void, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader" [model_functions.cpp:349]   --->   Operation 126 'br' 'br_ln349' <Predicate = (icmp_ln345) | (cmp27)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.70ns)   --->   "%br_ln353 = br i1 %cmp87, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [model_functions.cpp:353]   --->   Operation 127 'br' 'br_ln353' <Predicate = (icmp_ln345 & !cmp50) | (cmp27 & !cmp50)> <Delay = 1.70>
ST_10 : Operation 128 [1/1] (1.58ns)   --->   "%br_ln1171 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 128 'br' 'br_ln1171' <Predicate = (icmp_ln345 & !cmp50 & cmp87) | (cmp27 & !cmp50 & cmp87)> <Delay = 1.58>
ST_10 : Operation 129 [1/1] (1.58ns)   --->   "%br_ln1171 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 129 'br' 'br_ln1171' <Predicate = (icmp_ln345 & cmp50) | (cmp27 & cmp50)> <Delay = 1.58>

State 11 <SV = 6> <Delay = 3.25>
ST_11 : Operation 130 [1/2] (3.25ns)   --->   "%r_V_7 = load i9 %m_0_0_0_0_addr_1"   --->   Operation 130 'load' 'r_V_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_11 : Operation 131 [1/2] (3.25ns)   --->   "%secondKernel_f_V_0_load = load i7 %secondKernel_f_V_0_addr"   --->   Operation 131 'load' 'secondKernel_f_V_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 128> <ROM>

State 12 <SV = 7> <Delay = 6.91>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1168_1 = sext i36 %r_V_7"   --->   Operation 132 'sext' 'sext_ln1168_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i20 %secondKernel_f_V_0_load"   --->   Operation 133 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [2/2] (6.91ns)   --->   "%r_V_16 = mul i55 %sext_ln1171_2, i55 %sext_ln1168_1"   --->   Operation 134 'mul' 'r_V_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.91>
ST_13 : Operation 135 [1/2] (6.91ns)   --->   "%r_V_16 = mul i55 %sext_ln1171_2, i55 %sext_ln1168_1"   --->   Operation 135 'mul' 'r_V_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i55 %r_V_16"   --->   Operation 136 'trunc' 'trunc_ln727_2' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 6.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [model_functions.cpp:330]   --->   Operation 137 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs_5, i19 0"   --->   Operation 138 'bitconcatenate' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (3.28ns)   --->   "%ret_V_3 = add i55 %lhs_6, i55 %r_V_16"   --->   Operation 139 'add' 'ret_V_3' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%p_Val2_8 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V_3, i32 19, i32 54"   --->   Operation 140 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_3, i32 19"   --->   Operation 141 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_3, i32 18"   --->   Operation 142 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (2.43ns)   --->   "%r_2 = icmp_ne  i18 %trunc_ln727_2, i18 0"   --->   Operation 143 'icmp' 'r_2' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%or_ln412_2 = or i1 %p_Result_14, i1 %r_2"   --->   Operation 144 'or' 'or_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln412_2 = and i1 %or_ln412_2, i1 %p_Result_20"   --->   Operation 145 'and' 'and_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_2 = zext i1 %and_ln412_2"   --->   Operation 146 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_2 = add i36 %p_Val2_8, i36 %zext_ln415_2"   --->   Operation 147 'add' 'add_ln415_2' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153"   --->   Operation 148 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 5.12>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%h_3 = phi i4 %add_ln354, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i4 0, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [model_functions.cpp:354]   --->   Operation 149 'phi' 'h_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%lhs_10 = phi i36 %add_ln415_4, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i36 %V1_i_i_i_i_i67280_promoted, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 150 'phi' 'lhs_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1171_16 = zext i4 %h_3"   --->   Operation 151 'zext' 'zext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1171_17 = zext i4 %h_3"   --->   Operation 152 'zext' 'zext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (1.87ns)   --->   "%add_ln1171_5 = add i7 %tmp_cast, i7 %zext_ln1171_17"   --->   Operation 153 'add' 'add_ln1171_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1171_18 = zext i7 %add_ln1171_5"   --->   Operation 154 'zext' 'zext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%secondKernel_f_V_2_addr_1 = getelementptr i21 %secondKernel_f_V_2, i64 0, i64 %zext_ln1171_18"   --->   Operation 155 'getelementptr' 'secondKernel_f_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (1.82ns)   --->   "%add_ln1169_5 = add i9 %tmp_11, i9 %zext_ln1171_16"   --->   Operation 156 'add' 'add_ln1169_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1169_4 = zext i9 %add_ln1169_5"   --->   Operation 157 'zext' 'zext_ln1169_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr_4 = getelementptr i36 %m_0_0_0_0, i64 0, i64 %zext_ln1169_4"   --->   Operation 158 'getelementptr' 'm_0_0_0_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (1.30ns)   --->   "%icmp_ln354 = icmp_eq  i4 %h_3, i4 8" [model_functions.cpp:354]   --->   Operation 159 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 160 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (1.73ns)   --->   "%add_ln354 = add i4 %h_3, i4 1" [model_functions.cpp:354]   --->   Operation 161 'add' 'add_ln354' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln354 = br i1 %icmp_ln354, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %.loopexit" [model_functions.cpp:354]   --->   Operation 162 'br' 'br_ln354' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [2/2] (3.25ns)   --->   "%r_V_13 = load i9 %m_0_0_0_0_addr_4"   --->   Operation 163 'load' 'r_V_13' <Predicate = (!icmp_ln354)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_15 : Operation 164 [2/2] (3.25ns)   --->   "%secondKernel_f_V_2_load_1 = load i7 %secondKernel_f_V_2_addr_1"   --->   Operation 164 'load' 'secondKernel_f_V_2_load_1' <Predicate = (!icmp_ln354)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_15 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln736 = store i36 %lhs_10, i10 %out_0_addr"   --->   Operation 165 'store' 'store_ln736' <Predicate = (icmp_ln354)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_15 : Operation 166 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 166 'br' 'br_ln0' <Predicate = (icmp_ln354)> <Delay = 1.70>

State 16 <SV = 7> <Delay = 3.25>
ST_16 : Operation 167 [1/2] (3.25ns)   --->   "%r_V_13 = load i9 %m_0_0_0_0_addr_4"   --->   Operation 167 'load' 'r_V_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_16 : Operation 168 [1/2] (3.25ns)   --->   "%secondKernel_f_V_2_load_1 = load i7 %secondKernel_f_V_2_addr_1"   --->   Operation 168 'load' 'secondKernel_f_V_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>

State 17 <SV = 8> <Delay = 6.91>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1168_4 = sext i36 %r_V_13"   --->   Operation 169 'sext' 'sext_ln1168_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i21 %secondKernel_f_V_2_load_1"   --->   Operation 170 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [2/2] (6.91ns)   --->   "%r_V_19 = mul i55 %sext_ln1171_5, i55 %sext_ln1168_4"   --->   Operation 171 'mul' 'r_V_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 6.91>
ST_18 : Operation 172 [1/2] (6.91ns)   --->   "%r_V_19 = mul i55 %sext_ln1171_5, i55 %sext_ln1168_4"   --->   Operation 172 'mul' 'r_V_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln727_3 = trunc i55 %r_V_19"   --->   Operation 173 'trunc' 'trunc_ln727_3' <Predicate = true> <Delay = 0.00>

State 19 <SV = 10> <Delay = 6.00>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [model_functions.cpp:330]   --->   Operation 174 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%lhs_11 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs_10, i19 0"   --->   Operation 175 'bitconcatenate' 'lhs_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (3.28ns)   --->   "%ret_V_6 = add i55 %lhs_11, i55 %r_V_19"   --->   Operation 176 'add' 'ret_V_6' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%p_Val2_12 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V_6, i32 19, i32 54"   --->   Operation 177 'partselect' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_6, i32 19"   --->   Operation 178 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_6, i32 18"   --->   Operation 179 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (2.43ns)   --->   "%r_4 = icmp_ne  i18 %trunc_ln727_3, i18 0"   --->   Operation 180 'icmp' 'r_4' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%or_ln412_4 = or i1 %p_Result_18, i1 %r_4"   --->   Operation 181 'or' 'or_ln412_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%and_ln412_4 = and i1 %or_ln412_4, i1 %p_Result_22"   --->   Operation 182 'and' 'and_ln412_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%zext_ln415_4 = zext i1 %and_ln412_4"   --->   Operation 183 'zext' 'zext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_4 = add i36 %p_Val2_12, i36 %zext_ln415_4"   --->   Operation 184 'add' 'add_ln415_4' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 185 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 6> <Delay = 5.12>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%h_2 = phi i4 %add_ln350, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, i4 0, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader" [model_functions.cpp:350]   --->   Operation 186 'phi' 'h_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%lhs_8 = phi i36 %add_ln415_3, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, i36 %V1_i_i_i_i_i67280_promoted, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader"   --->   Operation 187 'phi' 'lhs_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1171_13 = zext i4 %h_2"   --->   Operation 188 'zext' 'zext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1171_14 = zext i4 %h_2"   --->   Operation 189 'zext' 'zext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (1.87ns)   --->   "%add_ln1171_4 = add i7 %tmp_cast, i7 %zext_ln1171_14"   --->   Operation 190 'add' 'add_ln1171_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1171_15 = zext i7 %add_ln1171_4"   --->   Operation 191 'zext' 'zext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%secondKernel_f_V_2_addr = getelementptr i21 %secondKernel_f_V_2, i64 0, i64 %zext_ln1171_15"   --->   Operation 192 'getelementptr' 'secondKernel_f_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%secondKernel_f_V_3_addr = getelementptr i21 %secondKernel_f_V_3, i64 0, i64 %zext_ln1171_15"   --->   Operation 193 'getelementptr' 'secondKernel_f_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (1.82ns)   --->   "%add_ln1169_3 = add i9 %tmp_11, i9 %zext_ln1171_13"   --->   Operation 194 'add' 'add_ln1169_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1169_2 = zext i9 %add_ln1169_3"   --->   Operation 195 'zext' 'zext_ln1169_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr_2 = getelementptr i36 %m_0_0_0_0, i64 0, i64 %zext_ln1169_2"   --->   Operation 196 'getelementptr' 'm_0_0_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (1.82ns)   --->   "%add_ln1169_4 = add i9 %tmp_10, i9 %zext_ln1171_13"   --->   Operation 197 'add' 'add_ln1169_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1169_3 = zext i9 %add_ln1169_4"   --->   Operation 198 'zext' 'zext_ln1169_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr_3 = getelementptr i36 %m_0_0_0_0, i64 0, i64 %zext_ln1169_3"   --->   Operation 199 'getelementptr' 'm_0_0_0_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (1.30ns)   --->   "%icmp_ln350 = icmp_eq  i4 %h_2, i4 8" [model_functions.cpp:350]   --->   Operation 200 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 201 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (1.73ns)   --->   "%add_ln350 = add i4 %h_2, i4 1" [model_functions.cpp:350]   --->   Operation 202 'add' 'add_ln350' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %icmp_ln350, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.loopexit" [model_functions.cpp:350]   --->   Operation 203 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [2/2] (3.25ns)   --->   "%r_V_9 = load i9 %m_0_0_0_0_addr_2"   --->   Operation 204 'load' 'r_V_9' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_20 : Operation 205 [2/2] (3.25ns)   --->   "%secondKernel_f_V_2_load = load i7 %secondKernel_f_V_2_addr"   --->   Operation 205 'load' 'secondKernel_f_V_2_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_20 : Operation 206 [2/2] (3.25ns)   --->   "%r_V_11 = load i9 %m_0_0_0_0_addr_3"   --->   Operation 206 'load' 'r_V_11' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_20 : Operation 207 [2/2] (3.25ns)   --->   "%secondKernel_f_V_3_load = load i7 %secondKernel_f_V_3_addr"   --->   Operation 207 'load' 'secondKernel_f_V_3_load' <Predicate = (!icmp_ln350)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_20 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln736 = store i36 %lhs_8, i10 %out_0_addr"   --->   Operation 208 'store' 'store_ln736' <Predicate = (icmp_ln350)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_20 : Operation 209 [1/1] (1.70ns)   --->   "%br_ln359 = br void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [model_functions.cpp:359]   --->   Operation 209 'br' 'br_ln359' <Predicate = (icmp_ln350)> <Delay = 1.70>

State 21 <SV = 7> <Delay = 3.25>
ST_21 : Operation 210 [1/2] (3.25ns)   --->   "%r_V_9 = load i9 %m_0_0_0_0_addr_2"   --->   Operation 210 'load' 'r_V_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_21 : Operation 211 [1/2] (3.25ns)   --->   "%secondKernel_f_V_2_load = load i7 %secondKernel_f_V_2_addr"   --->   Operation 211 'load' 'secondKernel_f_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_21 : Operation 212 [1/2] (3.25ns)   --->   "%r_V_11 = load i9 %m_0_0_0_0_addr_3"   --->   Operation 212 'load' 'r_V_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_21 : Operation 213 [1/2] (3.25ns)   --->   "%secondKernel_f_V_3_load = load i7 %secondKernel_f_V_3_addr"   --->   Operation 213 'load' 'secondKernel_f_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>

State 22 <SV = 8> <Delay = 6.91>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1168_2 = sext i36 %r_V_9"   --->   Operation 214 'sext' 'sext_ln1168_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i21 %secondKernel_f_V_2_load"   --->   Operation 215 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 216 [2/2] (6.91ns)   --->   "%r_V_17 = mul i55 %sext_ln1171_3, i55 %sext_ln1168_2"   --->   Operation 216 'mul' 'r_V_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1168_3 = sext i36 %r_V_11"   --->   Operation 217 'sext' 'sext_ln1168_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i21 %secondKernel_f_V_3_load"   --->   Operation 218 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 219 [2/2] (6.91ns)   --->   "%r_V_18 = mul i55 %sext_ln1171_4, i55 %sext_ln1168_3"   --->   Operation 219 'mul' 'r_V_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 9> <Delay = 6.91>
ST_23 : Operation 220 [1/2] (6.91ns)   --->   "%r_V_17 = mul i55 %sext_ln1171_3, i55 %sext_ln1168_2"   --->   Operation 220 'mul' 'r_V_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln1168 = trunc i55 %r_V_17"   --->   Operation 221 'trunc' 'trunc_ln1168' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 222 [1/2] (6.91ns)   --->   "%r_V_18 = mul i55 %sext_ln1171_4, i55 %sext_ln1168_3"   --->   Operation 222 'mul' 'r_V_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln1168_1 = trunc i55 %r_V_18"   --->   Operation 223 'trunc' 'trunc_ln1168_1' <Predicate = true> <Delay = 0.00>

State 24 <SV = 10> <Delay = 4.57>
ST_24 : Operation 224 [1/1] (3.28ns)   --->   "%ret_V_4 = add i55 %r_V_18, i55 %r_V_17"   --->   Operation 224 'add' 'ret_V_4' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 225 [1/1] (2.13ns)   --->   "%sub_ln727 = sub i18 0, i18 %trunc_ln1168"   --->   Operation 225 'sub' 'sub_ln727' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 226 [1/1] (2.43ns)   --->   "%r_3 = icmp_ne  i18 %trunc_ln1168_1, i18 %sub_ln727"   --->   Operation 226 'icmp' 'r_3' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 11> <Delay = 6.00>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [model_functions.cpp:330]   --->   Operation 227 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%lhs_9 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs_8, i19 0"   --->   Operation 228 'bitconcatenate' 'lhs_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (3.28ns)   --->   "%ret_V_5 = add i55 %lhs_9, i55 %ret_V_4"   --->   Operation 229 'add' 'ret_V_5' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%p_Val2_10 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V_5, i32 19, i32 54"   --->   Operation 230 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_5, i32 19"   --->   Operation 231 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_4, i32 18"   --->   Operation 232 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%or_ln412_3 = or i1 %p_Result_16, i1 %r_3"   --->   Operation 233 'or' 'or_ln412_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%and_ln412_3 = and i1 %or_ln412_3, i1 %p_Result_21"   --->   Operation 234 'and' 'and_ln412_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln415_3 = zext i1 %and_ln412_3"   --->   Operation 235 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_3 = add i36 %p_Val2_10, i36 %zext_ln415_3"   --->   Operation 236 'add' 'add_ln415_3' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi72ELi34ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 237 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 7> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%empty_63 = phi i36 %lhs_8, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.loopexit, i36 %lhs_10, void %.loopexit, i36 %V1_i_i_i_i_i67280_promoted, void"   --->   Operation 238 'phi' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %empty_63, i32 35"   --->   Operation 239 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln359 = br i1 %tmp, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge, void %_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit" [model_functions.cpp:359]   --->   Operation 240 'br' 'br_ln359' <Predicate = true> <Delay = 0.00>

State 27 <SV = 8> <Delay = 3.25>
ST_27 : Operation 241 [1/1] (3.25ns)   --->   "%store_ln359 = store i36 0, i10 %out_0_addr" [model_functions.cpp:359]   --->   Operation 241 'store' 'store_ln359' <Predicate = (tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln359 = br void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge" [model_functions.cpp:359]   --->   Operation 242 'br' 'br_ln359' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 243 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.5ns, clock uncertainty: 2.84ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('d') [8]  (0 ns)
	'store' operation ('store_ln332', model_functions.cpp:332) of constant 0 on local variable 'd' [9]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('d') on local variable 'd' [12]  (0 ns)
	'getelementptr' operation ('secondBias_f_V_addr', model_functions.cpp:332) [23]  (0 ns)
	'load' operation ('secondBias_f_V_load', model_functions.cpp:332) on array 'secondBias_f_V' [24]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('secondBias_f_V_load', model_functions.cpp:332) on array 'secondBias_f_V' [24]  (2.32 ns)

 <State 4>: 3.01ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('indvars_iv_next20') [28]  (0 ns)
	'add' operation ('indvars_iv_next20') [36]  (1.83 ns)
	blocking operation 1.19 ns on control path)

 <State 5>: 5.12ns
The critical path consists of the following:
	'phi' operation ('h', model_functions.cpp:340) with incoming values : ('add_ln340', model_functions.cpp:340) [42]  (0 ns)
	'add' operation ('add_ln1171') [46]  (1.87 ns)
	'getelementptr' operation ('secondKernel_f_V_1_addr') [48]  (0 ns)
	'load' operation ('secondKernel_f_V_1_load') on array 'secondKernel_f_V_1' [60]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'm_0_0_0_0' [58]  (3.25 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [62]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [62]  (6.91 ns)

 <State 9>: 6ns
The critical path consists of the following:
	'add' operation ('ret.V') [64]  (3.29 ns)
	'add' operation ('add_ln415') [73]  (2.71 ns)

 <State 10>: 5.12ns
The critical path consists of the following:
	'phi' operation ('h', model_functions.cpp:345) with incoming values : ('add_ln345', model_functions.cpp:345) [89]  (0 ns)
	'add' operation ('add_ln1171_3') [93]  (1.87 ns)
	'getelementptr' operation ('secondKernel_f_V_0_addr') [95]  (0 ns)
	'load' operation ('secondKernel_f_V_0_load') on array 'secondKernel_f_V_0' [107]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'm_0_0_0_0' [105]  (3.25 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [109]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [109]  (6.91 ns)

 <State 14>: 6ns
The critical path consists of the following:
	'add' operation ('ret.V') [111]  (3.29 ns)
	'add' operation ('add_ln415_2') [120]  (2.71 ns)

 <State 15>: 5.12ns
The critical path consists of the following:
	'phi' operation ('h', model_functions.cpp:354) with incoming values : ('add_ln354', model_functions.cpp:354) [133]  (0 ns)
	'add' operation ('add_ln1171_5') [137]  (1.87 ns)
	'getelementptr' operation ('secondKernel_f_V_2_addr_1') [139]  (0 ns)
	'load' operation ('secondKernel_f_V_2_load_1') on array 'secondKernel_f_V_2' [151]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'm_0_0_0_0' [149]  (3.25 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [153]  (6.91 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [153]  (6.91 ns)

 <State 19>: 6ns
The critical path consists of the following:
	'add' operation ('ret.V') [155]  (3.29 ns)
	'add' operation ('add_ln415_4') [164]  (2.71 ns)

 <State 20>: 5.12ns
The critical path consists of the following:
	'phi' operation ('h', model_functions.cpp:350) with incoming values : ('add_ln350', model_functions.cpp:350) [172]  (0 ns)
	'add' operation ('add_ln1171_4') [176]  (1.87 ns)
	'getelementptr' operation ('secondKernel_f_V_2_addr') [178]  (0 ns)
	'load' operation ('secondKernel_f_V_2_load') on array 'secondKernel_f_V_2' [194]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'm_0_0_0_0' [192]  (3.25 ns)

 <State 22>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [196]  (6.91 ns)

 <State 23>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [196]  (6.91 ns)

 <State 24>: 4.57ns
The critical path consists of the following:
	'sub' operation ('sub_ln727') [210]  (2.14 ns)
	'icmp' operation ('r') [211]  (2.43 ns)

 <State 25>: 6ns
The critical path consists of the following:
	'add' operation ('ret.V') [206]  (3.29 ns)
	'add' operation ('add_ln415_3') [215]  (2.71 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln359', model_functions.cpp:359) of constant 0 on array 'out_0' [225]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
