Using HLS to create a Verilog core for moving average filter
For further description refer to this book

Ehgu Proposal: An experiment towards an efficient HW design ecosystem
by Thrivikraman Murali

https://www.amazon.com/dp/B07TZGPKC8

If you like the idea of efficient hardware design ecosystem, become a patron here
https://www.patreon.com/3vm

