FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.4-2019 S011 (3890763) 9/18/2020}
"PAGE_NUMBER" = 11;
0"NC";
1"GND\g";
2"P3V3\g";
3"I2C_SDA";
4"I2C_SCL";
%"P3V3"
"1","(275,1800)","0","cnpower","I3";
;
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower"
HDL_POWER"P3V3";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"2;
%"GND"
"1","(625,1475)","0","cnpower","I4";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"1;
%"IOPORT"
"1","(775,1350)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"INOUT"
HDL_PORT"INOUT"3;
%"OUTPORT"
"1","(775,1300)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"CON3P"
"1","(850,1650)","2","cnconnector","I7";
;
CDS_LIB"cnconnector"
TYPE"MTLW-103-07-L-S-250"
$LOCATION"J1"
$SEC"1"
CDS_SEC"1"
CDS_LOCATION"J1";
"A<1>\NAC"
$PN"2"4;
"A<2>\NAC"
$PN"3"3;
"A<0>\NAC"
$PN"1"1;
%"RSMD0402"
"2","(200,1525)","1","cnpassive","I8";
;
CDS_LIB"cnpassive"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
PACK_TYPE"0.0625W"
TOL"1%"
VALUE"XX"
$LOCATION"R93"
$SEC"1"
CDS_SEC"1"
CDS_LOCATION"R93";
"A <SIZE-1..0>\NAC"
$PN"1"3;
"B <SIZE-1..0>\NAC"
$PN"2"2;
%"RSMD0402"
"2","(350,1525)","1","cnpassive","I9";
;
TOL"1%"
PACK_TYPE"0.0625W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
CDS_LIB"cnpassive"
VALUE"XX"
$LOCATION"R94"
$SEC"1"
CDS_SEC"1"
CDS_LOCATION"R94";
"A <SIZE-1..0>\NAC"
$PN"1"4;
"B <SIZE-1..0>\NAC"
$PN"2"2;
END.
