<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 171103.01 autogenerated file 
       Input: NVDLA_BDMA.rdl
       Parms: opendla.parms
       Date: Tue Feb 04 16:45:16 CET 2020
 -->

<map version="171103.01">
  <id>addrmap_NVDLA</id>
  <baseaddr>0</baseaddr>
  <shorttext>addrmap_NVDLA registers</shorttext>
  <regset>
    <id>NVDLA_BDMA</id>
    <shorttext>NVDLA_BDMA registers</shorttext>
    <baseaddr>0x10000</baseaddr>
    <reg>
      <id>CFG_SRC_ADDR_LOW</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_SRC_ADDR_LOW</shorttext>
      <baseaddr>0x10000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Bridge DMA Registers
]]></longtext>
      <field>
        <id>V32</id>
        <shorttext>V32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
//// catenate with CFG_SRC_ADDR_HIGH to form a 40bit addr
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_SRC_ADDR_HIGH</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_SRC_ADDR_HIGH</shorttext>
      <baseaddr>0x10004</baseaddr>
      <width>32</width>
      <field>
        <id>V8</id>
        <shorttext>V8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
//// catenate with CFG_SRC_ADDR_LOW to form a 40bit addr
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_DST_ADDR_LOW</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_DST_ADDR_LOW</shorttext>
      <baseaddr>0x10008</baseaddr>
      <width>32</width>
      <field>
        <id>V32</id>
        <shorttext>V32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
//// catenate with CFG_SRC_ADDR_HIGH to form a 40bit addr
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_DST_ADDR_HIGH</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_DST_ADDR_HIGH</shorttext>
      <baseaddr>0x1000c</baseaddr>
      <width>32</width>
      <field>
        <id>V8</id>
        <shorttext>V8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[
//// catenate with CFG_SRC_ADDR_LOW to form a 40bit addr
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_LINE</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_LINE</shorttext>
      <baseaddr>0x10010</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////+1
////in unit of 32B
]]></longtext>
      <field>
        <id>SIZE</id>
        <shorttext>SIZE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>13</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_CMD</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_CMD</shorttext>
      <baseaddr>0x10014</baseaddr>
      <width>32</width>
      <field>
        <id>SRC_RAM_TYPE</id>
        <shorttext>SRC_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>CFG_CMD_SRC_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CVSRAM</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>DST_RAM_TYPE</id>
        <shorttext>DST_RAM_TYPE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>CFG_CMD_DST_RAM_TYPE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>CVSRAM</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>MC</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_LINE_REPEAT</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_LINE_REPEAT</shorttext>
      <baseaddr>0x10018</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////+1: 
////NUMBER is from 0 to 0x1fff
////NUMBER[23:13] need be set as 0, which is reserved
]]></longtext>
      <field>
        <id>NUMBER</id>
        <shorttext>NUMBER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>24</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_SRC_LINE</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_SRC_LINE</shorttext>
      <baseaddr>0x1001c</baseaddr>
      <width>32</width>
      <field>
        <id>STRIDE</id>
        <shorttext>STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_DST_LINE</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_DST_LINE</shorttext>
      <baseaddr>0x10020</baseaddr>
      <width>32</width>
      <field>
        <id>STRIDE</id>
        <shorttext>STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_SURF_REPEAT</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_SURF_REPEAT</shorttext>
      <baseaddr>0x10024</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////+1
////NUMBER is from 0 to 0x1fff
////NUMBER[23:13] need be set as 0, which is reserved
]]></longtext>
      <field>
        <id>NUMBER</id>
        <shorttext>NUMBER field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>24</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_SRC_SURF</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_SRC_SURF</shorttext>
      <baseaddr>0x10028</baseaddr>
      <width>32</width>
      <field>
        <id>STRIDE</id>
        <shorttext>STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_DST_SURF</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_DST_SURF</shorttext>
      <baseaddr>0x1002c</baseaddr>
      <width>32</width>
      <field>
        <id>STRIDE</id>
        <shorttext>STRIDE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_OP</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_OP</shorttext>
      <baseaddr>0x10030</baseaddr>
      <width>32</width>
      <field>
        <id>EN</id>
        <shorttext>EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// 
]]></longtext>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>CFG_OP_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_LAUNCH0</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_LAUNCH0</shorttext>
      <baseaddr>0x10034</baseaddr>
      <width>32</width>
      <field>
        <id>GRP0_LAUNCH</id>
        <shorttext>GRP0_LAUNCH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>CFG_LAUNCH0_GRP0_LAUNCH_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_LAUNCH1</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_LAUNCH1</shorttext>
      <baseaddr>0x10038</baseaddr>
      <width>32</width>
      <field>
        <id>GRP1_LAUNCH</id>
        <shorttext>GRP1_LAUNCH field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>CFG_LAUNCH1_GRP1_LAUNCH_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CFG_STATUS</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>CFG_STATUS</shorttext>
      <baseaddr>0x1003c</baseaddr>
      <width>32</width>
      <field>
        <id>STALL_COUNT_EN</id>
        <shorttext>STALL_COUNT_EN field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>CFG_STATUS_STALL_COUNT_EN_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>STATUS</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>STATUS</shorttext>
      <baseaddr>0x10040</baseaddr>
      <width>32</width>
      <field>
        <id>FREE_SLOT</id>
        <shorttext>FREE_SLOT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>14</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>IDLE</id>
        <shorttext>IDLE field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>STATUS_IDLE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>GRP0_BUSY</id>
        <shorttext>GRP0_BUSY field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>STATUS_GRP0_BUSY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>GRP1_BUSY</id>
        <shorttext>GRP1_BUSY field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>STATUS_GRP1_BUSY_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NO</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>YES</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>STATUS_GRP0_READ_STALL</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>STATUS_GRP0_READ_STALL</shorttext>
      <baseaddr>0x10044</baseaddr>
      <width>32</width>
      <field>
        <id>COUNT</id>
        <shorttext>COUNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>STATUS_GRP0_WRITE_STALL</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>STATUS_GRP0_WRITE_STALL</shorttext>
      <baseaddr>0x10048</baseaddr>
      <width>32</width>
      <field>
        <id>COUNT</id>
        <shorttext>COUNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>STATUS_GRP1_READ_STALL</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>STATUS_GRP1_READ_STALL</shorttext>
      <baseaddr>0x1004c</baseaddr>
      <width>32</width>
      <field>
        <id>COUNT</id>
        <shorttext>COUNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>STATUS_GRP1_WRITE_STALL</id>
      <parentpath>NVDLA_BDMA</parentpath>
      <shorttext>STATUS_GRP1_WRITE_STALL</shorttext>
      <baseaddr>0x10050</baseaddr>
      <width>32</width>
      <field>
        <id>COUNT</id>
        <shorttext>COUNT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <highaddr>0x10053</highaddr>
  </regset>
</map>
