Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Projet INSA/Processeur/Test_Processeur_isim_beh.exe -prj D:/Projet INSA/Processeur/Test_Processeur_beh.prj work.Test_Processeur 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Projet INSA/Processeur/Pipeline.vhd" into library work
Parsing VHDL file "D:/Projet INSA/Processeur/Memoire_instruct.vhd" into library work
Parsing VHDL file "D:/Projet INSA/Processeur/MEMOIRE.vhd" into library work
Parsing VHDL file "D:/Projet INSA/Processeur/LC_MEM_RE.vhd" into library work
Parsing VHDL file "D:/Projet INSA/Processeur/LC_DATA.vhd" into library work
Parsing VHDL file "D:/Projet INSA/Processeur/LC_ALU.vhd" into library work
Parsing VHDL file "D:/Projet INSA/Processeur/BANC.vhd" into library work
Parsing VHDL file "D:/Projet INSA/Processeur/ALU.vhd" into library work
Parsing VHDL file "D:/Projet INSA/Processeur/Processeur.vhd" into library work
Parsing VHDL file "D:/Projet INSA/Processeur/Test_Processeur.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Memoire_instruct [memoire_instruct_default]
Compiling architecture behavioral of entity Pipeline [pipeline_default]
Compiling architecture behavioral of entity BANC [banc_default]
Compiling architecture behavioral of entity LC_ALU [lc_alu_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity LC_DATA [lc_data_default]
Compiling architecture behavioral of entity MEMOIRE [memoire_default]
Compiling architecture behavioral of entity LC_MEM_RE [lc_mem_re_default]
Compiling architecture behavioral of entity Processeur [processeur_default]
Compiling architecture behavior of entity test_processeur
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable D:/Projet INSA/Processeur/Test_Processeur_isim_beh.exe
Fuse Memory Usage: 48728 KB
Fuse CPU Usage: 858 ms
