TimeQuest Timing Analyzer report for Clock_240_tx
Sun Feb 23 13:06:12 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 100C Model Setup: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 100C Model Hold: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 100C Model Hold: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'
 16. Slow 1200mV 100C Model Minimum Pulse Width: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 100C Model Minimum Pulse Width: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 100C Model Minimum Pulse Width: 'inclk0'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Output Enable Times
 26. Minimum Output Enable Times
 27. Output Disable Times
 28. Minimum Output Disable Times
 29. Slow 1200mV 100C Model Metastability Report
 30. Slow 1200mV -40C Model Fmax Summary
 31. Slow 1200mV -40C Model Setup Summary
 32. Slow 1200mV -40C Model Hold Summary
 33. Slow 1200mV -40C Model Recovery Summary
 34. Slow 1200mV -40C Model Removal Summary
 35. Slow 1200mV -40C Model Minimum Pulse Width Summary
 36. Slow 1200mV -40C Model Setup: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV -40C Model Setup: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'
 38. Slow 1200mV -40C Model Hold: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV -40C Model Hold: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'
 40. Slow 1200mV -40C Model Minimum Pulse Width: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV -40C Model Minimum Pulse Width: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'
 42. Slow 1200mV -40C Model Minimum Pulse Width: 'inclk0'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Output Enable Times
 50. Minimum Output Enable Times
 51. Output Disable Times
 52. Minimum Output Disable Times
 53. Slow 1200mV -40C Model Metastability Report
 54. Fast 1200mV -40C Model Setup Summary
 55. Fast 1200mV -40C Model Hold Summary
 56. Fast 1200mV -40C Model Recovery Summary
 57. Fast 1200mV -40C Model Removal Summary
 58. Fast 1200mV -40C Model Minimum Pulse Width Summary
 59. Fast 1200mV -40C Model Setup: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV -40C Model Setup: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'
 61. Fast 1200mV -40C Model Hold: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV -40C Model Hold: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'
 63. Fast 1200mV -40C Model Minimum Pulse Width: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV -40C Model Minimum Pulse Width: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'
 65. Fast 1200mV -40C Model Minimum Pulse Width: 'inclk0'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Propagation Delay
 71. Minimum Propagation Delay
 72. Output Enable Times
 73. Minimum Output Enable Times
 74. Output Disable Times
 75. Minimum Output Disable Times
 76. Fast 1200mV -40C Model Metastability Report
 77. Multicorner Timing Analysis Summary
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Propagation Delay
 83. Minimum Propagation Delay
 84. Board Trace Model Assignments
 85. Input Transition Times
 86. Signal Integrity Metrics (Slow 1200mv n40c Model)
 87. Signal Integrity Metrics (Slow 1200mv 100c Model)
 88. Signal Integrity Metrics (Fast 1200mv n40c Model)
 89. Setup Transfers
 90. Hold Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths
 94. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; Clock_240_tx                                        ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6E22I7                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Clock Name                                                                ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                      ; Targets                                                                       ;
+---------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; inclk0                                                                    ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { inclk0 }                                                                    ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 4.166   ; 240.04 MHz ; 0.000 ; 2.083  ; 50.00      ; 1         ; 24          ;       ;        ;           ;            ; false    ; inclk0 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0] ; { transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] } ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 4.166   ; 240.04 MHz ; 0.260 ; 2.343  ; 50.00      ; 1         ; 24          ; 22.5  ;        ;           ;            ; false    ; inclk0 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0] ; { transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] } ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 4.166   ; 240.04 MHz ; 2.343 ; 4.426  ; 50.00      ; 1         ; 24          ; 202.5 ;        ;           ;            ; false    ; inclk0 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0] ; { transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] } ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 8.333   ; 120.0 MHz  ; 0.000 ; 4.166  ; 50.00      ; 1         ; 12          ;       ;        ;           ;            ; false    ; inclk0 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0] ; { transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] } ;
+---------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                             ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                ; Note ;
+------------+-----------------+---------------------------------------------------------------------------+------+
; 158.86 MHz ; 158.86 MHz      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 223.56 MHz ; 223.56 MHz      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                                               ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.307 ; -1.266        ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; -0.088 ; -0.136        ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                                               ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.292 ; 0.000         ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.415 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                                                 ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.166  ; 0.000         ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 3.907  ; 0.000         ;
; inclk0                                                                    ; 49.879 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                 ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -0.307 ; timer[3]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.802      ;
; -0.307 ; timer[3]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.802      ;
; -0.295 ; timer[2]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.790      ;
; -0.295 ; timer[2]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.790      ;
; -0.187 ; timer[0]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.682      ;
; -0.187 ; timer[0]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.682      ;
; -0.177 ; timer[7]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.672      ;
; -0.177 ; timer[7]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.672      ;
; -0.172 ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.416     ; 3.920      ;
; -0.079 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[17]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.195     ; 4.048      ;
; -0.079 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[23]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.195     ; 4.048      ;
; -0.079 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[21]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.195     ; 4.048      ;
; -0.079 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[20]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.195     ; 4.048      ;
; -0.079 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[18]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.195     ; 4.048      ;
; -0.079 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[16]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.195     ; 4.048      ;
; -0.054 ; ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component|altsyncram_0f91:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.416     ; 3.802      ;
; -0.051 ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.416     ; 3.799      ;
; -0.043 ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.416     ; 3.791      ;
; -0.025 ; timer[1]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.520      ;
; -0.025 ; timer[1]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.520      ;
; -0.006 ; timer[3]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.078     ; 4.092      ;
; 0.006  ; timer[2]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.078     ; 4.080      ;
; 0.019  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[17]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.194     ; 3.951      ;
; 0.019  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[23]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.194     ; 3.951      ;
; 0.019  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[21]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.194     ; 3.951      ;
; 0.019  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[20]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.194     ; 3.951      ;
; 0.019  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[18]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.194     ; 3.951      ;
; 0.019  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[16]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.194     ; 3.951      ;
; 0.061  ; timer[14]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.434      ;
; 0.061  ; timer[14]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.434      ;
; 0.070  ; ARTM_tx_240:transmitter|lookup_rslt_7[5]                                                                                                                                ; ARTM_tx_240:transmitter|phase_7[11]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.504     ; 3.590      ;
; 0.078  ; timer[4]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.417      ;
; 0.078  ; timer[4]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.417      ;
; 0.082  ; timer[11]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.413      ;
; 0.082  ; timer[11]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.413      ;
; 0.089  ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.416     ; 3.659      ;
; 0.093  ; timer[10]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.402      ;
; 0.093  ; timer[10]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.331      ; 4.402      ;
; 0.093  ; ARTM_tx_240:transmitter|lookup_rslt_1[2]                                                                                                                                ; ARTM_tx_240:transmitter|phase_1[11]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.483     ; 3.588      ;
; 0.094  ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_0[7]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 4.008      ;
; 0.095  ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_4[6]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 4.007      ;
; 0.102  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[17]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.195     ; 3.867      ;
; 0.102  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[23]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.195     ; 3.867      ;
; 0.102  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[21]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.195     ; 3.867      ;
; 0.102  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[20]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.195     ; 3.867      ;
; 0.102  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[18]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.195     ; 3.867      ;
; 0.102  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[16]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.195     ; 3.867      ;
; 0.114  ; timer[0]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.078     ; 3.972      ;
; 0.116  ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_4[7]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.062     ; 3.986      ;
; 0.123  ; ARTM_tx_240:transmitter|lookup_rslt_2[10]                                                                                                                               ; ARTM_tx_240:transmitter|phase_2[13]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.486     ; 3.555      ;
; 0.124  ; timer[7]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.078     ; 3.962      ;
; 0.135  ; ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component|altsyncram_ve91:auto_generated|q_a[10]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_2[10]                                                                                                               ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.002     ; 4.027      ;
; 0.136  ; ARTM_tx_240:transmitter|select_3[1]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.092     ; 3.936      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT14 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT15 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT13 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT16 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT17 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT22 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT23 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT24 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT20 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT21 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT25 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT19 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
; 0.139  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.125     ; 3.677      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                                                 ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -0.088 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[5] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.160     ; 4.093      ;
; -0.048 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 4.455      ;
; 0.086  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 4.321      ;
; 0.097  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 4.310      ;
; 0.103  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 4.344      ;
; 0.230  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[6] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.160     ; 3.775      ;
; 0.231  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 4.176      ;
; 0.238  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 4.169      ;
; 0.260  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 4.187      ;
; 0.271  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 4.136      ;
; 0.336  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.156     ; 3.673      ;
; 0.340  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.664      ;
; 0.340  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.664      ;
; 0.340  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.664      ;
; 0.340  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[2]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.664      ;
; 0.340  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[8]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.664      ;
; 0.340  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[4]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.664      ;
; 0.340  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[5]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.664      ;
; 0.340  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.664      ;
; 0.340  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[7]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.664      ;
; 0.341  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 4.106      ;
; 0.347  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.143     ; 3.675      ;
; 0.356  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 4.051      ;
; 0.373  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[4] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 4.074      ;
; 0.373  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 4.034      ;
; 0.373  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.143     ; 3.649      ;
; 0.398  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.143     ; 3.624      ;
; 0.405  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 4.002      ;
; 0.407  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 4.000      ;
; 0.410  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.142     ; 3.613      ;
; 0.434  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 4.013      ;
; 0.436  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.142     ; 3.587      ;
; 0.442  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.568     ; 3.155      ;
; 0.447  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.568     ; 3.150      ;
; 0.458  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.949      ;
; 0.461  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.142     ; 3.562      ;
; 0.498  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 3.949      ;
; 0.501  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.906      ;
; 0.504  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|outside_freq_range ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.137     ; 3.524      ;
; 0.518  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.889      ;
; 0.537  ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[11]                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.176     ; 3.452      ;
; 0.538  ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[9]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.176     ; 3.451      ;
; 0.548  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_d       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.859      ;
; 0.559  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.445      ;
; 0.559  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.445      ;
; 0.559  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.445      ;
; 0.559  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[2]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.445      ;
; 0.559  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[8]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.445      ;
; 0.559  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[4]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.445      ;
; 0.559  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[5]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.445      ;
; 0.559  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.445      ;
; 0.559  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[7]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.445      ;
; 0.559  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[4] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 3.888      ;
; 0.575  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.143     ; 3.447      ;
; 0.576  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_i_d     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.143     ; 3.446      ;
; 0.581  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.826      ;
; 0.592  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.815      ;
; 0.593  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.568     ; 3.004      ;
; 0.594  ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[6]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.176     ; 3.395      ;
; 0.594  ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[7]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.176     ; 3.395      ;
; 0.605  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.156     ; 3.404      ;
; 0.609  ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[0]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.160     ; 3.396      ;
; 0.621  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 3.826      ;
; 0.631  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; serial_IFC:SPI|SDO_r                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.578     ; 2.956      ;
; 0.636  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.156     ; 3.373      ;
; 0.636  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.142     ; 3.387      ;
; 0.642  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[1] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.765      ;
; 0.659  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.568     ; 2.938      ;
; 0.671  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_d       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 3.776      ;
; 0.672  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 3.775      ;
; 0.675  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.732      ;
; 0.682  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_d       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.725      ;
; 0.692  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.715      ;
; 0.699  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[3] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.305      ;
; 0.731  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.273      ;
; 0.731  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.273      ;
; 0.731  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.273      ;
; 0.731  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[2]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.273      ;
; 0.731  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[8]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.273      ;
; 0.731  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[4]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.273      ;
; 0.731  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[5]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.273      ;
; 0.731  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.273      ;
; 0.731  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[7]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.273      ;
; 0.733  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[4] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 3.714      ;
; 0.744  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[2] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.260      ;
; 0.757  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_dd ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.156     ; 3.252      ;
; 0.766  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.156     ; 3.243      ;
; 0.767  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.640      ;
; 0.787  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[1] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.620      ;
; 0.788  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|lock               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.137     ; 3.240      ;
; 0.806  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_d       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.601      ;
; 0.825  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|outside_freq_range ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.137     ; 3.203      ;
; 0.847  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 3.600      ;
; 0.854  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[4] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.116     ; 3.195      ;
; 0.859  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.282      ; 3.588      ;
; 0.862  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.242      ; 3.545      ;
; 0.869  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.135      ;
; 0.869  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.135      ;
; 0.869  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.135      ;
; 0.869  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[2]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.161     ; 3.135      ;
+--------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                    ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.292 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[0]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a5~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 0.950      ;
; 0.349 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[1]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a5~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.005      ;
; 0.360 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[1]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.022      ;
; 0.362 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[5]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.025      ;
; 0.364 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[2]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.027      ;
; 0.365 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[10]                                                                                   ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.028      ;
; 0.367 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[8]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.024      ;
; 0.370 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[0]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.032      ;
; 0.370 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[8]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.033      ;
; 0.371 ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                             ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0                                             ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.027      ;
; 0.372 ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                             ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0                                             ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.029      ;
; 0.379 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[13]                                                                                   ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.041      ;
; 0.381 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|dffe3a[0]                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 1.032      ;
; 0.384 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[9]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.046      ;
; 0.387 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[4]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.050      ;
; 0.391 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[6]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.054      ;
; 0.395 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[6]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a1~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.051      ;
; 0.399 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_test                                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_test                                                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.674      ;
; 0.405 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|altsyncram_5l31:altsyncram4|ram_block5a0~porta_address_reg0 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.049      ;
; 0.409 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[11]                                                                                   ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.071      ;
; 0.413 ; ARTM_tx_240:transmitter|alpha_5_d.11                                                                                                                             ; ARTM_tx_240:transmitter|phase_5[6]                                                                                                                                                         ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.101      ;
; 0.414 ; ARTM_tx_240:transmitter|alpha_5_d.11                                                                                                                             ; ARTM_tx_240:transmitter|phase_5[11]                                                                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.102      ;
; 0.416 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[8]                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[8]                                                                                                         ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; ARTM_tx_240:transmitter|ph_roll_5[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_5[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_6[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_6[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_7[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_7[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_5[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_5[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_4[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_4[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_0[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_0[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_2[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_2[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_1[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_1[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_3[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_3[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_1[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_1[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_2[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_2[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_0[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_0[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_3[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_3[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_6[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_6[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_4[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_4[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|ph_roll_7[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_7[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|sym_count[2]                                                                                                                             ; ARTM_tx_240:transmitter|sym_count[2]                                                                                                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.417 ; ARTM_tx_240:transmitter|sym_count[1]                                                                                                                             ; ARTM_tx_240:transmitter|sym_count[1]                                                                                                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.418 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[1]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a1~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.073      ;
; 0.420 ; timer[0]                                                                                                                                                         ; timer[0]                                                                                                                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.678      ;
; 0.420 ; ARTM_tx_240:transmitter|flip                                                                                                                                     ; ARTM_tx_240:transmitter|flip                                                                                                                                                               ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.678      ;
; 0.421 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.678      ;
; 0.438 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_ddddddd                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_dddddddd                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.696      ;
; 0.439 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[2]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[1]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.696      ;
; 0.440 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_dddddd                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_ddddddd                                                                                                         ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.698      ;
; 0.440 ; ARTM_tx_240:transmitter|roll_total_dd[13]                                                                                                                        ; ARTM_tx_240:transmitter|roll_total_ddd[13]                                                                                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.697      ;
; 0.440 ; ARTM_tx_240:transmitter|roll_total_d[13]                                                                                                                         ; ARTM_tx_240:transmitter|roll_total_dd[13]                                                                                                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.697      ;
; 0.440 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[3]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[2]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.697      ;
; 0.440 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[12]                                                                                                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[11]                                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.697      ;
; 0.440 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc|Rslt_pp[23]                                                                           ; ARTM_tx_240:transmitter|sym_phase[23]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.697      ;
; 0.441 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc|Rslt_pp[18]                                                                           ; ARTM_tx_240:transmitter|sym_phase[18]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[1]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|data_out                                                                                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[6]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[5]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[10]                                                                                                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[9]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[11]                                                                                                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[10]                                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.698      ;
; 0.441 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[13]                                                                                                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[12]                                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.698      ;
; 0.443 ; ARTM_tx_240:transmitter|sym_phase_of_d                                                                                                                           ; ARTM_tx_240:transmitter|sym_phase_of_dd                                                                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.700      ;
; 0.445 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[1]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[0]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.702      ;
; 0.446 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[31]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[15]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.704      ;
; 0.447 ; ARTM_tx_240:transmitter|Q_1                                                                                                                                      ; ARTM_tx_240:transmitter|Q_2                                                                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.705      ;
; 0.447 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[23]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[7]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.705      ;
; 0.449 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[29]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[13]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.707      ;
; 0.449 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[28]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[12]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.707      ;
; 0.449 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[26]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[10]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.707      ;
; 0.453 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[1]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.107      ;
; 0.455 ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                             ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.712      ;
; 0.455 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[1]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.108      ;
; 0.464 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_ddddd                                                                                 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_dddddd                                                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.722      ;
; 0.473 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc|Rslt_pp[26]                                                                           ; ARTM_tx_240:transmitter|sym_phase[26]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.730      ;
; 0.473 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc|Rslt_pp[25]                                                                           ; ARTM_tx_240:transmitter|sym_phase[25]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.730      ;
; 0.477 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d                                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd                                                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.735      ;
; 0.485 ; ARTM_tx_240:transmitter|Q_0                                                                                                                                      ; ARTM_tx_240:transmitter|Q_1                                                                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.743      ;
; 0.492 ; ARTM_tx_240:transmitter|sym_count[1]                                                                                                                             ; ARTM_tx_240:transmitter|sym_count[2]                                                                                                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.749      ;
; 0.503 ; ARTM_tx_240:transmitter|alpha_5_d.01                                                                                                                             ; ARTM_tx_240:transmitter|phase_5[13]                                                                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.191      ;
; 0.513 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[18]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_2[2]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.160      ; 0.878      ;
; 0.514 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[16]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_2[0]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.160      ; 0.879      ;
; 0.515 ; serial_IFC:SPI|bit_rate[25]                                                                                                                                      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[25]                                                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.173      ; 0.893      ;
; 0.517 ; serial_IFC:SPI|bit_rate[26]                                                                                                                                      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[26]                                                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.173      ; 0.895      ;
; 0.519 ; ARTM_tx_240:transmitter|alpha_5_d.11                                                                                                                             ; ARTM_tx_240:transmitter|phase_5[13]                                                                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.207      ;
; 0.527 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|dffe3a[1]                         ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|altsyncram_5l31:altsyncram4|ram_block5a0~portb_address_reg0 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.180      ;
; 0.528 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[10]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[10]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.182      ; 0.915      ;
; 0.529 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[12]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[12]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.182      ; 0.916      ;
; 0.529 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[11]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[11]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.182      ; 0.916      ;
; 0.531 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[9]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[9]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.182      ; 0.918      ;
; 0.531 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[13]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[13]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.182      ; 0.918      ;
; 0.536 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[6]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[6]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.173      ; 0.914      ;
; 0.537 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[2]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[2]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.173      ; 0.915      ;
; 0.538 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[4]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[4]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.173      ; 0.916      ;
; 0.538 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[1]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[1]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.173      ; 0.916      ;
; 0.539 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[7]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[7]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.173      ; 0.917      ;
; 0.540 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[5]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[5]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.173      ; 0.918      ;
; 0.540 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[3]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[3]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.173      ; 0.918      ;
; 0.540 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[17]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_2[1]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.160      ; 0.905      ;
; 0.544 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[15]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[15]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.182      ; 0.931      ;
; 0.557 ; ARTM_tx_240:transmitter|roll_total_1[13]                                                                                                                         ; ARTM_tx_240:transmitter|roll_total_d[13]                                                                                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.814      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.415 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_of      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_of      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[0]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[0]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[2]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[2]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[5]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[5]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[7]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[7]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[10]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[10]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.674      ;
; 0.416 ; serial_IFC:SPI|serial_tx_en                                                                               ; serial_IFC:SPI|serial_tx_en                                                                               ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; serial_IFC:SPI|bit_cnt_wr[2]                                                                              ; serial_IFC:SPI|bit_cnt_wr[2]                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; serial_IFC:SPI|bit_cnt_wr[1]                                                                              ; serial_IFC:SPI|bit_cnt_wr[1]                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; serial_IFC:SPI|bit_cnt[2]                                                                                 ; serial_IFC:SPI|bit_cnt[2]                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; serial_IFC:SPI|bit_cnt[1]                                                                                 ; serial_IFC:SPI|bit_cnt[1]                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|internal_data                                                                  ; Internal_Data_Gen:internal|internal_data                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[16]                                                                      ; Internal_Data_Gen:internal|shift[16]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[3]                                                                       ; Internal_Data_Gen:internal|shift[3]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[6]                                                                       ; Internal_Data_Gen:internal|shift[6]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[7]                                                                       ; Internal_Data_Gen:internal|shift[7]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[9]                                                                       ; Internal_Data_Gen:internal|shift[9]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[11]                                                                      ; Internal_Data_Gen:internal|shift[11]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[0]                                                                       ; Internal_Data_Gen:internal|shift[0]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[4]                                                                       ; Internal_Data_Gen:internal|shift[4]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[8]                                                                       ; Internal_Data_Gen:internal|shift[8]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[10]                                                                      ; Internal_Data_Gen:internal|shift[10]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[14]                                                                      ; Internal_Data_Gen:internal|shift[14]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[15]                                                                      ; Internal_Data_Gen:internal|shift[15]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[13]                                                                      ; Internal_Data_Gen:internal|shift[13]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[12]                                                                      ; Internal_Data_Gen:internal|shift[12]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[5]                                                                       ; Internal_Data_Gen:internal|shift[5]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; Internal_Data_Gen:internal|shift[2]                                                                       ; Internal_Data_Gen:internal|shift[2]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[1]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[1]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[3]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[3]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[4]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[4]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[8]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[8]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.416 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[9]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[9]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.674      ;
; 0.420 ; serial_IFC:SPI|bit_cnt_wr[0]                                                                              ; serial_IFC:SPI|bit_cnt_wr[0]                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.678      ;
; 0.421 ; serial_IFC:SPI|bit_cnt[0]                                                                                 ; serial_IFC:SPI|bit_cnt[0]                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.678      ;
; 0.441 ; serial_IFC:SPI|bit_cnt[1]                                                                                 ; serial_IFC:SPI|bit_cnt[2]                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.699      ;
; 0.444 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[3]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[4]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.702      ;
; 0.446 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[4]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[5]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.704      ;
; 0.466 ; ARTM_tx_240:transmitter|bit_clock                                                                         ; Internal_Data_Gen:internal|data_clock_d                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; 0.169      ; 0.842      ;
; 0.466 ; serial_IFC:SPI|rx_data[4]                                                                                 ; serial_IFC:SPI|CLK_POL                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.723      ;
; 0.472 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[0]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.730      ;
; 0.533 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[5]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.790      ;
; 0.535 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[3]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.792      ;
; 0.536 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[0]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.793      ;
; 0.539 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|bit_cnt[0]                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.796      ;
; 0.542 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[6]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.799      ;
; 0.543 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[2]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.800      ;
; 0.546 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[7]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.803      ;
; 0.547 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[4]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.804      ;
; 0.570 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[2]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[3]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.572 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[5]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[6]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.830      ;
; 0.573 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[11]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[12]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[16]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[17]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.847      ;
; 0.589 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[18]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[19]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.848      ;
; 0.593 ; serial_IFC:SPI|shift[4]                                                                                   ; serial_IFC:SPI|shift[5]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.850      ;
; 0.594 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[6]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.853      ;
; 0.596 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[7]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[7]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.855      ;
; 0.596 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[0]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.854      ;
; 0.597 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[4]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[4]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.855      ;
; 0.598 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[3]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.856      ;
; 0.599 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[7]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[7]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.857      ;
; 0.601 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[9]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[9]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.859      ;
; 0.605 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[1]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.863      ;
; 0.607 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[8]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[8]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.865      ;
; 0.609 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[10]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[10]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.868      ;
; 0.614 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[28]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[29]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.872      ;
; 0.620 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[16]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[16]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.878      ;
; 0.621 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[5]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[5]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.879      ;
; 0.621 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[6]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[6]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.879      ;
; 0.622 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[14]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[14]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.880      ;
; 0.625 ; serial_IFC:SPI|shift[7]                                                                                   ; serial_IFC:SPI|rx_data[7]                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.884      ;
; 0.626 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[10]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[10]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.884      ;
; 0.627 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[20]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[20]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.885      ;
; 0.628 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[12]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[12]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.886      ;
; 0.635 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[5]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[6]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.893      ;
; 0.636 ; serial_IFC:SPI|rx_data[1]                                                                                 ; serial_IFC:SPI|mode[1]                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.893      ;
; 0.637 ; serial_IFC:SPI|rx_data[3]                                                                                 ; serial_IFC:SPI|mode[3]                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.894      ;
; 0.637 ; serial_IFC:SPI|rx_data[2]                                                                                 ; serial_IFC:SPI|mode[2]                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.894      ;
; 0.638 ; serial_IFC:SPI|rx_data[0]                                                                                 ; serial_IFC:SPI|mode[0]                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.895      ;
; 0.639 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[10]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[11]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.898      ;
; 0.639 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[9]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[10]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.898      ;
; 0.641 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[18]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[19]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.900      ;
; 0.641 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[17]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[18]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.900      ;
; 0.641 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[16]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[17]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.900      ;
; 0.641 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[12]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[13]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.899      ;
; 0.641 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[2]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[3]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.899      ;
; 0.642 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[14]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[15]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.900      ;
; 0.642 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[0]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.900      ;
; 0.643 ; serial_IFC:SPI|SCLK_d                                                                                     ; serial_IFC:SPI|SCLK_dd                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.900      ;
; 0.643 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[11]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[11]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.901      ;
; 0.646 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[15]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[15]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.904      ;
; 0.647 ; serial_IFC:SPI|CSB_d                                                                                      ; serial_IFC:SPI|bit_cnt_wr[0]                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.905      ;
; 0.649 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[17]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[17]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.907      ;
; 0.651 ; serial_IFC:SPI|CSB_d                                                                                      ; serial_IFC:SPI|bit_cnt_wr[1]                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.909      ;
; 0.653 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.911      ;
; 0.655 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[1] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[1] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.912      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+--------------+----------------+------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                  ;
+-------+--------------+----------------+------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT1  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT10 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT11 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT12 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT13 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT2  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT3  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT4  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT5  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT7  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT8  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT9  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10                                   ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11                                   ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12                                   ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13                                   ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10                                   ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11                                   ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9                                    ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[0]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[10]                                                        ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[11]                                                        ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[12]                                                        ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[13]                                                        ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[1]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[2]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[3]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[4]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[5]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[6]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[7]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[8]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[9]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a1~porta_address_reg0                                ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a5~porta_address_reg0                                ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a9~porta_address_reg0                                ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[0]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[10]                                                        ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[11]                                                        ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[12]                                                        ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[13]                                                        ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[1]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[2]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[3]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[4]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[5]                                                         ;
; 0.456 ; 4.166        ; 3.710          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[6]                                                         ;
+-------+--------------+----------------+------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision     ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[0]  ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[10] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[11] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[12] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[13] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[14] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[15] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[25] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[26] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[27] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[28] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[29] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[30] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[31] ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[9]  ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[1]     ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[3]     ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[4]     ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[8]     ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[9]     ;
; 3.907 ; 4.127        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|bit_rate[3]                                                                               ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[10] ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[11] ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[12] ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[13] ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[14] ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[15] ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[16] ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[17] ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[18] ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[19] ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[1]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[20] ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[21] ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[2]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[3]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[4]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[5]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[6]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[7]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[8]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[9]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[0]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[10]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[1]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[2]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[3]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[4]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[5]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[6]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[7]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[8]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[9]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[0]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[1]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[2]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[3]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[4]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[5]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[6]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[7]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[8]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[0]     ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[10]    ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[11]    ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[12]    ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[13]    ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[14]    ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[15]    ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[16]    ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[17]    ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[18]    ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[19]    ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[20]    ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[2]     ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[5]     ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]     ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[7]     ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[0]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[10]  ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[1]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[2]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[3]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[4]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[5]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[6]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[7]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[8]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[9]   ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|bit_rate[0]                                                                               ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|bit_rate[10]                                                                              ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|bit_rate[11]                                                                              ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|bit_rate[12]                                                                              ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|bit_rate[13]                                                                              ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|bit_rate[14]                                                                              ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|bit_rate[15]                                                                              ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|bit_rate[1]                                                                               ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|bit_rate[2]                                                                               ;
; 3.908 ; 4.128        ; 0.220          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|bit_rate[4]                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'inclk0'                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; 49.879 ; 49.879       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.879 ; 49.879       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1]           ;
; 49.879 ; 49.879       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2]           ;
; 49.879 ; 49.879       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]           ;
; 49.879 ; 49.879       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.890 ; 49.890       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                                                      ;
; 49.914 ; 49.914       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0]         ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                                                      ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                                                      ;
; 50.085 ; 50.085       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0]         ;
; 50.110 ; 50.110       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                                                      ;
; 50.121 ; 50.121       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]           ;
; 50.121 ; 50.121       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1]           ;
; 50.121 ; 50.121       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2]           ;
; 50.121 ; 50.121       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]           ;
; 50.121 ; 50.121       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|observablevcoout ;
; 96.000 ; 100.000      ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Bit_clock ; inclk0     ; 5.193 ; 5.591 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Bit_data  ; inclk0     ; 5.118 ; 5.523 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; SPI_CS    ; inclk0     ; 4.909 ; 5.283 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_DI    ; inclk0     ; 4.664 ; 5.072 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_clk   ; inclk0     ; 4.621 ; 5.005 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Bit_clock ; inclk0     ; -4.427 ; -4.784 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Bit_data  ; inclk0     ; -4.366 ; -4.746 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; SPI_CS    ; inclk0     ; -3.737 ; -4.116 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_DI    ; inclk0     ; -3.930 ; -4.313 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_clk   ; inclk0     ; -3.904 ; -4.275 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; I[*]      ; inclk0     ; 6.547 ; 6.644 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[0]     ; inclk0     ; 4.335 ; 4.306 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[1]     ; inclk0     ; 4.098 ; 4.087 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[2]     ; inclk0     ; 5.180 ; 5.175 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[3]     ; inclk0     ; 5.083 ; 5.065 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[4]     ; inclk0     ; 3.910 ; 3.921 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[5]     ; inclk0     ; 4.950 ; 4.942 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[6]     ; inclk0     ; 4.802 ; 4.788 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[7]     ; inclk0     ; 4.802 ; 4.802 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[8]     ; inclk0     ; 5.287 ; 5.287 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[9]     ; inclk0     ; 4.851 ; 4.851 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[10]    ; inclk0     ; 5.756 ; 5.704 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[11]    ; inclk0     ; 5.124 ; 5.111 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[12]    ; inclk0     ; 5.119 ; 5.119 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[13]    ; inclk0     ; 6.547 ; 6.644 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED1      ; inclk0     ; 5.500 ; 5.552 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED2      ; inclk0     ; 6.249 ; 6.308 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; inclk0     ; 6.249 ; 6.308 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED4      ; inclk0     ; 6.376 ; 6.489 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Q[*]      ; inclk0     ; 6.496 ; 6.529 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[0]     ; inclk0     ; 5.424 ; 5.324 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]     ; inclk0     ; 5.415 ; 5.324 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]     ; inclk0     ; 5.463 ; 5.382 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]     ; inclk0     ; 5.326 ; 5.231 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]     ; inclk0     ; 5.372 ; 5.285 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]     ; inclk0     ; 5.623 ; 5.504 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]     ; inclk0     ; 5.359 ; 5.285 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]     ; inclk0     ; 5.291 ; 5.230 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]     ; inclk0     ; 5.310 ; 5.247 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[9]     ; inclk0     ; 5.464 ; 5.402 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[10]    ; inclk0     ; 5.405 ; 5.336 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[11]    ; inclk0     ; 6.496 ; 6.529 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[12]    ; inclk0     ; 5.102 ; 5.039 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[13]    ; inclk0     ; 5.173 ; 5.099 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; TP6       ; inclk0     ; 5.723 ; 5.657 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; DAC_clk_p ; inclk0     ; 3.257 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_p ; inclk0     ;       ; 3.204 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_m ; inclk0     ; 5.357 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; DAC_clk_m ; inclk0     ;       ; 5.303 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; SPI_DO    ; inclk0     ; 5.268 ; 5.238 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; test      ; inclk0     ; 4.875 ; 4.877 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; I[*]      ; inclk0     ; 3.417 ; 3.426 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[0]     ; inclk0     ; 3.824 ; 3.795 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[1]     ; inclk0     ; 3.597 ; 3.586 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[2]     ; inclk0     ; 4.636 ; 4.631 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[3]     ; inclk0     ; 4.543 ; 4.525 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[4]     ; inclk0     ; 3.417 ; 3.426 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[5]     ; inclk0     ; 4.411 ; 4.402 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[6]     ; inclk0     ; 4.272 ; 4.259 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[7]     ; inclk0     ; 4.270 ; 4.268 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[8]     ; inclk0     ; 4.738 ; 4.737 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[9]     ; inclk0     ; 4.323 ; 4.321 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[10]    ; inclk0     ; 5.191 ; 5.139 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[11]    ; inclk0     ; 4.584 ; 4.570 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[12]    ; inclk0     ; 4.580 ; 4.578 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[13]    ; inclk0     ; 6.006 ; 6.102 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED1      ; inclk0     ; 4.939 ; 4.988 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED2      ; inclk0     ; 5.664 ; 5.719 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; inclk0     ; 5.664 ; 5.719 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED4      ; inclk0     ; 5.787 ; 5.893 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Q[*]      ; inclk0     ; 4.578 ; 4.516 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[0]     ; inclk0     ; 4.893 ; 4.796 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]     ; inclk0     ; 4.885 ; 4.796 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]     ; inclk0     ; 4.931 ; 4.852 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]     ; inclk0     ; 4.799 ; 4.707 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]     ; inclk0     ; 4.843 ; 4.759 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]     ; inclk0     ; 5.084 ; 4.969 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]     ; inclk0     ; 4.825 ; 4.753 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]     ; inclk0     ; 4.759 ; 4.700 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]     ; inclk0     ; 4.778 ; 4.716 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[9]     ; inclk0     ; 4.925 ; 4.865 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[10]    ; inclk0     ; 4.869 ; 4.801 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[11]    ; inclk0     ; 5.971 ; 6.007 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[12]    ; inclk0     ; 4.578 ; 4.516 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[13]    ; inclk0     ; 4.649 ; 4.578 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; TP6       ; inclk0     ; 5.159 ; 5.093 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; DAC_clk_p ; inclk0     ; 2.812 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_p ; inclk0     ;       ; 2.759 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_m ; inclk0     ; 4.911 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; DAC_clk_m ; inclk0     ;       ; 4.858 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; SPI_DO    ; inclk0     ; 4.717 ; 4.687 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; test      ; inclk0     ; 4.345 ; 4.345 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SPI_CS     ; SPI_DO      ; 9.271 ; 9.187 ; 9.670 ; 9.586 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SPI_CS     ; SPI_DO      ; 8.894 ; 8.810 ; 9.286 ; 9.202 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; SPI_DO    ; inclk0     ; 6.340 ; 6.256 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; SPI_DO    ; inclk0     ; 5.115 ; 5.031 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                    ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; SPI_DO    ; inclk0     ; 6.225     ; 6.309     ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                            ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; SPI_DO    ; inclk0     ; 4.934     ; 5.018     ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 100C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                       ;
+------------+-----------------+---------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------------------+------------------------------------------------+
; 178.38 MHz ; 178.38 MHz      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 250.38 MHz ; 250.0 MHz       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                                              ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.172 ; 0.000         ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.360 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                                               ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.295 ; 0.000         ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.343 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                                                 ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.166  ; 0.000         ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 3.870  ; 0.000         ;
; inclk0                                                                    ; 49.889 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                 ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.172 ; timer[2]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 4.290      ;
; 0.172 ; timer[2]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 4.290      ;
; 0.175 ; timer[3]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 4.287      ;
; 0.175 ; timer[3]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 4.287      ;
; 0.199 ; timer[7]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 4.263      ;
; 0.199 ; timer[7]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 4.263      ;
; 0.251 ; timer[0]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 4.211      ;
; 0.251 ; timer[0]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 4.211      ;
; 0.267 ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[0]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.356     ; 3.543      ;
; 0.363 ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[0]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.356     ; 3.447      ;
; 0.363 ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[0]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.356     ; 3.447      ;
; 0.364 ; timer[1]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 4.098      ;
; 0.364 ; timer[1]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 4.098      ;
; 0.393 ; ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component|altsyncram_0f91:auto_generated|q_a[0]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.356     ; 3.417      ;
; 0.424 ; timer[4]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 4.038      ;
; 0.424 ; timer[4]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 4.038      ;
; 0.439 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[17]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.562      ;
; 0.439 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[23]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.562      ;
; 0.439 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[21]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.562      ;
; 0.439 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[20]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.562      ;
; 0.439 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[18]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.562      ;
; 0.439 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[16]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.562      ;
; 0.475 ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[0]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.356     ; 3.335      ;
; 0.482 ; timer[14]                                                                                                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.980      ;
; 0.482 ; timer[14]                                                                                                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.980      ;
; 0.509 ; timer[10]                                                                                                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.953      ;
; 0.509 ; timer[10]                                                                                                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.953      ;
; 0.511 ; timer[2]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 3.586      ;
; 0.511 ; timer[5]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.951      ;
; 0.511 ; timer[5]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.951      ;
; 0.512 ; timer[11]                                                                                                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.950      ;
; 0.512 ; timer[11]                                                                                                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.950      ;
; 0.514 ; timer[3]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 3.583      ;
; 0.515 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[17]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.164     ; 3.487      ;
; 0.515 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[23]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.164     ; 3.487      ;
; 0.515 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[21]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.164     ; 3.487      ;
; 0.515 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[20]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.164     ; 3.487      ;
; 0.515 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[18]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.164     ; 3.487      ;
; 0.515 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[16]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.164     ; 3.487      ;
; 0.538 ; timer[7]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 3.559      ;
; 0.551 ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[0]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_4[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.346     ; 3.269      ;
; 0.560 ; timer[13]                                                                                                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.902      ;
; 0.560 ; timer[13]                                                                                                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.902      ;
; 0.574 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                    ; ARTM_tx_240:transmitter|lookup_rslt_0[7]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 3.538      ;
; 0.577 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                    ; ARTM_tx_240:transmitter|lookup_rslt_4[7]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 3.535      ;
; 0.578 ; ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component|altsyncram_ve91:auto_generated|q_a[10]                                                   ; ARTM_tx_240:transmitter|lookup_rslt_2[10]                                                                                                               ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.013      ; 3.601      ;
; 0.585 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[17]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.416      ;
; 0.585 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[23]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.416      ;
; 0.585 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[21]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.416      ;
; 0.585 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[20]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.416      ;
; 0.585 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[18]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.416      ;
; 0.585 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[16]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.416      ;
; 0.586 ; ARTM_tx_240:transmitter|select_3[1]                                                                                                                                    ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.081     ; 3.499      ;
; 0.587 ; timer[9]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.875      ;
; 0.587 ; timer[9]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.875      ;
; 0.590 ; timer[0]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.069     ; 3.507      ;
; 0.591 ; ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component|altsyncram_ve91:auto_generated|q_a[0]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.356     ; 3.219      ;
; 0.601 ; ARTM_tx_240:transmitter|lookup_rslt_7[5]                                                                                                                               ; ARTM_tx_240:transmitter|phase_7[8]                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.450     ; 3.115      ;
; 0.603 ; ARTM_tx_240:transmitter|lookup_rslt_7[5]                                                                                                                               ; ARTM_tx_240:transmitter|phase_7[11]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.450     ; 3.113      ;
; 0.618 ; ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component|altsyncram_0f91:auto_generated|q_a[0]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_5[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.352     ; 3.196      ;
; 0.631 ; timer[12]                                                                                                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.831      ;
; 0.631 ; timer[12]                                                                                                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.831      ;
; 0.639 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                    ; ARTM_tx_240:transmitter|lookup_rslt_4[6]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.054     ; 3.473      ;
; 0.644 ; ARTM_tx_240:transmitter|lookup_rslt_1[2]                                                                                                                               ; ARTM_tx_240:transmitter|phase_1[11]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.426     ; 3.096      ;
; 0.644 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[17]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.357      ;
; 0.644 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[23]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.357      ;
; 0.644 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[21]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.357      ;
; 0.644 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[20]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.357      ;
; 0.644 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[18]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.357      ;
; 0.644 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]                                                                   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[16]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.165     ; 3.357      ;
; 0.649 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                    ; ARTM_tx_240:transmitter|lookup_rslt_2[10]                                                                                                               ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.292      ; 3.809      ;
; 0.653 ; ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component|altsyncram_ue91:auto_generated|q_a[0]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_4[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.346     ; 3.167      ;
; 0.654 ; ARTM_tx_240:transmitter|lookup_rslt_2[10]                                                                                                                              ; ARTM_tx_240:transmitter|phase_2[13]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.431     ; 3.081      ;
; 0.658 ; timer[6]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.804      ;
; 0.658 ; timer[6]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.296      ; 3.804      ;
; 0.661 ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[2]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_2[2]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.338     ; 3.167      ;
; 0.661 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                    ; ARTM_tx_240:transmitter|lookup_rslt_2[2]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 3.446      ;
; 0.669 ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[6]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_4[6]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.334     ; 3.163      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT1  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT4  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT5  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT6  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT2  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT3  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT7  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT8  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT9  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT10 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT11 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT13 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT14 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT15 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT16 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT17 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT19 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT20 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
; 0.679 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out4~DATAOUT21 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.105     ; 3.178      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                 ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.360 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[5] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.133     ; 3.674      ;
; 0.521 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.877      ;
; 0.620 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[6] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.133     ; 3.414      ;
; 0.628 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.770      ;
; 0.648 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.750      ;
; 0.667 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.266      ; 3.766      ;
; 0.755 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.643      ;
; 0.782 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.118     ; 3.267      ;
; 0.784 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.614      ;
; 0.791 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.497     ; 2.879      ;
; 0.794 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.266      ; 3.639      ;
; 0.802 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.118     ; 3.247      ;
; 0.805 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.593      ;
; 0.815 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.118     ; 3.234      ;
; 0.823 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.208      ;
; 0.823 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.208      ;
; 0.823 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.208      ;
; 0.823 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[2]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.208      ;
; 0.823 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[8]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.208      ;
; 0.823 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[4]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.208      ;
; 0.823 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[5]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.208      ;
; 0.823 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.208      ;
; 0.823 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[7]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.208      ;
; 0.846 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.552      ;
; 0.846 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.116     ; 3.205      ;
; 0.849 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.266      ; 3.584      ;
; 0.854 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.544      ;
; 0.856 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.497     ; 2.814      ;
; 0.864 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|outside_freq_range ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.111     ; 3.192      ;
; 0.871 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.116     ; 3.180      ;
; 0.891 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[4] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.266      ; 3.542      ;
; 0.891 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.507      ;
; 0.891 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.116     ; 3.160      ;
; 0.895 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.126     ; 3.146      ;
; 0.927 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.471      ;
; 0.930 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.266      ; 3.503      ;
; 0.932 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.466      ;
; 0.944 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.497     ; 2.726      ;
; 0.946 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.118     ; 3.103      ;
; 0.950 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.081      ;
; 0.950 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.081      ;
; 0.950 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.081      ;
; 0.950 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[2]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.081      ;
; 0.950 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[8]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.081      ;
; 0.950 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[4]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.081      ;
; 0.950 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[5]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.081      ;
; 0.950 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.081      ;
; 0.950 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[7]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 3.081      ;
; 0.957 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_i_d     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.118     ; 3.092      ;
; 0.973 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.425      ;
; 0.976 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.266      ; 3.457      ;
; 0.981 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.417      ;
; 0.985 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.116     ; 3.066      ;
; 0.999 ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[11]                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.148     ; 3.020      ;
; 1.000 ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[9]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.148     ; 3.019      ;
; 1.006 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; serial_IFC:SPI|SDO_r                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.506     ; 2.655      ;
; 1.018 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[4] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.266      ; 3.415      ;
; 1.019 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_d       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.379      ;
; 1.034 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.364      ;
; 1.049 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.126     ; 2.992      ;
; 1.051 ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[0]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.134     ; 2.982      ;
; 1.052 ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[6]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.148     ; 2.967      ;
; 1.052 ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[7]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.148     ; 2.967      ;
; 1.052 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.497     ; 2.618      ;
; 1.055 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[3] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.134     ; 2.978      ;
; 1.068 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.330      ;
; 1.070 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[1] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.328      ;
; 1.073 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.266      ; 3.360      ;
; 1.086 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.945      ;
; 1.086 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.945      ;
; 1.086 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.945      ;
; 1.086 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[2]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.945      ;
; 1.086 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[8]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.945      ;
; 1.086 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[4]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.945      ;
; 1.086 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[5]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.945      ;
; 1.086 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.945      ;
; 1.086 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[7]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.945      ;
; 1.088 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.126     ; 2.953      ;
; 1.091 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[2] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.134     ; 2.942      ;
; 1.109 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.289      ;
; 1.112 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.266      ; 3.321      ;
; 1.117 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.281      ;
; 1.119 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|lock               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.111     ; 2.937      ;
; 1.126 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_d       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.272      ;
; 1.154 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[4] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.266      ; 3.279      ;
; 1.165 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_d       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.266      ; 3.268      ;
; 1.180 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|outside_freq_range ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.111     ; 2.876      ;
; 1.193 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.126     ; 2.848      ;
; 1.197 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[1] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.201      ;
; 1.211 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.231      ; 3.187      ;
; 1.225 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[1] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.134     ; 2.808      ;
; 1.229 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.802      ;
; 1.229 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.802      ;
; 1.229 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.802      ;
; 1.229 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[2]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.802      ;
; 1.229 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[8]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.802      ;
; 1.229 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[4]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.802      ;
; 1.229 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[5]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.802      ;
; 1.229 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.802      ;
; 1.229 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[7]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.136     ; 2.802      ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                    ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.295 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[0]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a5~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.864      ;
; 0.329 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_test                                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_test                                                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.574      ;
; 0.343 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[8]                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[8]                                                                                                         ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_6[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_6[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_7[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_7[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_5[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_5[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_4[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_4[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_0[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_0[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_2[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_2[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_1[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_1[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_3[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_3[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_1[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_1[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_2[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_2[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_0[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_0[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_3[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_3[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_5[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_5[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_6[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_6[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_4[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_4[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|ph_roll_7[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_7[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.345 ; ARTM_tx_240:transmitter|sym_count[2]                                                                                                                             ; ARTM_tx_240:transmitter|sym_count[2]                                                                                                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; ARTM_tx_240:transmitter|sym_count[1]                                                                                                                             ; ARTM_tx_240:transmitter|sym_count[1]                                                                                                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.351 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[2]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.924      ;
; 0.351 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[5]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.924      ;
; 0.353 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[10]                                                                                   ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.926      ;
; 0.354 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|dffe3a[0]                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.935      ;
; 0.358 ; timer[0]                                                                                                                                                         ; timer[0]                                                                                                                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.588      ;
; 0.358 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[8]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.931      ;
; 0.358 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.588      ;
; 0.358 ; ARTM_tx_240:transmitter|flip                                                                                                                                     ; ARTM_tx_240:transmitter|flip                                                                                                                                                               ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.588      ;
; 0.361 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[1]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a5~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 0.926      ;
; 0.364 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[1]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.934      ;
; 0.367 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[8]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.935      ;
; 0.374 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[0]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.944      ;
; 0.374 ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                             ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0                                             ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 0.940      ;
; 0.375 ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                             ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0                                             ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 0.940      ;
; 0.377 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[4]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.950      ;
; 0.380 ; ARTM_tx_240:transmitter|alpha_5_d.11                                                                                                                             ; ARTM_tx_240:transmitter|phase_5[6]                                                                                                                                                         ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.998      ;
; 0.381 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[9]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.951      ;
; 0.381 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[13]                                                                                   ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.951      ;
; 0.381 ; ARTM_tx_240:transmitter|alpha_5_d.11                                                                                                                             ; ARTM_tx_240:transmitter|phase_5[11]                                                                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.999      ;
; 0.384 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[6]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.957      ;
; 0.387 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[1]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|data_out                                                                                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.390 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[6]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a1~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 0.958      ;
; 0.396 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_ddddddd                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_dddddddd                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.626      ;
; 0.396 ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                             ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.626      ;
; 0.396 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[2]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[1]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.626      ;
; 0.396 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc|Rslt_pp[23]                                                                           ; ARTM_tx_240:transmitter|sym_phase[23]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.626      ;
; 0.397 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_dddddd                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_ddddddd                                                                                                         ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.397 ; ARTM_tx_240:transmitter|roll_total_dd[13]                                                                                                                        ; ARTM_tx_240:transmitter|roll_total_ddd[13]                                                                                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.397 ; ARTM_tx_240:transmitter|roll_total_d[13]                                                                                                                         ; ARTM_tx_240:transmitter|roll_total_dd[13]                                                                                                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.397 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[3]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[2]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.397 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[11]                                                                                                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[10]                                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.397 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[12]                                                                                                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[11]                                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.397 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[13]                                                                                                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[12]                                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.398 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[6]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[5]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.628      ;
; 0.398 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[10]                                                                                                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[9]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.628      ;
; 0.399 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc|Rslt_pp[18]                                                                           ; ARTM_tx_240:transmitter|sym_phase[18]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.628      ;
; 0.400 ; ARTM_tx_240:transmitter|sym_phase_of_d                                                                                                                           ; ARTM_tx_240:transmitter|sym_phase_of_dd                                                                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.629      ;
; 0.401 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[1]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[0]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.631      ;
; 0.404 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[31]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[15]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.634      ;
; 0.405 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[11]                                                                                   ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.975      ;
; 0.405 ; ARTM_tx_240:transmitter|Q_1                                                                                                                                      ; ARTM_tx_240:transmitter|Q_2                                                                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.405 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[29]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[13]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.405 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[26]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[10]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.405 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[23]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[7]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.406 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[28]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[12]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.636      ;
; 0.408 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|altsyncram_5l31:altsyncram4|ram_block5a0~porta_address_reg0 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 0.962      ;
; 0.416 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_ddddd                                                                                 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_dddddd                                                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.646      ;
; 0.416 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[1]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a1~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 0.980      ;
; 0.424 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc|Rslt_pp[26]                                                                           ; ARTM_tx_240:transmitter|sym_phase[26]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.654      ;
; 0.425 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc|Rslt_pp[25]                                                                           ; ARTM_tx_240:transmitter|sym_phase[25]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.655      ;
; 0.429 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d                                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd                                                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.659      ;
; 0.430 ; ARTM_tx_240:transmitter|alpha_5_d.01                                                                                                                             ; ARTM_tx_240:transmitter|phase_5[13]                                                                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.048      ;
; 0.435 ; ARTM_tx_240:transmitter|Q_0                                                                                                                                      ; ARTM_tx_240:transmitter|Q_1                                                                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.665      ;
; 0.436 ; ARTM_tx_240:transmitter|sym_count[1]                                                                                                                             ; ARTM_tx_240:transmitter|sym_count[2]                                                                                                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.665      ;
; 0.449 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[1]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.012      ;
; 0.452 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[1]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.013      ;
; 0.452 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[16]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_2[0]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.134      ; 0.773      ;
; 0.454 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[18]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_2[2]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.134      ; 0.775      ;
; 0.459 ; ARTM_tx_240:transmitter|alpha_5_d.11                                                                                                                             ; ARTM_tx_240:transmitter|phase_5[13]                                                                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.077      ;
; 0.462 ; serial_IFC:SPI|bit_rate[25]                                                                                                                                      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[25]                                                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.144      ; 0.793      ;
; 0.465 ; serial_IFC:SPI|bit_rate[26]                                                                                                                                      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[26]                                                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.144      ; 0.796      ;
; 0.471 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[17]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_2[1]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.134      ; 0.792      ;
; 0.475 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[11]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[11]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.153      ; 0.815      ;
; 0.476 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[10]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[10]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.153      ; 0.816      ;
; 0.477 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[9]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[9]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.153      ; 0.817      ;
; 0.477 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[12]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[12]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.153      ; 0.817      ;
; 0.478 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[13]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[13]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.153      ; 0.818      ;
; 0.480 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[6]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[6]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.145      ; 0.812      ;
; 0.483 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[1]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[1]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.145      ; 0.815      ;
; 0.484 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[7]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[7]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.145      ; 0.816      ;
; 0.484 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[4]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[4]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.145      ; 0.816      ;
; 0.484 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[2]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[2]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.145      ; 0.816      ;
; 0.485 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[3]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[3]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.145      ; 0.817      ;
; 0.486 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[5]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[5]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.145      ; 0.818      ;
; 0.487 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|dffe3a[1]                         ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|altsyncram_5l31:altsyncram4|ram_block5a0~portb_address_reg0 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.049      ;
; 0.487 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[15]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[15]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.153      ; 0.827      ;
; 0.488 ; ARTM_tx_240:transmitter|roll_total_1[13]                                                                                                                         ; ARTM_tx_240:transmitter|roll_total_d[13]                                                                                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.718      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.343 ; Internal_Data_Gen:internal|shift[0]                                                                       ; Internal_Data_Gen:internal|shift[0]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_of      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_of      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[0]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[0]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[2]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[2]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[5]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[5]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[7]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[7]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[10]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[10]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.574      ;
; 0.344 ; serial_IFC:SPI|serial_tx_en                                                                               ; serial_IFC:SPI|serial_tx_en                                                                               ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; serial_IFC:SPI|bit_cnt_wr[2]                                                                              ; serial_IFC:SPI|bit_cnt_wr[2]                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; serial_IFC:SPI|bit_cnt_wr[1]                                                                              ; serial_IFC:SPI|bit_cnt_wr[1]                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; serial_IFC:SPI|bit_cnt[2]                                                                                 ; serial_IFC:SPI|bit_cnt[2]                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; serial_IFC:SPI|bit_cnt[1]                                                                                 ; serial_IFC:SPI|bit_cnt[1]                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|internal_data                                                                  ; Internal_Data_Gen:internal|internal_data                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[16]                                                                      ; Internal_Data_Gen:internal|shift[16]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[3]                                                                       ; Internal_Data_Gen:internal|shift[3]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[6]                                                                       ; Internal_Data_Gen:internal|shift[6]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[7]                                                                       ; Internal_Data_Gen:internal|shift[7]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[9]                                                                       ; Internal_Data_Gen:internal|shift[9]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[11]                                                                      ; Internal_Data_Gen:internal|shift[11]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[4]                                                                       ; Internal_Data_Gen:internal|shift[4]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[8]                                                                       ; Internal_Data_Gen:internal|shift[8]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[10]                                                                      ; Internal_Data_Gen:internal|shift[10]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[14]                                                                      ; Internal_Data_Gen:internal|shift[14]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[15]                                                                      ; Internal_Data_Gen:internal|shift[15]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[13]                                                                      ; Internal_Data_Gen:internal|shift[13]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[12]                                                                      ; Internal_Data_Gen:internal|shift[12]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[5]                                                                       ; Internal_Data_Gen:internal|shift[5]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; Internal_Data_Gen:internal|shift[2]                                                                       ; Internal_Data_Gen:internal|shift[2]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[1]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[1]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[3]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[3]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[4]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[4]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[8]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[8]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[9]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[9]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.574      ;
; 0.358 ; serial_IFC:SPI|bit_cnt_wr[0]                                                                              ; serial_IFC:SPI|bit_cnt_wr[0]                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.588      ;
; 0.359 ; serial_IFC:SPI|bit_cnt[0]                                                                                 ; serial_IFC:SPI|bit_cnt[0]                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.588      ;
; 0.388 ; serial_IFC:SPI|bit_cnt[1]                                                                                 ; serial_IFC:SPI|bit_cnt[2]                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.618      ;
; 0.402 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[3]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[4]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.632      ;
; 0.404 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[4]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[5]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.634      ;
; 0.413 ; ARTM_tx_240:transmitter|bit_clock                                                                         ; Internal_Data_Gen:internal|data_clock_d                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; 0.140      ; 0.742      ;
; 0.418 ; serial_IFC:SPI|rx_data[4]                                                                                 ; serial_IFC:SPI|CLK_POL                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.647      ;
; 0.424 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[0]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.654      ;
; 0.470 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[5]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.699      ;
; 0.472 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[3]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.701      ;
; 0.473 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[0]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.702      ;
; 0.475 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|bit_cnt[0]                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.704      ;
; 0.479 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[6]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.708      ;
; 0.480 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[2]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.709      ;
; 0.484 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[7]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.713      ;
; 0.485 ; serial_IFC:SPI|CSB_dd                                                                                     ; serial_IFC:SPI|shift[4]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.714      ;
; 0.510 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[2]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[3]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.740      ;
; 0.511 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[11]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[12]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.741      ;
; 0.512 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[5]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[6]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.742      ;
; 0.520 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[0]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.751      ;
; 0.523 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[7]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[7]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.754      ;
; 0.524 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[16]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[17]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.754      ;
; 0.524 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[4]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[4]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.755      ;
; 0.525 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[18]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[19]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.755      ;
; 0.525 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[3]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.756      ;
; 0.528 ; serial_IFC:SPI|shift[4]                                                                                   ; serial_IFC:SPI|shift[5]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.757      ;
; 0.529 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[6]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.760      ;
; 0.530 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[7]      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[7]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.761      ;
; 0.531 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[1]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.762      ;
; 0.532 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[9]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[9]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.763      ;
; 0.537 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[8]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[8]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.768      ;
; 0.540 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[5]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[5]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.771      ;
; 0.541 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[10]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[10]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.772      ;
; 0.541 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[6]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[6]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.772      ;
; 0.542 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[16]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[16]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.772      ;
; 0.543 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[10]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[10]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.774      ;
; 0.544 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[28]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[29]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.775      ;
; 0.544 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[14]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[14]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.774      ;
; 0.545 ; serial_IFC:SPI|shift[7]                                                                                   ; serial_IFC:SPI|rx_data[7]                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.775      ;
; 0.545 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[12]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[12]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.775      ;
; 0.549 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[20]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[20]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[11]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[11]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.791      ;
; 0.561 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[15]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[15]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.791      ;
; 0.562 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[5]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[6]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.793      ;
; 0.564 ; serial_IFC:SPI|rx_data[1]                                                                                 ; serial_IFC:SPI|mode[1]                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.793      ;
; 0.564 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[17]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[17]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.794      ;
; 0.565 ; serial_IFC:SPI|rx_data[3]                                                                                 ; serial_IFC:SPI|mode[3]                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.794      ;
; 0.566 ; serial_IFC:SPI|rx_data[2]                                                                                 ; serial_IFC:SPI|mode[2]                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.795      ;
; 0.566 ; serial_IFC:SPI|rx_data[0]                                                                                 ; serial_IFC:SPI|mode[0]                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.795      ;
; 0.567 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[10]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[11]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.798      ;
; 0.568 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[18]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[19]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.799      ;
; 0.568 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[17]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[18]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.799      ;
; 0.568 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[16]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[17]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.799      ;
; 0.568 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[12]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[13]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.798      ;
; 0.568 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[9]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[10]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.799      ;
; 0.568 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[2]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[3]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.799      ;
; 0.569 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[14]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[15]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.799      ;
; 0.569 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[0]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.800      ;
; 0.572 ; serial_IFC:SPI|SCLK_d                                                                                     ; serial_IFC:SPI|SCLK_dd                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.801      ;
; 0.572 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[19]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[19]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.802      ;
; 0.578 ; serial_IFC:SPI|CSB_d                                                                                      ; serial_IFC:SPI|bit_cnt_wr[0]                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.808      ;
; 0.579 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.809      ;
; 0.580 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[1] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[1] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.810      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+--------------+----------------+------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                  ;
+-------+--------------+----------------+------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT1  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT10 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT11 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT12 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT13 ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT2  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT3  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT4  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT5  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT6  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT7  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT8  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult3~OBSERVABLEDATAB_REGOUT9  ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10                                   ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11                                   ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12                                   ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13                                   ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10                                   ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11                                   ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8                                    ;
; 0.166 ; 4.166        ; 4.000          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9                                    ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[0]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[10]                                                        ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[11]                                                        ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[12]                                                        ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[13]                                                        ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[1]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[2]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[3]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[4]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[5]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[6]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[7]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[8]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[9]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a1~porta_address_reg0                                ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a5~porta_address_reg0                                ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a9~porta_address_reg0                                ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[0]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[10]                                                        ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[11]                                                        ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[12]                                                        ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[13]                                                        ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[1]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[2]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[3]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[4]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[5]                                                         ;
; 0.517 ; 4.166        ; 3.649          ; Min Period ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[6]                                                         ;
+-------+--------------+----------------+------------+---------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3.870 ; 4.088        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[0]       ;
; 3.870 ; 4.088        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[1]       ;
; 3.870 ; 4.088        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2]       ;
; 3.870 ; 4.088        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[3]       ;
; 3.870 ; 4.088        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[4]       ;
; 3.870 ; 4.088        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5]       ;
; 3.870 ; 4.088        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6]       ;
; 3.870 ; 4.088        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7]       ;
; 3.870 ; 4.088        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8]       ;
; 3.870 ; 4.088        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9]       ;
; 3.899 ; 4.117        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[10]      ;
; 3.899 ; 4.117        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[11]      ;
; 3.899 ; 4.117        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[4]       ;
; 3.899 ; 4.117        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[7]       ;
; 3.899 ; 4.117        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[9]       ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[0]     ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[1]     ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[2]     ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[3]     ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[4]     ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[5]     ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[1]       ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[2]       ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[3]       ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[5]       ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[6]       ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[8]       ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[0]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[10]       ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[1]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[2]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[3]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[4]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[5]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[6]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[7]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[8]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[9]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[25]      ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[26]      ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[27]      ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[28]      ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[29]      ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[30]      ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[31]      ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[0]          ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[10]         ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[2]          ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[5]          ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]          ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[7]          ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[0]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[10]       ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[1]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[2]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[3]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[4]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[5]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[6]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[7]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[8]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[9]        ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Internal_Data_Gen:internal|shift[10]                                                                          ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Internal_Data_Gen:internal|shift[11]                                                                          ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Internal_Data_Gen:internal|shift[12]                                                                          ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Internal_Data_Gen:internal|shift[4]                                                                           ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Internal_Data_Gen:internal|shift[5]                                                                           ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Internal_Data_Gen:internal|shift[6]                                                                           ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Internal_Data_Gen:internal|shift[7]                                                                           ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Internal_Data_Gen:internal|shift[8]                                                                           ;
; 3.900 ; 4.118        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Internal_Data_Gen:internal|shift[9]                                                                           ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|data_trans_cnt[0] ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|data_trans_cnt[1] ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|data_trans_cnt[2] ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|data_trans_cnt[3] ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|data_trans_cnt[4] ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|data_trans_cnt[5] ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|data_trans_cnt[6] ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|data_trans_cnt[7] ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|data_trans_cnt[8] ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[11]       ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[12]       ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[13]       ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[14]       ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[15]       ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[16]       ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[17]       ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[18]       ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[19]       ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[20]       ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[1]          ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[3]          ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[4]          ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[8]          ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[9]          ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_not_of      ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|DAT_POL                                                                                        ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|Diff_en                                                                                        ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|FB_R_r[10]                                                                                     ;
; 3.901 ; 4.119        ; 0.218          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|FB_R_r[11]                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'inclk0'                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; 49.889 ; 49.889       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.889 ; 49.889       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1]           ;
; 49.889 ; 49.889       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2]           ;
; 49.889 ; 49.889       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]           ;
; 49.889 ; 49.889       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.923 ; 49.923       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                                                      ;
; 49.938 ; 49.938       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0]         ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                                                      ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                                                      ;
; 50.062 ; 50.062       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0]         ;
; 50.077 ; 50.077       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                                                      ;
; 50.109 ; 50.109       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]           ;
; 50.109 ; 50.109       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1]           ;
; 50.109 ; 50.109       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2]           ;
; 50.109 ; 50.109       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]           ;
; 50.109 ; 50.109       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|observablevcoout ;
; 96.000 ; 100.000      ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Bit_clock ; inclk0     ; 4.250 ; 4.405 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Bit_data  ; inclk0     ; 4.199 ; 4.345 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; SPI_CS    ; inclk0     ; 3.978 ; 4.158 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_DI    ; inclk0     ; 3.768 ; 3.973 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_clk   ; inclk0     ; 3.720 ; 3.933 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Bit_clock ; inclk0     ; -3.594 ; -3.738 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Bit_data  ; inclk0     ; -3.563 ; -3.695 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; SPI_CS    ; inclk0     ; -2.962 ; -3.167 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_DI    ; inclk0     ; -3.147 ; -3.341 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_clk   ; inclk0     ; -3.118 ; -3.323 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; I[*]      ; inclk0     ; 5.701 ; 5.638 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[0]     ; inclk0     ; 3.859 ; 3.749 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[1]     ; inclk0     ; 3.643 ; 3.569 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[2]     ; inclk0     ; 4.618 ; 4.514 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[3]     ; inclk0     ; 4.536 ; 4.408 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[4]     ; inclk0     ; 3.458 ; 3.428 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[5]     ; inclk0     ; 4.402 ; 4.279 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[6]     ; inclk0     ; 4.274 ; 4.165 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[7]     ; inclk0     ; 4.260 ; 4.176 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[8]     ; inclk0     ; 4.743 ; 4.575 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[9]     ; inclk0     ; 4.301 ; 4.226 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[10]    ; inclk0     ; 5.123 ; 4.971 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[11]    ; inclk0     ; 4.553 ; 4.450 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[12]    ; inclk0     ; 4.545 ; 4.464 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[13]    ; inclk0     ; 5.701 ; 5.638 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED1      ; inclk0     ; 4.904 ; 4.835 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED2      ; inclk0     ; 5.582 ; 5.482 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; inclk0     ; 5.582 ; 5.482 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED4      ; inclk0     ; 5.684 ; 5.657 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Q[*]      ; inclk0     ; 5.636 ; 5.514 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[0]     ; inclk0     ; 4.796 ; 4.629 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]     ; inclk0     ; 4.786 ; 4.632 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]     ; inclk0     ; 4.831 ; 4.686 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]     ; inclk0     ; 4.721 ; 4.539 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]     ; inclk0     ; 4.764 ; 4.578 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]     ; inclk0     ; 4.989 ; 4.779 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]     ; inclk0     ; 4.739 ; 4.569 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]     ; inclk0     ; 4.688 ; 4.528 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]     ; inclk0     ; 4.711 ; 4.540 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[9]     ; inclk0     ; 4.841 ; 4.690 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[10]    ; inclk0     ; 4.786 ; 4.636 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[11]    ; inclk0     ; 5.636 ; 5.514 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[12]    ; inclk0     ; 4.510 ; 4.375 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[13]    ; inclk0     ; 4.597 ; 4.425 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; TP6       ; inclk0     ; 5.091 ; 4.928 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; DAC_clk_p ; inclk0     ; 2.883 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_p ; inclk0     ;       ; 2.825 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_m ; inclk0     ; 4.983 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; DAC_clk_m ; inclk0     ;       ; 4.922 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; SPI_DO    ; inclk0     ; 4.701 ; 4.545 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; test      ; inclk0     ; 4.314 ; 4.245 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; I[*]      ; inclk0     ; 3.015 ; 2.986 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[0]     ; inclk0     ; 3.401 ; 3.293 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[1]     ; inclk0     ; 3.193 ; 3.121 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[2]     ; inclk0     ; 4.129 ; 4.028 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[3]     ; inclk0     ; 4.050 ; 3.926 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[4]     ; inclk0     ; 3.015 ; 2.986 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[5]     ; inclk0     ; 3.917 ; 3.799 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[6]     ; inclk0     ; 3.799 ; 3.693 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[7]     ; inclk0     ; 3.781 ; 3.700 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[8]     ; inclk0     ; 4.249 ; 4.086 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[9]     ; inclk0     ; 3.824 ; 3.751 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[10]    ; inclk0     ; 4.613 ; 4.467 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[11]    ; inclk0     ; 4.066 ; 3.966 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[12]    ; inclk0     ; 4.060 ; 3.981 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[13]    ; inclk0     ; 5.213 ; 5.152 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED1      ; inclk0     ; 4.400 ; 4.333 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED2      ; inclk0     ; 5.055 ; 4.958 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; inclk0     ; 5.055 ; 4.958 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED4      ; inclk0     ; 5.153 ; 5.126 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Q[*]      ; inclk0     ; 4.028 ; 3.899 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[0]     ; inclk0     ; 4.306 ; 4.146 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]     ; inclk0     ; 4.297 ; 4.148 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]     ; inclk0     ; 4.340 ; 4.200 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]     ; inclk0     ; 4.234 ; 4.059 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]     ; inclk0     ; 4.276 ; 4.097 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]     ; inclk0     ; 4.491 ; 4.290 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]     ; inclk0     ; 4.248 ; 4.084 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]     ; inclk0     ; 4.199 ; 4.045 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]     ; inclk0     ; 4.221 ; 4.057 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[9]     ; inclk0     ; 4.346 ; 4.200 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[10]    ; inclk0     ; 4.293 ; 4.149 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[11]    ; inclk0     ; 5.154 ; 5.038 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[12]    ; inclk0     ; 4.028 ; 3.899 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[13]    ; inclk0     ; 4.115 ; 3.950 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; TP6       ; inclk0     ; 4.584 ; 4.427 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; DAC_clk_p ; inclk0     ; 2.482 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_p ; inclk0     ;       ; 2.426 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_m ; inclk0     ; 4.582 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; DAC_clk_m ; inclk0     ;       ; 4.522 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; SPI_DO    ; inclk0     ; 4.205 ; 4.055 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; test      ; inclk0     ; 3.837 ; 3.770 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SPI_CS     ; SPI_DO      ; 7.717 ; 7.673 ; 8.033 ; 7.989 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SPI_CS     ; SPI_DO      ; 7.390 ; 7.346 ; 7.708 ; 7.664 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; SPI_DO    ; inclk0     ; 5.554 ; 5.510 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; SPI_DO    ; inclk0     ; 4.515 ; 4.471 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                    ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; SPI_DO    ; inclk0     ; 5.399     ; 5.443     ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                            ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; SPI_DO    ; inclk0     ; 4.283     ; 4.327     ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                                              ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 1.991 ; 0.000         ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 2.190 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                                               ;
+---------------------------------------------------------------------------+-------+---------------+
; Clock                                                                     ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------+-------+---------------+
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.101 ; 0.000         ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.179 ; 0.000         ;
+---------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                                                 ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 1.809  ; 0.000         ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 3.938  ; 0.000         ;
; inclk0                                                                    ; 49.629 ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                 ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 1.991 ; timer[3]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.300      ;
; 1.991 ; timer[3]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.300      ;
; 1.994 ; timer[2]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.297      ;
; 1.994 ; timer[2]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.297      ;
; 2.048 ; timer[7]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.243      ;
; 2.048 ; timer[7]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.243      ;
; 2.051 ; timer[0]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.240      ;
; 2.051 ; timer[0]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.240      ;
; 2.057 ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.213     ; 1.884      ;
; 2.085 ; ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component|altsyncram_0f91:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.213     ; 1.856      ;
; 2.105 ; ARTM_tx_240:transmitter|sym_count[2]                                                                                                                                    ; ARTM_tx_240:transmitter|alpha_7.01                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.021     ; 2.028      ;
; 2.109 ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.213     ; 1.832      ;
; 2.114 ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.213     ; 1.827      ;
; 2.121 ; timer[1]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.170      ;
; 2.121 ; timer[1]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.170      ;
; 2.164 ; timer[3]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.041     ; 1.949      ;
; 2.167 ; timer[2]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.041     ; 1.946      ;
; 2.175 ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.213     ; 1.766      ;
; 2.176 ; ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component|altsyncram_ve91:auto_generated|q_a[10]                                                    ; ARTM_tx_240:transmitter|lookup_rslt_2[10]                                                                                                               ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.020     ; 1.958      ;
; 2.176 ; timer[4]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.115      ;
; 2.176 ; timer[4]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.115      ;
; 2.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[17]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 1.873      ;
; 2.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[23]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 1.873      ;
; 2.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[21]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 1.873      ;
; 2.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[20]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 1.873      ;
; 2.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[18]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 1.873      ;
; 2.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[16]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 1.873      ;
; 2.184 ; ARTM_tx_240:transmitter|flip                                                                                                                                            ; ARTM_tx_240:transmitter|alpha_7.01                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.044     ; 1.926      ;
; 2.186 ; timer[14]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.105      ;
; 2.186 ; timer[14]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.105      ;
; 2.187 ; timer[11]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.104      ;
; 2.187 ; timer[11]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.104      ;
; 2.187 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_4[6]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.027     ; 1.940      ;
; 2.191 ; timer[10]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.100      ;
; 2.191 ; timer[10]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.100      ;
; 2.197 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_4[7]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.027     ; 1.930      ;
; 2.198 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_2[10]                                                                                                               ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.149      ; 2.105      ;
; 2.209 ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_4[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.206     ; 1.739      ;
; 2.210 ; ARTM_tx_240:transmitter|lookup_rslt_1[1]                                                                                                                                ; ARTM_tx_240:transmitter|phase_1[11]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.049     ; 1.895      ;
; 2.212 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_0[7]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.027     ; 1.915      ;
; 2.219 ; ARTM_tx_240:transmitter|select_3[1]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.046     ; 1.889      ;
; 2.220 ; ARTM_tx_240:transmitter|lookup_rslt_7[5]                                                                                                                                ; ARTM_tx_240:transmitter|phase_7[11]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.229     ; 1.705      ;
; 2.221 ; timer[7]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.041     ; 1.892      ;
; 2.224 ; ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component|altsyncram_ve91:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_1[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.213     ; 1.717      ;
; 2.224 ; timer[0]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.041     ; 1.889      ;
; 2.224 ; ARTM_tx_240:transmitter|lookup_rslt_3[6]                                                                                                                                ; ARTM_tx_240:transmitter|phase_3[13]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.056     ; 1.874      ;
; 2.225 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_0[10]                                                                                                               ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.128      ; 2.057      ;
; 2.226 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[17]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.101     ; 1.827      ;
; 2.226 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[23]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.101     ; 1.827      ;
; 2.226 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[21]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.101     ; 1.827      ;
; 2.226 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[20]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.101     ; 1.827      ;
; 2.226 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[18]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.101     ; 1.827      ;
; 2.226 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[16]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.101     ; 1.827      ;
; 2.228 ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[2]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_2[2]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.200     ; 1.726      ;
; 2.231 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_2[2]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.032     ; 1.891      ;
; 2.233 ; timer[5]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.058      ;
; 2.233 ; timer[5]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.058      ;
; 2.233 ; ARTM_tx_240:transmitter|lookup_rslt_2[10]                                                                                                                               ; ARTM_tx_240:transmitter|phase_2[13]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.227     ; 1.694      ;
; 2.237 ; timer[13]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.054      ;
; 2.237 ; timer[13]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.054      ;
; 2.241 ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[6]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_4[6]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.196     ; 1.717      ;
; 2.242 ; ARTM_tx_240:transmitter|sym_phase_of_dd                                                                                                                                 ; ARTM_tx_240:transmitter|alpha_7.01                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.021     ; 1.891      ;
; 2.242 ; ARTM_tx_240:transmitter|lookup_rslt_1[2]                                                                                                                                ; ARTM_tx_240:transmitter|phase_1[11]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.219     ; 1.693      ;
; 2.243 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_2[6]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.033     ; 1.878      ;
; 2.247 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|freq_delta_1[0]                                                                         ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.100     ; 1.807      ;
; 2.248 ; timer[9]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.043      ;
; 2.248 ; timer[9]                                                                                                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.043      ;
; 2.249 ; ARTM_tx_240:transmitter|lookup_rslt_0[0]                                                                                                                                ; ARTM_tx_240:transmitter|phase_0[10]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.146      ; 2.051      ;
; 2.252 ; ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component|altsyncram_0f91:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_5[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.208     ; 1.694      ;
; 2.256 ; ARTM_tx_240:transmitter|sym_count[1]                                                                                                                                    ; ARTM_tx_240:transmitter|alpha_7.01                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.021     ; 1.877      ;
; 2.258 ; ARTM_tx_240:transmitter|lookup_rslt_0[0]                                                                                                                                ; ARTM_tx_240:transmitter|phase_0[13]                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.146      ; 2.042      ;
; 2.260 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|freq_delta_1[5]                                                                         ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.091     ; 1.803      ;
; 2.261 ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[2]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_3[2]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.212     ; 1.681      ;
; 2.263 ; ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component|altsyncram_0f91:auto_generated|q_a[2]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_2[2]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.200     ; 1.691      ;
; 2.266 ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[4]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_0[4]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.039     ; 1.849      ;
; 2.266 ; timer[12]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.025      ;
; 2.266 ; timer[12]                                                                                                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; 0.137      ; 2.025      ;
; 2.266 ; ARTM_tx_240:transmitter|select_7[0]                                                                                                                                     ; ARTM_tx_240:transmitter|lookup_rslt_4[8]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.027     ; 1.861      ;
; 2.266 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[17]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 1.786      ;
; 2.266 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[23]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 1.786      ;
; 2.266 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[21]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 1.786      ;
; 2.266 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[20]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 1.786      ;
; 2.266 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[18]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 1.786      ;
; 2.266 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[16]                                                                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.102     ; 1.786      ;
; 2.272 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|q_a[1]        ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cos_rom_minus[13]                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.025     ; 1.857      ;
; 2.273 ; ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component|altsyncram_ue91:auto_generated|q_a[0]                                                     ; ARTM_tx_240:transmitter|lookup_rslt_4[0]                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.206     ; 1.675      ;
; 2.273 ; ARTM_tx_240:transmitter|lookup_rslt_1[1]                                                                                                                                ; ARTM_tx_240:transmitter|phase_1[9]                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.049     ; 1.832      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT18 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT12 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT14 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT15 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT13 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT16 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT17 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT22 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT23 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT24 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT20 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT21 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
; 2.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|mac_out2~DATAOUT25 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 4.166        ; -0.059     ; 1.706      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                 ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 2.190 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[5] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.078     ; 1.887      ;
; 2.262 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.994      ;
; 2.268 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 2.003      ;
; 2.322 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[6] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.078     ; 1.755      ;
; 2.326 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.930      ;
; 2.340 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.916      ;
; 2.341 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.915      ;
; 2.345 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.066     ; 1.744      ;
; 2.358 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.067     ; 1.730      ;
; 2.359 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.066     ; 1.730      ;
; 2.364 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.712      ;
; 2.364 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.712      ;
; 2.364 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.712      ;
; 2.364 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[2]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.712      ;
; 2.364 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[8]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.712      ;
; 2.364 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[4]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.712      ;
; 2.364 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[5]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.712      ;
; 2.364 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.712      ;
; 2.364 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[7]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.712      ;
; 2.364 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.066     ; 1.725      ;
; 2.382 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 1.889      ;
; 2.387 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.067     ; 1.701      ;
; 2.389 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.253     ; 1.513      ;
; 2.392 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.684      ;
; 2.403 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 1.868      ;
; 2.404 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[4] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 1.867      ;
; 2.405 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.851      ;
; 2.412 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.253     ; 1.490      ;
; 2.418 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.067     ; 1.670      ;
; 2.429 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.827      ;
; 2.435 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.253     ; 1.467      ;
; 2.440 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.067     ; 1.648      ;
; 2.447 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 1.824      ;
; 2.457 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.799      ;
; 2.458 ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[0]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.618      ;
; 2.460 ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[9]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.090     ; 1.605      ;
; 2.461 ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[11]                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.090     ; 1.604      ;
; 2.463 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.793      ;
; 2.465 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.253     ; 1.437      ;
; 2.472 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.066     ; 1.617      ;
; 2.475 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.781      ;
; 2.481 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|outside_freq_range ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.062     ; 1.612      ;
; 2.488 ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[6]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.090     ; 1.577      ;
; 2.489 ; ARTM_tx_240:transmitter|bit_clock                                                  ; Internal_Data_Gen:internal|shift[7]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.090     ; 1.576      ;
; 2.493 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.763      ;
; 2.496 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_i_d     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.067     ; 1.592      ;
; 2.502 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.754      ;
; 2.504 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; serial_IFC:SPI|SDO_r                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.261     ; 1.390      ;
; 2.508 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 1.763      ;
; 2.517 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 1.754      ;
; 2.519 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.737      ;
; 2.521 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_d       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.735      ;
; 2.521 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.555      ;
; 2.521 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.555      ;
; 2.521 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.555      ;
; 2.521 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[2]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.555      ;
; 2.521 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[8]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.555      ;
; 2.521 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[4]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.555      ;
; 2.521 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[5]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.555      ;
; 2.521 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.555      ;
; 2.521 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[7]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.555      ;
; 2.527 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_d       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 1.744      ;
; 2.536 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.720      ;
; 2.538 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.538      ;
; 2.539 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[4] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 1.732      ;
; 2.542 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.714      ;
; 2.543 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.533      ;
; 2.543 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.533      ;
; 2.543 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.533      ;
; 2.543 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[2]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.533      ;
; 2.543 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[8]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.533      ;
; 2.543 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[4]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.533      ;
; 2.543 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[5]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.533      ;
; 2.543 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.533      ;
; 2.543 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[7]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.533      ;
; 2.559 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.517      ;
; 2.561 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 1.710      ;
; 2.566 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.690      ;
; 2.573 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|lock               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.062     ; 1.520      ;
; 2.580 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.676      ;
; 2.583 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_dd            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[4] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 1.688      ;
; 2.585 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_d       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.671      ;
; 2.592 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[1] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.664      ;
; 2.593 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_dd ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.483      ;
; 2.599 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_d       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.101      ; 1.657      ;
; 2.603 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|data_d             ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 1.668      ;
; 2.604 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[1]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.472      ;
; 2.604 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.472      ;
; 2.604 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.472      ;
; 2.604 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[2]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.472      ;
; 2.604 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[8]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.472      ;
; 2.604 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[4]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.472      ;
; 2.604 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[5]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.472      ;
; 2.604 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.472      ;
; 2.604 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[7]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.472      ;
; 2.613 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|outside_freq_range ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.062     ; 1.480      ;
; 2.617 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[3] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[3]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.459      ;
; 2.620 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_data_d  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.079     ; 1.456      ;
; 2.622 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d            ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; 0.116      ; 1.649      ;
; 2.623 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4.167        ; -0.254     ; 1.278      ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                    ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.101 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[0]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a5~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.420      ;
; 0.137 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[1]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a5~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.454      ;
; 0.138 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[5]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.459      ;
; 0.139 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[1]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.458      ;
; 0.139 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[2]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.460      ;
; 0.140 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[0]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.459      ;
; 0.140 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[10]                                                                                   ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.461      ;
; 0.143 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[8]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.462      ;
; 0.144 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[8]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.465      ;
; 0.144 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[13]                                                                                   ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.463      ;
; 0.146 ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                             ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0                                             ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.465      ;
; 0.147 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[4]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.468      ;
; 0.147 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[9]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.466      ;
; 0.147 ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                             ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0                                             ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.464      ;
; 0.150 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|dffe3a[0]                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.442      ;
; 0.151 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[6]                                                                                    ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.472      ;
; 0.152 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[6]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a1~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.471      ;
; 0.158 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[11]                                                                                   ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_datain_reg0                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.477      ;
; 0.162 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|altsyncram_5l31:altsyncram4|ram_block5a0~porta_address_reg0 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.471      ;
; 0.162 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[1]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a1~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.479      ;
; 0.168 ; ARTM_tx_240:transmitter|alpha_5_d.11                                                                                                                             ; ARTM_tx_240:transmitter|phase_5[6]                                                                                                                                                         ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.476      ;
; 0.169 ; ARTM_tx_240:transmitter|alpha_5_d.11                                                                                                                             ; ARTM_tx_240:transmitter|phase_5[11]                                                                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.172 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_test                                                                                    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_test                                                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[8]                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[8]                                                                                                         ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|ph_roll_6[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_6[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|ph_roll_7[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_7[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|ph_roll_5[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_5[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|ph_roll_4[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_4[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|ph_roll_5[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_5[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|ph_roll_6[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_6[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|ph_roll_4[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_4[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|ph_roll_7[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_7[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                              ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_activity_test                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|ph_roll_0[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_0[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|ph_roll_2[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_2[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|ph_roll_1[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_1[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|ph_roll_3[13]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_3[13]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|ph_roll_1[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_1[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|ph_roll_2[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_2[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|ph_roll_0[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_0[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|ph_roll_3[12]                                                                                                                            ; ARTM_tx_240:transmitter|ph_roll_3[12]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|sym_count[2]                                                                                                                             ; ARTM_tx_240:transmitter|sym_count[2]                                                                                                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|sym_count[1]                                                                                                                             ; ARTM_tx_240:transmitter|sym_count[1]                                                                                                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.183 ; timer[0]                                                                                                                                                         ; timer[0]                                                                                                                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.300      ;
; 0.183 ; ARTM_tx_240:transmitter|flip                                                                                                                                     ; ARTM_tx_240:transmitter|flip                                                                                                                                                               ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.300      ;
; 0.184 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_ddddddd                                                                               ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_dddddddd                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.301      ;
; 0.184 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.300      ;
; 0.184 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[2]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[1]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.300      ;
; 0.185 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_dddddd                                                                                ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_ddddddd                                                                                                         ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.302      ;
; 0.185 ; ARTM_tx_240:transmitter|roll_total_d[13]                                                                                                                         ; ARTM_tx_240:transmitter|roll_total_dd[13]                                                                                                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.301      ;
; 0.185 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[3]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[2]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.301      ;
; 0.185 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc|Rslt_pp[23]                                                                           ; ARTM_tx_240:transmitter|sym_phase[23]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.301      ;
; 0.186 ; ARTM_tx_240:transmitter|roll_total_dd[13]                                                                                                                        ; ARTM_tx_240:transmitter|roll_total_ddd[13]                                                                                                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.186 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[6]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[5]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.186 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[10]                                                                                                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[9]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.186 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[11]                                                                                                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[10]                                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.186 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[12]                                                                                                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[11]                                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.186 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[13]                                                                                                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[12]                                                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.187 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc|Rslt_pp[18]                                                                           ; ARTM_tx_240:transmitter|sym_phase[18]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.303      ;
; 0.187 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[1]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[0]                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.303      ;
; 0.188 ; ARTM_tx_240:transmitter|sym_phase_of_d                                                                                                                           ; ARTM_tx_240:transmitter|sym_phase_of_dd                                                                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.304      ;
; 0.189 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[31]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[15]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.305      ;
; 0.190 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[1]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.505      ;
; 0.190 ; ARTM_tx_240:transmitter|Q_1                                                                                                                                      ; ARTM_tx_240:transmitter|Q_2                                                                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[1]                                                                                                            ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|data_out                                                                                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.191 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[29]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[13]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.191 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[23]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[7]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.192 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[28]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[12]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.308      ;
; 0.192 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[26]                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_3[10]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.308      ;
; 0.193 ; ARTM_tx_240:transmitter|sym_phase_ms10_d[1]                                                                                                                      ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.506      ;
; 0.196 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_ddddd                                                                                 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|transition_dddddd                                                                                                          ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.196 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[16]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_2[0]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.078      ; 0.375      ;
; 0.197 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[18]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_2[2]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.078      ; 0.376      ;
; 0.199 ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                             ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.315      ;
; 0.200 ; serial_IFC:SPI|bit_rate[25]                                                                                                                                      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[25]                                                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.084      ; 0.385      ;
; 0.202 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc|Rslt_pp[26]                                                                           ; ARTM_tx_240:transmitter|sym_phase[26]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.318      ;
; 0.202 ; serial_IFC:SPI|bit_rate[26]                                                                                                                                      ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[26]                                                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.084      ; 0.387      ;
; 0.203 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc|Rslt_pp[25]                                                                           ; ARTM_tx_240:transmitter|sym_phase[25]                                                                                                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.319      ;
; 0.204 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_d                                                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|clock_dd                                                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.320      ;
; 0.206 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[17]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_2[1]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.078      ; 0.385      ;
; 0.207 ; ARTM_tx_240:transmitter|Q_0                                                                                                                                      ; ARTM_tx_240:transmitter|Q_1                                                                                                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.207 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[10]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[10]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.091      ; 0.399      ;
; 0.208 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[13]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[13]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.091      ; 0.400      ;
; 0.208 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[11]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[11]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.091      ; 0.400      ;
; 0.209 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[12]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[12]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.091      ; 0.401      ;
; 0.210 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[9]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[9]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.091      ; 0.402      ;
; 0.211 ; ARTM_tx_240:transmitter|alpha_5_d.01                                                                                                                             ; ARTM_tx_240:transmitter|phase_5[13]                                                                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.519      ;
; 0.212 ; ARTM_tx_240:transmitter|alpha_5_d.11                                                                                                                             ; ARTM_tx_240:transmitter|phase_5[13]                                                                                                                                                        ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.520      ;
; 0.214 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[5]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[5]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.084      ; 0.399      ;
; 0.214 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[2]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[2]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.084      ; 0.399      ;
; 0.215 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[6]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[6]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.084      ; 0.400      ;
; 0.215 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[4]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[4]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.084      ; 0.400      ;
; 0.216 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[3]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[3]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.084      ; 0.401      ;
; 0.216 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[1]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[1]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.084      ; 0.401      ;
; 0.216 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[15]                                                         ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[15]                                                                                                    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.091      ; 0.408      ;
; 0.217 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[7]                                                          ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_1[7]                                                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.084      ; 0.402      ;
; 0.218 ; ARTM_tx_240:transmitter|sym_count[1]                                                                                                                             ; ARTM_tx_240:transmitter|sym_count[2]                                                                                                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.334      ;
; 0.230 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|dffe3a[1]                         ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|altsyncram_5l31:altsyncram4|ram_block5a0~portb_address_reg0 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.544      ;
; 0.240 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_1[3]                                                                           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|Rslt[3]                                                                                                       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.357      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; serial_IFC:SPI|serial_tx_en                                                                              ; serial_IFC:SPI|serial_tx_en                                                                              ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; serial_IFC:SPI|bit_cnt[2]                                                                                ; serial_IFC:SPI|bit_cnt[2]                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; serial_IFC:SPI|bit_cnt[1]                                                                                ; serial_IFC:SPI|bit_cnt[1]                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; Internal_Data_Gen:internal|shift[0]                                                                      ; Internal_Data_Gen:internal|shift[0]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[2]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_of     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_of     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[0]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[0]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[1]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[1]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[2]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[2]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[3]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[3]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[4]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[4]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[5]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[5]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[7]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[7]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[8]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[8]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[9]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[9]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[10]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[10]    ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[1]     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; serial_IFC:SPI|bit_cnt_wr[2]                                                                             ; serial_IFC:SPI|bit_cnt_wr[2]                                                                             ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; serial_IFC:SPI|bit_cnt_wr[1]                                                                             ; serial_IFC:SPI|bit_cnt_wr[1]                                                                             ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|internal_data                                                                 ; Internal_Data_Gen:internal|internal_data                                                                 ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[16]                                                                     ; Internal_Data_Gen:internal|shift[16]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[3]                                                                      ; Internal_Data_Gen:internal|shift[3]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[6]                                                                      ; Internal_Data_Gen:internal|shift[6]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[7]                                                                      ; Internal_Data_Gen:internal|shift[7]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[9]                                                                      ; Internal_Data_Gen:internal|shift[9]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[11]                                                                     ; Internal_Data_Gen:internal|shift[11]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[4]                                                                      ; Internal_Data_Gen:internal|shift[4]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[8]                                                                      ; Internal_Data_Gen:internal|shift[8]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[10]                                                                     ; Internal_Data_Gen:internal|shift[10]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[14]                                                                     ; Internal_Data_Gen:internal|shift[14]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[15]                                                                     ; Internal_Data_Gen:internal|shift[15]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[13]                                                                     ; Internal_Data_Gen:internal|shift[13]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[12]                                                                     ; Internal_Data_Gen:internal|shift[12]                                                                     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[5]                                                                      ; Internal_Data_Gen:internal|shift[5]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; Internal_Data_Gen:internal|shift[2]                                                                      ; Internal_Data_Gen:internal|shift[2]                                                                      ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision     ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.296      ;
; 0.183 ; ARTM_tx_240:transmitter|bit_clock                                                                        ; Internal_Data_Gen:internal|data_clock_d                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; 0.083      ; 0.369      ;
; 0.184 ; serial_IFC:SPI|bit_cnt_wr[0]                                                                             ; serial_IFC:SPI|bit_cnt_wr[0]                                                                             ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.300      ;
; 0.184 ; serial_IFC:SPI|bit_cnt[0]                                                                                ; serial_IFC:SPI|bit_cnt[0]                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.300      ;
; 0.186 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[3]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[4]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.303      ;
; 0.189 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[4]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[5]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.306      ;
; 0.191 ; serial_IFC:SPI|bit_cnt[1]                                                                                ; serial_IFC:SPI|bit_cnt[2]                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.308      ;
; 0.198 ; serial_IFC:SPI|rx_data[4]                                                                                ; serial_IFC:SPI|CLK_POL                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.314      ;
; 0.202 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.318      ;
; 0.237 ; serial_IFC:SPI|CSB_dd                                                                                    ; serial_IFC:SPI|shift[5]                                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.353      ;
; 0.239 ; serial_IFC:SPI|CSB_dd                                                                                    ; serial_IFC:SPI|shift[3]                                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.355      ;
; 0.241 ; serial_IFC:SPI|CSB_dd                                                                                    ; serial_IFC:SPI|shift[0]                                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.357      ;
; 0.241 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[2]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.358      ;
; 0.242 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[5]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.359      ;
; 0.243 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[11] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[12] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.360      ;
; 0.244 ; serial_IFC:SPI|CSB_dd                                                                                    ; serial_IFC:SPI|bit_cnt[0]                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.360      ;
; 0.246 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[0]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[0]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.362      ;
; 0.248 ; serial_IFC:SPI|CSB_dd                                                                                    ; serial_IFC:SPI|shift[6]                                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.364      ;
; 0.248 ; serial_IFC:SPI|CSB_dd                                                                                    ; serial_IFC:SPI|shift[2]                                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.364      ;
; 0.248 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[7]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[7]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.364      ;
; 0.249 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[1]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[1]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.366      ;
; 0.249 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[3]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[3]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.365      ;
; 0.249 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[4]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[4]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.365      ;
; 0.250 ; serial_IFC:SPI|CSB_dd                                                                                    ; serial_IFC:SPI|shift[7]                                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.366      ;
; 0.250 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[16] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[17] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.367      ;
; 0.251 ; serial_IFC:SPI|CSB_dd                                                                                    ; serial_IFC:SPI|shift[4]                                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.367      ;
; 0.251 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[18] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[19] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.368      ;
; 0.251 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[9]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[9]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.368      ;
; 0.252 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[8]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[8]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.369      ;
; 0.253 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[6]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.370      ;
; 0.254 ; serial_IFC:SPI|shift[4]                                                                                  ; serial_IFC:SPI|shift[5]                                                                                  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.370      ;
; 0.254 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[7]     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[7]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.371      ;
; 0.255 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[28] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[29] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.372      ;
; 0.256 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[5]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[5]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.372      ;
; 0.256 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[6]   ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[6]   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.372      ;
; 0.257 ; serial_IFC:SPI|shift[7]                                                                                  ; serial_IFC:SPI|rx_data[7]                                                                                ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.374      ;
; 0.258 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[10]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[10]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.374      ;
; 0.258 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[16]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[16]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.374      ;
; 0.260 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[10]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[10]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.377      ;
; 0.260 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[14]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[14]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.376      ;
; 0.262 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[12]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[12]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.378      ;
; 0.262 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[20]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[20]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.378      ;
; 0.268 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[11]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[11]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.384      ;
; 0.268 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[15]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[15]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.384      ;
; 0.269 ; serial_IFC:SPI|rx_data[1]                                                                                ; serial_IFC:SPI|mode[1]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.385      ;
; 0.269 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[5]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[6]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.385      ;
; 0.269 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision     ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[0]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.386      ;
; 0.270 ; serial_IFC:SPI|rx_data[2]                                                                                ; serial_IFC:SPI|mode[2]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.386      ;
; 0.270 ; serial_IFC:SPI|rx_data[0]                                                                                ; serial_IFC:SPI|mode[0]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.386      ;
; 0.270 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[17]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[17]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.386      ;
; 0.271 ; serial_IFC:SPI|rx_data[3]                                                                                ; serial_IFC:SPI|mode[3]                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.387      ;
; 0.271 ; serial_IFC:SPI|CSB_d                                                                                     ; serial_IFC:SPI|bit_cnt_wr[0]                                                                             ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.387      ;
; 0.271 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[12] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[13] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.388      ;
; 0.271 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[10] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[11] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.388      ;
; 0.271 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[9]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[10] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.388      ;
; 0.272 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[18] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[19] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.388      ;
; 0.272 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[14] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[15] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.389      ;
; 0.272 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[2]  ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[3]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.388      ;
; 0.273 ; serial_IFC:SPI|SCLK_d                                                                                    ; serial_IFC:SPI|SCLK_dd                                                                                   ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.389      ;
; 0.273 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[17] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[18] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.389      ;
; 0.273 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[16] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[17] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.389      ;
; 0.274 ; serial_IFC:SPI|CSB_d                                                                                     ; serial_IFC:SPI|bit_cnt_wr[1]                                                                             ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.390      ;
; 0.275 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[19]    ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[19]  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.391      ;
; 0.278 ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[13] ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[14] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.395      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                     ; Clock Edge ; Target                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.809 ; 2.039        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|ram_block1a10~porta_address_reg0 ;
; 1.809 ; 2.039        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|ram_block1a9~porta_address_reg0  ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                                   ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a1~porta_address_reg0                                                   ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a0~porta_address_reg0                                                   ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a1~porta_address_reg0                                                   ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|ram_block1a10~porta_address_reg0                                              ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|ram_block1a1~porta_address_reg0                                               ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|ram_block1a4~porta_address_reg0                                               ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|ram_block1a8~porta_address_reg0                                               ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|q_a[10]                          ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|q_a[9]                           ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|ram_block1a0~porta_address_reg0  ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|ram_block1a1~porta_address_reg0  ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|ram_block1a2~porta_address_reg0  ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|ram_block1a3~porta_address_reg0  ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|ram_block1a5~porta_address_reg0  ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|ram_block1a6~porta_address_reg0  ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|ram_block1a7~porta_address_reg0  ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|ram_block1a8~porta_address_reg0  ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component|altsyncram_lk91:auto_generated|q_a[10]                          ;
; 1.810 ; 2.040        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component|altsyncram_lk91:auto_generated|q_a[9]                           ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[0]                                                                            ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[13]                                                                           ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[1]                                                                            ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[2]                                                                            ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[3]                                                                            ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[4]                                                                            ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a5~porta_address_reg0                                                   ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a9~porta_address_reg0                                                   ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[0]                                                                            ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[13]                                                                           ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[1]                                                                            ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[2]                                                                            ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[3]                                                                            ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|q_a[4]                                                                            ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a5~porta_address_reg0                                                   ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ram_block1a9~porta_address_reg0                                                   ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[0]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[10]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[11]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[12]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[13]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[1]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[2]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[3]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[4]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[5]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[8]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|q_a[9]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|ram_block1a6~porta_address_reg0                                               ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[0]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[10]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[11]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[12]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[13]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[1]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[2]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[3]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[4]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[5]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[8]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|q_a[9]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[0]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[10]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[11]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[12]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[13]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[1]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[2]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[3]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[4]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[5]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[8]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|q_a[9]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[0]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[10]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[11]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[12]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[13]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[1]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[2]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[3]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[4]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[5]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[8]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|q_a[9]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[0]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[10]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[11]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[12]                                                                       ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[1]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[2]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[3]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[4]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[5]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|q_a[9]                                                                        ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|ram_block1a13~porta_address_reg0                                              ;
; 1.811 ; 2.041        ; 0.230          ; Low Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component|altsyncram_ue91:auto_generated|q_a[0]                                                                        ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3.938 ; 4.122        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[0]   ;
; 3.938 ; 4.122        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[2]   ;
; 3.938 ; 4.122        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[4]   ;
; 3.938 ; 4.122        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[6]   ;
; 3.945 ; 4.129        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[1]   ;
; 3.945 ; 4.129        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[3]   ;
; 3.945 ; 4.129        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[5]   ;
; 3.945 ; 4.129        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[7]   ;
; 3.945 ; 4.129        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[8]   ;
; 3.945 ; 4.129        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[9]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|decision      ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[0] ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[1] ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[2] ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[3] ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[4] ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[5] ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[0]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[10]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[11]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[16]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[17]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[18]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[19]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[1]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[21]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[2]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[3]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[4]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[5]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[6]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[7]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[8]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[9]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[11]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[12]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[13]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[14]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[15]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[16]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[17]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[18]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[19]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[20]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[1]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[25]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[26]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[27]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[28]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[29]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[2]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[30]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[31]  ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[3]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[4]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[5]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[6]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[7]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[8]   ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[0]      ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[0]      ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[10]     ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[1]      ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[2]      ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[3]      ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[4]      ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[5]      ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]      ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[7]      ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[8]      ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[9]      ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[0]    ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[10]   ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[2]    ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[3]    ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[4]    ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[5]    ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[6]    ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[7]    ;
; 3.963 ; 4.179        ; 0.216          ; High Pulse Width ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_not_of  ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_of      ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Internal_Data_Gen:internal|shift[0]                                                                       ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Internal_Data_Gen:internal|shift[1]                                                                       ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|CLK_POL                                                                                    ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|CLK_SRC                                                                                    ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|CSB_d                                                                                      ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|DAT_PAT[0]                                                                                 ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|DAT_PAT[1]                                                                                 ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|DAT_PAT[2]                                                                                 ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|DAT_PAT[3]                                                                                 ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|DAT_SRC                                                                                    ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|FB_R_r[13]                                                                                 ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|FB_R_r[17]                                                                                 ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|FB_R_r[21]                                                                                 ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|FB_R_r[24]                                                                                 ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|FB_R_r[9]                                                                                  ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|SDO_r                                                                                      ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|addr_d[0]                                                                                  ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|addr_d[1]                                                                                  ;
; 3.963 ; 4.147        ; 0.184          ; Low Pulse Width  ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; serial_IFC:SPI|addr_d[2]                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'inclk0'                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; 49.629 ; 49.629       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                                                      ;
; 49.630 ; 49.630       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]           ;
; 49.630 ; 49.630       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1]           ;
; 49.630 ; 49.630       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2]           ;
; 49.630 ; 49.630       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]           ;
; 49.630 ; 49.630       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|observablevcoout ;
; 49.634 ; 49.634       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0]         ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                                                      ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                                                      ;
; 50.366 ; 50.366       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0]         ;
; 50.368 ; 50.368       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]           ;
; 50.368 ; 50.368       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1]           ;
; 50.368 ; 50.368       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2]           ;
; 50.368 ; 50.368       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]           ;
; 50.368 ; 50.368       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|observablevcoout ;
; 50.371 ; 50.371       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                                                      ;
; 96.000 ; 100.000      ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Bit_clock ; inclk0     ; 2.499 ; 3.108 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Bit_data  ; inclk0     ; 2.471 ; 3.088 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; SPI_CS    ; inclk0     ; 2.335 ; 2.911 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_DI    ; inclk0     ; 2.250 ; 2.839 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_clk   ; inclk0     ; 2.228 ; 2.791 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Bit_clock ; inclk0     ; -2.132 ; -2.715 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Bit_data  ; inclk0     ; -2.113 ; -2.714 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; SPI_CS    ; inclk0     ; -1.811 ; -2.367 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_DI    ; inclk0     ; -1.900 ; -2.476 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_clk   ; inclk0     ; -1.885 ; -2.440 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; I[*]      ; inclk0     ; 3.380 ; 3.566 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[0]     ; inclk0     ; 2.085 ; 2.158 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[1]     ; inclk0     ; 1.979 ; 2.048 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[2]     ; inclk0     ; 2.494 ; 2.604 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[3]     ; inclk0     ; 2.466 ; 2.592 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[4]     ; inclk0     ; 1.905 ; 1.965 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[5]     ; inclk0     ; 2.371 ; 2.474 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[6]     ; inclk0     ; 2.323 ; 2.435 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[7]     ; inclk0     ; 2.329 ; 2.431 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[8]     ; inclk0     ; 2.534 ; 2.673 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[9]     ; inclk0     ; 2.354 ; 2.454 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[10]    ; inclk0     ; 2.795 ; 2.944 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[11]    ; inclk0     ; 2.486 ; 2.596 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[12]    ; inclk0     ; 2.497 ; 2.609 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[13]    ; inclk0     ; 3.380 ; 3.566 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED1      ; inclk0     ; 2.686 ; 2.853 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED2      ; inclk0     ; 3.054 ; 3.258 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; inclk0     ; 3.054 ; 3.258 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED4      ; inclk0     ; 3.165 ; 3.395 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Q[*]      ; inclk0     ; 3.339 ; 3.479 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[0]     ; inclk0     ; 2.646 ; 2.726 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]     ; inclk0     ; 2.652 ; 2.730 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]     ; inclk0     ; 2.681 ; 2.769 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]     ; inclk0     ; 2.592 ; 2.658 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]     ; inclk0     ; 2.606 ; 2.677 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]     ; inclk0     ; 2.733 ; 2.813 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]     ; inclk0     ; 2.591 ; 2.674 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]     ; inclk0     ; 2.575 ; 2.648 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]     ; inclk0     ; 2.584 ; 2.654 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[9]     ; inclk0     ; 2.671 ; 2.762 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[10]    ; inclk0     ; 2.643 ; 2.727 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[11]    ; inclk0     ; 3.339 ; 3.479 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[12]    ; inclk0     ; 2.495 ; 2.560 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[13]    ; inclk0     ; 2.523 ; 2.605 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; TP6       ; inclk0     ; 2.778 ; 2.914 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; DAC_clk_p ; inclk0     ; 1.752 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_p ; inclk0     ;       ; 1.792 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_m ; inclk0     ; 3.842 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; DAC_clk_m ; inclk0     ;       ; 3.883 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; SPI_DO    ; inclk0     ; 2.532 ; 2.650 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; test      ; inclk0     ; 2.372 ; 2.474 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; I[*]      ; inclk0     ; 1.664 ; 1.723 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[0]     ; inclk0     ; 1.837 ; 1.909 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[1]     ; inclk0     ; 1.736 ; 1.804 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[2]     ; inclk0     ; 2.229 ; 2.336 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[3]     ; inclk0     ; 2.204 ; 2.325 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[4]     ; inclk0     ; 1.664 ; 1.723 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[5]     ; inclk0     ; 2.111 ; 2.210 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[6]     ; inclk0     ; 2.067 ; 2.175 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[7]     ; inclk0     ; 2.071 ; 2.169 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[8]     ; inclk0     ; 2.268 ; 2.403 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[9]     ; inclk0     ; 2.093 ; 2.189 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[10]    ; inclk0     ; 2.516 ; 2.659 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[11]    ; inclk0     ; 2.220 ; 2.325 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[12]    ; inclk0     ; 2.230 ; 2.338 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[13]    ; inclk0     ; 3.112 ; 3.293 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED1      ; inclk0     ; 2.413 ; 2.573 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED2      ; inclk0     ; 2.764 ; 2.961 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; inclk0     ; 2.764 ; 2.961 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED4      ; inclk0     ; 2.871 ; 3.092 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Q[*]      ; inclk0     ; 2.226 ; 2.288 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[0]     ; inclk0     ; 2.369 ; 2.446 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]     ; inclk0     ; 2.375 ; 2.450 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]     ; inclk0     ; 2.403 ; 2.487 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]     ; inclk0     ; 2.317 ; 2.381 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]     ; inclk0     ; 2.331 ; 2.399 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]     ; inclk0     ; 2.452 ; 2.530 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]     ; inclk0     ; 2.317 ; 2.397 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]     ; inclk0     ; 2.302 ; 2.373 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]     ; inclk0     ; 2.311 ; 2.379 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[9]     ; inclk0     ; 2.395 ; 2.482 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[10]    ; inclk0     ; 2.368 ; 2.449 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[11]    ; inclk0     ; 3.070 ; 3.208 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[12]    ; inclk0     ; 2.226 ; 2.288 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[13]    ; inclk0     ; 2.254 ; 2.334 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; TP6       ; inclk0     ; 2.500 ; 2.630 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; DAC_clk_p ; inclk0     ; 1.531 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_p ; inclk0     ;       ; 1.569 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_m ; inclk0     ; 3.621 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; DAC_clk_m ; inclk0     ;       ; 3.660 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; SPI_DO    ; inclk0     ; 2.265 ; 2.379 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; test      ; inclk0     ; 2.110 ; 2.209 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SPI_CS     ; SPI_DO      ; 4.555 ; 4.539 ; 5.043 ; 5.027 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SPI_CS     ; SPI_DO      ; 4.375 ; 4.359 ; 4.864 ; 4.848 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; SPI_DO    ; inclk0     ; 3.024 ; 3.008 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; SPI_DO    ; inclk0     ; 2.445 ; 2.429 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                    ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; SPI_DO    ; inclk0     ; 3.065     ; 3.081     ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                            ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+
; SPI_DO    ; inclk0     ; 2.476     ; 2.492     ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-----------+-----------+------------+---------------------------------------------------------------------------+


-----------------------------------------------
; Fast 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                    ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                           ; -0.307 ; 0.101 ; N/A      ; N/A     ; 0.166               ;
;  inclk0                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 49.629              ;
;  transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -0.307 ; 0.101 ; N/A      ; N/A     ; 0.166               ;
;  transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; -0.088 ; 0.179 ; N/A      ; N/A     ; 3.870               ;
; Design-wide TNS                                                            ; -1.402 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  inclk0                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; -1.266 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; -0.136 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Bit_clock ; inclk0     ; 5.193 ; 5.591 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Bit_data  ; inclk0     ; 5.118 ; 5.523 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; SPI_CS    ; inclk0     ; 4.909 ; 5.283 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_DI    ; inclk0     ; 4.664 ; 5.072 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_clk   ; inclk0     ; 4.621 ; 5.005 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------------------+
; Bit_clock ; inclk0     ; -2.132 ; -2.715 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Bit_data  ; inclk0     ; -2.113 ; -2.714 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; SPI_CS    ; inclk0     ; -1.811 ; -2.367 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_DI    ; inclk0     ; -1.900 ; -2.476 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; SPI_clk   ; inclk0     ; -1.885 ; -2.440 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; I[*]      ; inclk0     ; 6.547 ; 6.644 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[0]     ; inclk0     ; 4.335 ; 4.306 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[1]     ; inclk0     ; 4.098 ; 4.087 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[2]     ; inclk0     ; 5.180 ; 5.175 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[3]     ; inclk0     ; 5.083 ; 5.065 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[4]     ; inclk0     ; 3.910 ; 3.921 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[5]     ; inclk0     ; 4.950 ; 4.942 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[6]     ; inclk0     ; 4.802 ; 4.788 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[7]     ; inclk0     ; 4.802 ; 4.802 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[8]     ; inclk0     ; 5.287 ; 5.287 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[9]     ; inclk0     ; 4.851 ; 4.851 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[10]    ; inclk0     ; 5.756 ; 5.704 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[11]    ; inclk0     ; 5.124 ; 5.111 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[12]    ; inclk0     ; 5.119 ; 5.119 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[13]    ; inclk0     ; 6.547 ; 6.644 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED1      ; inclk0     ; 5.500 ; 5.552 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED2      ; inclk0     ; 6.249 ; 6.308 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; inclk0     ; 6.249 ; 6.308 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED4      ; inclk0     ; 6.376 ; 6.489 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Q[*]      ; inclk0     ; 6.496 ; 6.529 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[0]     ; inclk0     ; 5.424 ; 5.324 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]     ; inclk0     ; 5.415 ; 5.324 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]     ; inclk0     ; 5.463 ; 5.382 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]     ; inclk0     ; 5.326 ; 5.231 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]     ; inclk0     ; 5.372 ; 5.285 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]     ; inclk0     ; 5.623 ; 5.504 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]     ; inclk0     ; 5.359 ; 5.285 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]     ; inclk0     ; 5.291 ; 5.230 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]     ; inclk0     ; 5.310 ; 5.247 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[9]     ; inclk0     ; 5.464 ; 5.402 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[10]    ; inclk0     ; 5.405 ; 5.336 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[11]    ; inclk0     ; 6.496 ; 6.529 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[12]    ; inclk0     ; 5.102 ; 5.039 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[13]    ; inclk0     ; 5.173 ; 5.099 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; TP6       ; inclk0     ; 5.723 ; 5.657 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; DAC_clk_p ; inclk0     ; 3.257 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_p ; inclk0     ;       ; 3.204 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_m ; inclk0     ; 5.357 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; DAC_clk_m ; inclk0     ;       ; 5.303 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; SPI_DO    ; inclk0     ; 5.268 ; 5.238 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; test      ; inclk0     ; 4.875 ; 4.877 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+
; I[*]      ; inclk0     ; 1.664 ; 1.723 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[0]     ; inclk0     ; 1.837 ; 1.909 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[1]     ; inclk0     ; 1.736 ; 1.804 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[2]     ; inclk0     ; 2.229 ; 2.336 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[3]     ; inclk0     ; 2.204 ; 2.325 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[4]     ; inclk0     ; 1.664 ; 1.723 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[5]     ; inclk0     ; 2.111 ; 2.210 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[6]     ; inclk0     ; 2.067 ; 2.175 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[7]     ; inclk0     ; 2.071 ; 2.169 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[8]     ; inclk0     ; 2.268 ; 2.403 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[9]     ; inclk0     ; 2.093 ; 2.189 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[10]    ; inclk0     ; 2.516 ; 2.659 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[11]    ; inclk0     ; 2.220 ; 2.325 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[12]    ; inclk0     ; 2.230 ; 2.338 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  I[13]    ; inclk0     ; 3.112 ; 3.293 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED1      ; inclk0     ; 2.413 ; 2.573 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED2      ; inclk0     ; 2.764 ; 2.961 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED3      ; inclk0     ; 2.764 ; 2.961 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; LED4      ; inclk0     ; 2.871 ; 3.092 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; Q[*]      ; inclk0     ; 2.226 ; 2.288 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[0]     ; inclk0     ; 2.369 ; 2.446 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]     ; inclk0     ; 2.375 ; 2.450 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]     ; inclk0     ; 2.403 ; 2.487 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]     ; inclk0     ; 2.317 ; 2.381 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]     ; inclk0     ; 2.331 ; 2.399 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]     ; inclk0     ; 2.452 ; 2.530 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]     ; inclk0     ; 2.317 ; 2.397 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]     ; inclk0     ; 2.302 ; 2.373 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]     ; inclk0     ; 2.311 ; 2.379 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[9]     ; inclk0     ; 2.395 ; 2.482 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[10]    ; inclk0     ; 2.368 ; 2.449 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[11]    ; inclk0     ; 3.070 ; 3.208 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[12]    ; inclk0     ; 2.226 ; 2.288 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[13]    ; inclk0     ; 2.254 ; 2.334 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; TP6       ; inclk0     ; 2.500 ; 2.630 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ;
; DAC_clk_p ; inclk0     ; 1.531 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_p ; inclk0     ;       ; 1.569 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1] ;
; DAC_clk_m ; inclk0     ; 3.621 ;       ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; DAC_clk_m ; inclk0     ;       ; 3.660 ; Fall       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2] ;
; SPI_DO    ; inclk0     ; 2.265 ; 2.379 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
; test      ; inclk0     ; 2.110 ; 2.209 ; Rise       ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SPI_CS     ; SPI_DO      ; 9.271 ; 9.187 ; 9.670 ; 9.586 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SPI_CS     ; SPI_DO      ; 4.375 ; 4.359 ; 4.864 ; 4.848 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TP3           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TP4           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TP5           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TP6           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_clk_p     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_clk_m     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_DO        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SPI_DO                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inclk0                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_CS                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_DI                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bit_clock               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bit_data                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; I[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; I[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; I[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; I[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; I[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; I[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; I[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; I[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; I[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; I[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; I[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; I[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; I[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; Q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; Q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; Q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; Q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; Q[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; Q[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; TP3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; TP4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; TP5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; TP6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; DAC_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; DAC_clk_m     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; test          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; SPI_DO        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; I[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; I[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; I[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; I[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; I[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; I[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; I[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; I[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; I[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; I[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; I[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; I[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; I[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.33 V              ; -0.00254 V          ; 0.097 V                              ; 0.068 V                              ; 3.61e-09 s                  ; 3.44e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.33 V             ; -0.00254 V         ; 0.097 V                             ; 0.068 V                             ; 3.61e-09 s                 ; 3.44e-09 s                 ; Yes                       ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; Q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; Q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; Q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; Q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.116 V                              ; 0.051 V                              ; 3.6e-09 s                   ; 3.43e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.116 V                             ; 0.051 V                             ; 3.6e-09 s                  ; 3.43e-09 s                 ; Yes                       ; Yes                       ;
; Q[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; Q[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TP3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; TP4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; TP5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; TP6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC_clk_m     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; test          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; SPI_DO        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; I[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; I[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; I[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; I[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; I[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; I[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; I[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; I[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; I[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; I[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; I[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; I[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; I[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; Q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; Q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; Q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; Q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; Q[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; Q[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; TP3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; TP4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; TP5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; TP6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; DAC_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; DAC_clk_m     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; test          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; SPI_DO        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 15240    ; 0        ; 0        ; 0        ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 1898     ; 0        ; 0        ; 0        ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 222      ; 0        ; 0        ; 0        ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4135     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                    ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 15240    ; 0        ; 0        ; 0        ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; 1898     ; 0        ; 0        ; 0        ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 222      ; 0        ; 0        ; 0        ;
; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] ; 4135     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 45    ; 45   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Feb 23 13:06:06 2014
Info: Command: quartus_sta Clock_240_tx -c Clock_240_tx
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Clock_240_tx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 100.000 -waveform {0.000 50.000} -name inclk0 inclk0
    Info (332110): create_generated_clock -source {transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 24 -duty_cycle 50.00 -name {transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]} {transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 24 -phase 22.50 -duty_cycle 50.00 -name {transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1]} {transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 24 -phase 202.50 -duty_cycle 50.00 -name {transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2]} {transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 12 -duty_cycle 50.00 -name {transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]} {transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.307              -1.266 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.088              -0.136 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.292               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.415               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.166               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.907               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    49.879               0.000 inclk0 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.360               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.343               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.166               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.870               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    49.889               0.000 inclk0 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.991
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.991               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.190               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.101               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.809
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.809               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.938               0.000 transmitter|phase_locked_loop|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    49.629               0.000 inclk0 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 546 megabytes
    Info: Processing ended: Sun Feb 23 13:06:12 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


