<!doctype html><html lang=en-us>
<head>
<meta charset=utf-8>
<meta name=viewport content="width=device-width,initial-scale=1">
<meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=5">
<link href=/preview/96/vendor/bootstrap/bootstrap.min.css rel=stylesheet>
<link href=/preview/96/vendor/phosphor-icons/css/phosphor.css rel=stylesheet>
<link href=/preview/96/vendor/magnific-popup/magnific-popup.css rel=stylesheet>
<link rel=stylesheet href=/preview/96/scss/theme.min.42d40c343fbab3f1b299ef8d3494aec298e5026a50564beeb9a689e2c993293a.css>
<link rel=icon href=/preview/96/images/favicon/cropped-favicon-1-32x32.png sizes=32x32>
<link rel=icon href=/preview/96/images/favicon/cropped-favicon-1-192x192.png sizes=192x192>
<link rel=apple-touch-icon href=/preview/96/images/favicon/cropped-favicon-1-180x180.png>
<meta name=msapplication-TileImage content="/preview/96/images/favicon/cropped-favicon-1-270x270.png">
<script src=https://cmp.osano.com/16A0DbT9yDNIaQkvZ/3b49aaa9-15ab-4d47-a8fb-96cc25b5543c/osano.js></script>
<title>Chisel Workgroup | CHIPS Alliance</title>
<meta name=description content="The Chisel Workgroup is formed around the eponymous hardware design language (HDL) that facilitates advanced circuit generation and design reuse for …">
<meta property="og:title" content="Chisel Workgroup">
<meta property="og:description" content="The Chisel Workgroup is formed around the eponymous hardware design language (HDL) that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs. Chisel adds hardware construction primitives to the Scala programming language, providing designers with the power of a modern programming language to write complex, parameterizable circuit generators that produce synthesizable Verilog. Chisel is powered by FIRRTL (Flexible Intermediate Representation for RTL), a hardware compiler framework that performs optimizations of Chisel-generated circuits and supports custom user-defined circuit transformations on an Intermediate Representation.">
<meta property="og:type" content="article">
<meta property="og:url" content="https://chipsalliance.org/preview/96/workgroups/chisel/"><meta property="og:image" content="https://chipsalliance.org/preview/96/images/chips-alliance-share.jpg"><meta property="article:section" content="workgroups">
<meta property="og:site_name" content="CHIPS Alliance">
<meta itemprop=name content="Chisel Workgroup">
<meta itemprop=description content="The Chisel Workgroup is formed around the eponymous hardware design language (HDL) that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs. Chisel adds hardware construction primitives to the Scala programming language, providing designers with the power of a modern programming language to write complex, parameterizable circuit generators that produce synthesizable Verilog. Chisel is powered by FIRRTL (Flexible Intermediate Representation for RTL), a hardware compiler framework that performs optimizations of Chisel-generated circuits and supports custom user-defined circuit transformations on an Intermediate Representation.">
<meta itemprop=wordCount content="107"><meta itemprop=image content="https://chipsalliance.org/preview/96/images/chips-alliance-share.jpg">
<meta itemprop=keywords content><meta name=twitter:card content="summary_large_image">
<meta name=twitter:image content="https://chipsalliance.org/preview/96/images/chips-alliance-share.jpg">
<meta name=twitter:title content="Chisel Workgroup">
<meta name=twitter:description content="The Chisel Workgroup is formed around the eponymous hardware design language (HDL) that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs. Chisel adds hardware construction primitives to the Scala programming language, providing designers with the power of a modern programming language to write complex, parameterizable circuit generators that produce synthesizable Verilog. Chisel is powered by FIRRTL (Flexible Intermediate Representation for RTL), a hardware compiler framework that performs optimizations of Chisel-generated circuits and supports custom user-defined circuit transformations on an Intermediate Representation.">
<meta name=twitter:site content="@chipsalliance">
<script async src="https://www.googletagmanager.com/gtag/js?id=G-H0KF2YZTR7"></script>
<script>window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag('js',new Date),gtag('config','G-H0KF2YZTR7')</script>
</head>
<body>
<header>
<div class="lfprojects position-fixed">
<a href=https://www.linuxfoundation.org/projects target=_blank rel="noopener noreferrer"><img src=/preview/96/images/lf-projects-banner-white.svg></a>
</div>
<nav class="navbar navbar-expand-lg position-fixed w-100 zindex-dropdown" id=mainnavigationBar>
<a class=navbar-brand href=/preview/96/>
<img src=/preview/96/images/chips_alliance.svg alt=Nav-Logo>
</a>
<button class=navbar-toggler type=button data-bs-toggle=collapse data-bs-target=#navbarSupportedContent aria-controls=navbarSupportedContent aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-default><svg width="24" height="24" viewBox="0 0 24 24" fill="none" xmlns="http://www.w3.org/2000/svg"><line x1="3.5" y1="5.5" x2="21.5" y2="5.5" stroke="#292d32" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/><line x1="4.5" y1="12.5" x2="21.5" y2="12.5" stroke="#292d32" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/><line x1="11.5" y1="19.5" x2="21.5" y2="19.5" stroke="#292d32" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/></svg>
</span>
<span class=navbar-toggler-toggled><svg width="20" height="20" viewBox="0 0 28 28" fill="none" xmlns="http://www.w3.org/2000/svg"><path d="M21.5 6.5l-15 15" stroke="#404152" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/><path d="M21.5 21.5l-15-15" stroke="#404152" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/></svg>
</span>
</button>
<div class="collapse navbar-collapse" id=navbarSupportedContent>
<ul class="navbar-nav mx-auto mb-20 mb-lg-0 navbar-nav-scroll">
<li class="nav-item dropdown">
<div class="nav-link dropdown-toggle" data-toggle=dropdown aria-haspopup=true aria-expanded=false>
About
</div>
<div class=dropdown-menu aria-labelledby=navbarDropdownMenuLink>
<a class=dropdown-item href=/preview/96/about/who-we-are/>Who We Are</a>
<a class=dropdown-item href=/preview/96/about/members/>Members</a>
<a class=dropdown-item href=/preview/96/about/governance/>Governance</a>
<a class=dropdown-item href=/preview/96/about/faq/>FAQ</a>
<a class=dropdown-item href=/preview/96/about/contact/>Contact</a>
</div>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/96/projects/>
Projects
</a>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/96/events/>
Events
</a>
</li>
<li class=nav-item>
<a class="nav-link active" href=/preview/96/workgroups/>
Workgroups
</a>
</li>
<li class="nav-item dropdown">
<div class="nav-link dropdown-toggle" data-toggle=dropdown aria-haspopup=true aria-expanded=false>
News
</div>
<div class=dropdown-menu aria-labelledby=navbarDropdownMenuLink>
<a class=dropdown-item href=/preview/96/categories/announcements/>Announcements</a>
<a class=dropdown-item href=/preview/96/categories/blog/>Blog</a>
<a class=dropdown-item href=/preview/96/categories/reports/>Reports</a>
</div>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/96/join/>
Join
</a>
</li>
</ul>
</div>
<div class="d-none d-lg-block">
<div class=nav-item>
<a href=/preview/96/getting-started/ class="btn btn-sm btn-primary">Get Started</a>
</div>
</div>
</nav>
</header>
<section class=feature-hero>
<div class=container>
<div class="row align-items-center">
<div class=col-lg-6>
<div class=feature-hero-content>
<h1>Chisel Workgroup</h1>
<p></p>
<div class="d-block mb-6">
</div>
</div>
</div>
<div class=col-lg-6>
<div class=feature-hero-banner>
<img src=/preview/96/ alt=banner-image height=469px width=500px>
<div class=shape>
<img src=/preview/96/images/feature/effect-2.png alt=shape>
</div>
</div>
</div>
</div>
</div>
</section>
<section class=page-details>
<div class=container>
<div class=row>
<div class=col-lg-12>
<article class=blog-single>
<p>The <a href=https://www.chisel-lang.org/>Chisel</a> Workgroup is formed around the eponymous hardware design language (HDL) that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs. Chisel adds hardware construction primitives to the <a href=https://www.scala-lang.org/>Scala</a> programming language, providing designers with the power of a modern programming language to write complex, parameterizable circuit generators that produce synthesizable Verilog. Chisel is powered by <a href=https://github.com/chipsalliance/firrtl>FIRRTL (Flexible Intermediate Representation for RTL)</a>, a hardware compiler framework that performs optimizations of Chisel-generated circuits and supports custom user-defined circuit transformations on an Intermediate Representation. The WG also covers tools such as <a href=https://github.com/chipsalliance/treadle>Treadle</a> which is an experimental circuit simulator that executes the Firrtl IR.</p>
</article>
</div>
</div>
</div>
</section>
<footer class="footer pt-xxl-19 pt-8 pb-sm-7 pb-5" id=footer>
<div class=container-fluid>
<div class=footer-wrapper>
<div class=row>
<div class="col-12 col-lg-4 me-auto order-2 order-lg-1">
<div class="footer-logo mt-7 mt-md-0 mb-5">
<a href=/preview/96/>
<img src=/preview/96/images/chips-logo-white.svg alt=logo>
</a>
</div>
<div class=social-icon>
<ul class=list-unstyled>
<li>
<a href=https://twitter.com/chipsalliance> <i class=ph-twitter-logo></i> </a>
</li>
<li>
<a href=https://github.com/chipsalliance> <i class=ph-github-logo></i> </a>
</li>
<li>
<a href=https://www.linkedin.com/company/chipsalliance/> <i class=ph-linkedin-logo></i> </a>
</li>
</ul>
</div>
<div class="footer-logo mt-7 mt-md-0">
<p>
© Copyright <span>2023</span> CHIPS Alliance
The Linux Foundation® . All rights reserved. The Linux Foundation has registered trademarks and uses trademarks. For a list of trademarks of The Linux Foundation, please see our <a href=https://www.linuxfoundation.org/trademark-usage>Trademark Usage</a> page. Linux is a registered trademark of Linus Torvalds. <a href=http://www.linuxfoundation.org/privacy>Privacy Policy</a> and <a href=http://www.linuxfoundation.org/terms>Terms of Use</a>.
</p>
</div>
</div>
<div class="col-6 col-md-4 col-sm-4 col-lg-2 order-1">
<div class=footer-widget>
<h3>About</h3>
<ul class=list-unstyled>
<li>
<a href=/preview/96/about/who-we-are/>Who We Are</a>
</li>
<li>
<a href=/preview/96/about/members/>Members</a>
</li>
<li>
<a href=/preview/96/about/governance/>Governance</a>
</li>
<li>
<a href=/preview/96/about/faq/>FAQ</a>
</li>
<li>
<a href=/preview/96/about/contact/>Contact</a>
</li>
</ul>
</div>
</div>
<div class="col-6 col-md-4 col-sm-4 col-lg-2 order-1">
<div class=footer-widget>
<h3>Community</h3>
<ul class=list-unstyled>
<li>
<a href=/preview/96/projects/>Projects</a>
</li>
<li>
<a href=/preview/96/getting-started/>Getting Started</a>
</li>
<li>
<a href=/preview/96/events/>Events</a>
</li>
<li>
<a href=/preview/96/workgroups/>Workgroups</a>
</li>
</ul>
</div>
</div>
<div class="col-6 col-md-4 col-sm-4 col-lg-2 order-1">
<div class=footer-widget>
<h3>News</h3>
<ul class=list-unstyled>
<li>
<a href=/preview/96/categories/announcements/>Announcements</a>
</li>
<li>
<a href=/preview/96/categories/blog/>Blog</a>
</li>
<li>
<a href=/preview/96/categories/reports/>Reports</a>
</li>
</ul>
</div>
</div>
</div>
</div>
</div>
</footer>
<script src=/preview/96/vendor/jQuery/jquery.min.js></script>
<script src=/preview/96/vendor/bootstrap/bootstrap.bundle.min.js></script>
<script src=/preview/96/vendor/counter-up/countup.js></script>
<script src=/preview/96/vendor/magnific-popup/magnific-popup.min.js></script>
<script src=/preview/96/js/script.js></script>
</body>
</html>