

================================================================
== Vitis HLS Report for 'proc_1_1'
================================================================
* Date:           Sat Oct 23 11:02:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  4.918 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.320 us|  0.320 us|   24|   24|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |       10|       10|         2|          1|          1|    10|       yes|
        |- VITIS_LOOP_49_2  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      62|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     114|    -|
|Register         |        -|     -|      53|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      53|     176|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_9_fu_112_p2                     |         +|   0|  0|  13|           4|           1|
    |i_fu_100_p2                       |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_106_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln49_fu_118_p2               |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  62|          27|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_V_blk_n                |   9|          2|    1|          2|
    |ap_NS_fsm                |  25|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  13|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |  13|          3|    1|          3|
    |data_channel1_blk_n      |   9|          2|    1|          2|
    |data_channel2_blk_n      |   9|          2|    1|          2|
    |i_03_reg_65              |   9|          2|    4|          8|
    |i_8_reg_89               |   9|          2|    4|          8|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 114|         26|   16|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |i_03_reg_65              |   4|   0|    4|          0|
    |i_8_reg_89               |   4|   0|    4|          0|
    |icmp_ln45_reg_129        |   1|   0|    1|          0|
    |icmp_ln49_reg_143        |   1|   0|    1|          0|
    |p_phi_reg_76             |  32|   0|   32|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  53|   0|   53|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|       proc_1_1|  return value|
|A_V_dout              |   in|   32|     ap_fifo|            A_V|       pointer|
|A_V_empty_n           |   in|    1|     ap_fifo|            A_V|       pointer|
|A_V_read              |  out|    1|     ap_fifo|            A_V|       pointer|
|data_channel1_din     |  out|   32|     ap_fifo|  data_channel1|       pointer|
|data_channel1_full_n  |   in|    1|     ap_fifo|  data_channel1|       pointer|
|data_channel1_write   |  out|    1|     ap_fifo|  data_channel1|       pointer|
|data_channel2_din     |  out|   32|     ap_fifo|  data_channel2|       pointer|
|data_channel2_full_n  |   in|    1|     ap_fifo|  data_channel2|       pointer|
|data_channel2_write   |  out|    1|     ap_fifo|  data_channel2|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_channel1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_V, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.84ns)   --->   "%br_ln45 = br void" [example.cpp:45]   --->   Operation 11 'br' 'br_ln45' <Predicate = true> <Delay = 0.84>

State 2 <SV = 1> <Delay = 1.01>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_03 = phi i4 0, void, i4 %i, void %.split2"   --->   Operation 12 'phi' 'i_03' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_phi = phi i32 0, void, i32 %tmp, void %.split2"   --->   Operation 13 'phi' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.01ns)   --->   "%i = add i4 %i_03, i4 1" [example.cpp:45]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.87ns)   --->   "%icmp_ln45 = icmp_eq  i4 %i_03, i4 10" [example.cpp:45]   --->   Operation 16 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split2, void %.preheader.preheader" [example.cpp:45]   --->   Operation 18 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (2.60ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %A_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 2.60> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 21 [1/1] (2.31ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_channel1, i32 %tmp" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 21 'write' 'write_ln174' <Predicate = (!icmp_ln45)> <Delay = 2.31> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.84>
ST_4 : Operation 23 [1/1] (0.84ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.84>

State 5 <SV = 3> <Delay = 1.01>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%i_8 = phi i4 %i_9, void %.split, i4 0, void %.preheader.preheader"   --->   Operation 24 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (1.01ns)   --->   "%i_9 = add i4 %i_8, i4 1" [example.cpp:49]   --->   Operation 25 'add' 'i_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.87ns)   --->   "%icmp_ln49 = icmp_eq  i4 %i_8, i4 10" [example.cpp:49]   --->   Operation 27 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 28 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split, void" [example.cpp:49]   --->   Operation 29 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.39>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (2.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_channel2, i32 %p_phi" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 31 'write' 'write_ln174' <Predicate = (!icmp_ln49)> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [example.cpp:52]   --->   Operation 33 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_channel1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_channel2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
br_ln45           (br               ) [ 01110000]
i_03              (phi              ) [ 00100000]
p_phi             (phi              ) [ 00101110]
i                 (add              ) [ 01110000]
specpipeline_ln0  (specpipeline     ) [ 00000000]
icmp_ln45         (icmp             ) [ 00110000]
empty             (speclooptripcount) [ 00000000]
br_ln45           (br               ) [ 00000000]
specloopname_ln0  (specloopname     ) [ 00000000]
tmp               (read             ) [ 01110000]
write_ln174       (write            ) [ 00000000]
br_ln0            (br               ) [ 01110000]
br_ln0            (br               ) [ 00001110]
i_8               (phi              ) [ 00000100]
i_9               (add              ) [ 00001110]
specpipeline_ln0  (specpipeline     ) [ 00000000]
icmp_ln49         (icmp             ) [ 00000110]
empty_16          (speclooptripcount) [ 00000000]
br_ln49           (br               ) [ 00000000]
specloopname_ln0  (specloopname     ) [ 00000000]
write_ln174       (write            ) [ 00000000]
br_ln0            (br               ) [ 00001110]
ret_ln52          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_channel1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_channel1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_channel2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_channel2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln174_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln174_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="3"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="65" class="1005" name="i_03_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="1"/>
<pin id="67" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_03 (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="i_03_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="4" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_03/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="p_phi_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_phi (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="p_phi_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="32" slack="1"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_phi/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="i_8_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="1"/>
<pin id="91" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_8 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_8_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="1" slack="1"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_8/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln45_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_9_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln49_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/5 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="129" class="1005" name="icmp_ln45_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="133" class="1005" name="tmp_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_9_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="143" class="1005" name="icmp_ln49_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="38" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="40" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="44" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="87"><net_src comp="76" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="81" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="104"><net_src comp="69" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="69" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="93" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="93" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="100" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="132"><net_src comp="106" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="44" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="141"><net_src comp="112" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="146"><net_src comp="118" pin="2"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_V | {}
	Port: data_channel1 | {3 }
	Port: data_channel2 | {6 }
 - Input state : 
	Port: proc_1_1 : A_V | {3 }
  - Chain level:
	State 1
	State 2
		i : 1
		icmp_ln45 : 1
		br_ln45 : 2
	State 3
	State 4
	State 5
		i_9 : 1
		icmp_ln49 : 1
		br_ln49 : 2
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_100        |    0    |    13   |
|          |        i_9_fu_112       |    0    |    13   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln45_fu_106    |    0    |    9    |
|          |     icmp_ln49_fu_118    |    0    |    9    |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_44     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_50 |    0    |    0    |
|          | write_ln174_write_fu_58 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    44   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   i_03_reg_65   |    4   |
|    i_8_reg_89   |    4   |
|   i_9_reg_138   |    4   |
|    i_reg_124    |    4   |
|icmp_ln45_reg_129|    1   |
|icmp_ln49_reg_143|    1   |
|   p_phi_reg_76  |   32   |
|   tmp_reg_133   |   32   |
+-----------------+--------+
|      Total      |   82   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------------|------|------|------|--------||---------||---------|
|     Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------|------|------|------|--------||---------||---------|
| p_phi_reg_76 |  p0  |   2  |  32  |   64   ||    9    |
|--------------|------|------|------|--------||---------||---------|
|     Total    |      |      |      |   64   ||  0.844  ||    9    |
|--------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   82   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   82   |   53   |
+-----------+--------+--------+--------+
