<?xml version="1.0" encoding="UTF-8"?>
<questel-patent-document lang="en" date-produced="20180805" produced-by="Questel" schema-version="3.23" file="US06184854B2.xml">
  <bibliographic-data lang="en">
    <publication-reference publ-desc="Granted patent as second publication">
      <document-id>
        <country>US</country>
        <doc-number>06184854</doc-number>
        <kind>B2</kind>
        <date>20010206</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>US6184854</doc-number>
      </document-id>
    </publication-reference>
    <original-publication-kind>B2</original-publication-kind>
    <application-reference is-representative="YES" family-id="23989119" extended-family-id="42112712">
      <document-id>
        <country>US</country>
        <doc-number>08500371</doc-number>
        <kind>A</kind>
        <date>19950710</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>1995US-08500371</doc-number>
      </document-id>
      <document-id data-format="questel_Uid">
        <doc-number>43170632</doc-number>
      </document-id>
    </application-reference>
    <language-of-filing>en</language-of-filing>
    <language-of-publication>en</language-of-publication>
    <priority-claims>
      <priority-claim kind="national" sequence="1">
        <country>US</country>
        <doc-number>50037195</doc-number>
        <kind>A</kind>
        <date>19950710</date>
        <priority-active-indicator>Y</priority-active-indicator>
      </priority-claim>
      <priority-claim data-format="questel" sequence="1">
        <doc-number>1995US-08500371</doc-number>
      </priority-claim>
    </priority-claims>
    <dates-of-public-availability>
      <publication-of-grant-date>
        <date>20010206</date>
      </publication-of-grant-date>
    </dates-of-public-availability>
    <classifications-ipcr>
      <classification-ipcr sequence="1">
        <text>G09G   3/36        20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>G</section>
        <class>09</class>
        <subclass>G</subclass>
        <main-group>3</main-group>
        <subgroup>36</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="2">
        <text>G09G   3/20        20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>G</section>
        <class>09</class>
        <subclass>G</subclass>
        <main-group>3</main-group>
        <subgroup>20</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
    </classifications-ipcr>
    <classification-national>
      <country>US</country>
      <main-classification>
        <text>345089000</text>
        <class>345</class>
        <subclass>089000</subclass>
      </main-classification>
      <further-classification sequence="1">
        <text>345690000</text>
        <class>345</class>
        <subclass>690000</subclass>
      </further-classification>
    </classification-national>
    <classifications-ecla>
      <classification-ecla sequence="1">
        <text>G09G-003/20G20A</text>
        <section>G</section>
        <class>09</class>
        <subclass>G</subclass>
        <main-group>003</main-group>
        <subgroup>20G20A</subgroup>
      </classification-ecla>
      <classification-ecla sequence="2">
        <text>G09G-003/20</text>
        <section>G</section>
        <class>09</class>
        <subclass>G</subclass>
        <main-group>3</main-group>
        <subgroup>20</subgroup>
      </classification-ecla>
      <classification-ecla sequence="3">
        <text>G09G-003/36C16</text>
        <section>G</section>
        <class>09</class>
        <subclass>G</subclass>
        <main-group>003</main-group>
        <subgroup>36C16</subgroup>
      </classification-ecla>
    </classifications-ecla>
    <patent-classifications>
      <patent-classification sequence="1">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>G09G-003/2081</classification-symbol>
        <section>G</section>
        <class>09</class>
        <subclass>G</subclass>
        <main-group>3</main-group>
        <subgroup>2081</subgroup>
        <symbol-position>F</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="2">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>G09G-003/20</classification-symbol>
        <section>G</section>
        <class>09</class>
        <subclass>G</subclass>
        <main-group>3</main-group>
        <subgroup>20</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="3">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>G09G-003/2025</classification-symbol>
        <section>G</section>
        <class>09</class>
        <subclass>G</subclass>
        <main-group>3</main-group>
        <subgroup>2025</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="4">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>G09G-003/3696</classification-symbol>
        <section>G</section>
        <class>09</class>
        <subclass>G</subclass>
        <main-group>3</main-group>
        <subgroup>3696</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="5">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>G09G-2330/028</classification-symbol>
        <section>G</section>
        <class>09</class>
        <subclass>G</subclass>
        <main-group>2330</main-group>
        <subgroup>028</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130101</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="6">
        <classification-scheme office="EP" scheme="ICO"/>
        <classification-symbol>S09G-003/20G6F2</classification-symbol>
      </patent-classification>
      <patent-classification sequence="7">
        <classification-scheme office="EP" scheme="ICO"/>
        <classification-symbol>S09G-003/20G20A</classification-symbol>
      </patent-classification>
      <patent-classification sequence="8">
        <classification-scheme office="EP" scheme="ICO"/>
        <classification-symbol>S09G-330/02V</classification-symbol>
      </patent-classification>
    </patent-classifications>
    <number-of-claims>18</number-of-claims>
    <exemplary-claim>1</exemplary-claim>
    <figures>
      <number-of-drawing-sheets>2</number-of-drawing-sheets>
      <number-of-figures>4</number-of-figures>
      <image-key data-format="questel">US6184854</image-key>
    </figures>
    <invention-title format="original" lang="en" id="title_en">Weighted frame rate control with dynamically variable driver bias voltage for producing high quality grayscale shading on matrix displays</invention-title>
    <references-cited>
      <citation srep-phase="examiner">
        <patcit num="1">
          <text>GARDINER KENNETH W, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>4158564</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US4158564</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="2">
          <text>WAKAI YOICHI, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>4743096</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US4743096</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="3">
          <text>MATSUSHIMA AKIRA</text>
          <document-id>
            <country>US</country>
            <doc-number>4962433</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US4962433</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="4">
          <text>SHAPIRO LEONID, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5089810</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5089810</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="5">
          <text>NISHIOKA KIYOKAZU, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5119086</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5119086</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="6">
          <text>TAKAHARA KAZUHIRO, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5196738</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5196738</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="7">
          <text>JOHARY ARUN, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5196839</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5196839</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="8">
          <text>ZALPH WALTER N</text>
          <document-id>
            <country>US</country>
            <doc-number>5245326</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5245326</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="9">
          <text>SHAPIRO LEONID, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5302946</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5302946</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="10">
          <text>USUI MINORU, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5347294</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5347294</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="11">
          <text>MAEDA MAYUMI</text>
          <document-id>
            <country>US</country>
            <doc-number>5428739</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5428739</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="12">
          <text>USUI MINORU, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5465102</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5465102</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="13">
          <text>MOSIER DONALD E</text>
          <document-id>
            <country>US</country>
            <doc-number>5489918</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5489918</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="14">
          <text>ISHIMARU YOSHIYUKI</text>
          <document-id>
            <country>US</country>
            <doc-number>5532718</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5532718</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="15">
          <text>KOBAYASHI HIRONOBU</text>
          <document-id>
            <country>US</country>
            <doc-number>5539432</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5539432</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="16">
          <text>ERICSSON BO E</text>
          <document-id>
            <country>US</country>
            <doc-number>5555460</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5555460</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="17">
          <text>ASARI GORO, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5689280</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5689280</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="18">
          <text>YASUI MASARU, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5784039</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5784039</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="19">
          <text>HOSHINO MASAFUMI, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5815128</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5815128</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="20">
          <text>CLERC JEAN-FREDERIC</text>
          <document-id>
            <country>US</country>
            <doc-number>5220315</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5220315</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="21">
          <text>HOTTO ROBERT</text>
          <document-id>
            <country>US</country>
            <doc-number>5280280</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5280280</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <patcit num="22">
          <text>BASSETTI JR CHESTER F, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5293159</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5293159</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="applicant">
        <nplcit num="1">
          <text>Article: A Gray-Scale Drive Method for TFT-LCDs with Binary-Value-Output Drivers. Okada and others. SID 95 Digest, vol. P-4, pp. 396-399.</text>
        </nplcit>
      </citation>
      <citation srep-phase="applicant">
        <nplcit num="2">
          <text>Article: MultiColor Display Control Method for TFT-LCD. Mano et al. SID 91 Digest, pp. 547-550.</text>
        </nplcit>
      </citation>
      <citation srep-phase="applicant">
        <nplcit num="3">
          <text>Article: 16-Level Gray-Scale Driver Architecture and Full-Color Driving For TFT-LCD. Takahara and others. Society For Information Displays. Chpt-3071 pp. 115-118. Sep. 1991.</text>
        </nplcit>
      </citation>
      <citation srep-phase="applicant">
        <nplcit num="4">
          <text>Article: An Electroluminescent Display Simulation System and its Application for Developing Grey Scale Driving Methods. Markku Ã…uberg. Acta Polytechnica Scandinavica, Electrical Engineering Series No. 74, 76 pp. Helsinki, Oct. 1993.</text>
        </nplcit>
      </citation>
    </references-cited>
    <parties>
      <applicants>
        <applicant data-format="original" app-type="applicant" sequence="1">
          <addressbook lang="en">
            <name>Hotto, Robert</name>
            <address>
              <address-1>La Jolla, CA, US</address-1>
              <city>La Jolla</city>
              <state>CA</state>
              <country>US</country>
            </address>
          </addressbook>
          <nationality>
            <country>US</country>
          </nationality>
        </applicant>
      </applicants>
      <inventors>
        <inventor data-format="original" sequence="1">
          <addressbook lang="en">
            <name>Hotto, Robert</name>
            <address>
              <address-1>La Jolla, CA, 92037, US</address-1>
              <city>La Jolla</city>
              <state>CA</state>
              <postcode>92037</postcode>
              <country>US</country>
            </address>
          </addressbook>
          <nationality>
            <country>US</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="2">
          <addressbook lang="en">
            <name>Wettig, Alan D.</name>
            <address>
              <address-1>San Diego, CA, US</address-1>
              <city>San Diego</city>
              <state>CA</state>
              <country>US</country>
            </address>
          </addressbook>
          <nationality>
            <country>US</country>
          </nationality>
        </inventor>
      </inventors>
      <agents>
        <agent sequence="1" rep-type="agent">
          <addressbook lang="en">
            <name>Rogitz, John L.</name>
          </addressbook>
        </agent>
      </agents>
    </parties>
    <examiners>
      <primary-examiner>
        <name>Mengistu, Amare</name>
      </primary-examiner>
    </examiners>
    <lgst-data>
      <lgst-status>EXPIRED</lgst-status>
    </lgst-data>
  </bibliographic-data>
  <abstract format="original" lang="en" id="abstr_en">
    <p id="P-EN-00001" num="00001">
      <br/>
      A system for improving the grayshading of matrix displays that effect grayshading by frame rate control (i.e., temporal dithering) includes a computer program which dynamically controls the bias voltage of the electrodes that define the pixels of the display.
      <br/>
      Per frame rate control principles, an image is established by a plurality of sequentially displayed frames, with the energization of the pixels of the frames being dithered so that the frames together establish a desired grayshading for the image.
      <br/>
      In accordance with the present invention, the electrode bias voltage to the display is dynamically varied for each frame and/or row to provide for an increased number of grayshades vis-a-vis frame rate control systems that have a constant bias voltage.
    </p>
  </abstract>
  <description format="original" lang="en" id="desc_en">
    <heading>FIELD OF THE INVENTION</heading>
    <p num="1">The present invention relates generally to grayscale control of matrix displays, and more particularly to frame rate modulation of matrix displays to achieve high quality grayscale control.</p>
    <heading>BACKGROUND</heading>
    <p num="2">
      Matrix displays for displaying visual images include active and passive matrix liquid crystal displays (LCDs), light emitting diode (LED) displays, electro-luminescent (EL) displays, and field emission displays (FEDS).
      <br/>
      Essentially, a matrix display is established by a grid consisting of co-parallel column electrodes that are perpendicularly juxtaposed with co-parallel row electrodes, with the intersections of the electrodes defining pixels.
      <br/>
      The intensity of each pixel is established by appropriately establishing the voltage difference between the corresponding electrodes that define the pixel.
      <br/>
      When properly arranged by means of controlling the voltages imposed on the pixels, the combination of lighted and unlighted pixels establishes the image sought to be presented.
    </p>
    <p num="3">
      Most matrix displays use what is essentially multiplexing in establishing the voltage (and, hence, intensity) for each pixel.
      <br/>
      More specifically, a single frame of a matrix display (which can represent a single still image) ordinarily is established by sequentially enabling the rows of pixels, i.e., illuminating the rows of pixels one at a time starting at the top row and working down row by row to the bottom row.
    </p>
    <p num="4">
      To enable a row, the row is energized with a "select" voltage which enables each pixel in the row to be excited when a relatively high "on" voltage is applied to its corresponding column electrode.
      <br/>
      A pixel will remain substantially unexcited, however, when a relatively low "off" voltage is applied to its corresponding column electrode.
      <br/>
      In contrast, the non-enabled rows are energized with a "suppress" voltage, which prevents the pixels in the rows from being excited regardless of the voltage of the column electrodes.
      <br/>
      Accordingly, with this scheme the voltages of the column electrodes are established as appropriate for generating the portion of the desired image which is to be produced by whichever row is enabled.
    </p>
    <p num="5">
      Preferably, to avoid visual artifacts and particularly to avoid flickering in video/animation (i.e., moving) presentations, the individual still images that define the video presentation are displayed and regenerated quickly, typically in 1/30 of a second.
      <br/>
      By updating matrix displays, i.e., by regenerating the still images that together establish a video presentation, at thirty Hertz (30 Hz), a video display consisting of successively presented still images can be presented.
      <br/>
      Accordingly, it will readily be appreciated that the larger the matrix display (many displays have 480 rows and 640 columns or more) and the faster the frames are to be regenerated, the shorter the time available to excite, i.e., to drive, each pixel.
    </p>
    <p num="6">
      With short drive periods, control of the display is made more difficult.
      <br/>
      It happens, however, that display control is important in causing the display to present not just pure black and white images (corresponding to pixels being either on or off), but to also display various shades of gray, termed herein "grayshading".
      <br/>
      Effective grayshading results in better, more realistic-appearing images.
    </p>
    <p num="7">
      Not surprisingly, past efforts have been made to provide for grayshading of matrix displays.
      <br/>
      Generally, these past efforts have either required spatial dithering or temporal dithering, also referred to as frame rate control.
    </p>
    <p num="8">
      In spatial dithering, perceptions of various levels of gray are achieved by grouping pixels and illuminating the individual pixels in a group as required to achieve an overall gray shade for the group.
      <br/>
      In other words, spatial dithering recognizes that the human eye will integrate the blackness of various pixels in a small group of pixels with the whiteness of various other pixels in the group to perceive the desired shade of gray.
      <br/>
      Unfortunately, one drawback of spatial dithering is that display resolution is reduced, because the smallest individual unit of display effectively is no longer a single pixel, but a single group of pixels.
    </p>
    <p num="9">
      In contrast to spatial dithering, which averages the simultaneous appearance of a group of pixels, frame rate control averages the appearance of individual pixels over time.
      <br/>
      Thus, in a simple example, a single image might be established by two frames instead of one, making possible three shades for each pixel of the image.
      <br/>
      More specifically, in this simple example a pixel could be perceived as white, if the pixel is white for both frames, or black, if the pixel is black for both frames, or gray, if the pixel is white for one frame and black for the other frame.
      <br/>
      Because the eye integrates the appearance of the pixel, under current frame rate control it makes no difference whether a gray pixel is black or white during the first frame, as long as it assumes the opposite shade during the second frame.
    </p>
    <p num="10">
      Thus, frame rate control systems using "n" frames per image must generate the frames at "n" times the desired image regeneration frequency.
      <br/>
      Unfortunately, it happens that in many types of matrix displays, e.g., LCDs, the pixels cannot instantly be turned from "on" to "off", and require a finite relaxation time to essentially deenergize, making extremely rapid update rates difficult to achieve and control.
      <br/>
      Compounding this problem is the multiplexing characteristic of matrix displays discussed above, wherein the duty cycle of a pixel (i.e., the time available to energize the pixel) is a small fraction of the total number of rows.
      <br/>
      Accordingly, either the number of frames per image must be limited, thereby limiting the possible number of levels of grayshading, or the image regeneration rate must be slowed, thereby leading to display artifacts such as flicker, particularly when the presented image is changing.
    </p>
    <p num="11">
      As a variation of frame rate control, previous methods have modulated either the pulse height or pulse width of the voltage applied to the column electrodes, thereby modulating the overall intensity of the pixel (and, hence, establishing an apparent shade of gray).
      <br/>
      More specifically, with the enabled row electrode being energized with the "select" voltage, the column electrodes can be energized with various combinations of intensities or pulse widths of "on" voltages.
      <br/>
      While such methods can increase the possible number of grayshading levels, it remains difficult to precisely control grayshading by multiple pulsings of pixels, in light of large matrix sizes, rapid update rates, and the consequent low duty time of each pixel.
    </p>
    <p num="12">
      Accordingly, it is an object of the present invention to provide a system and method for establishing relatively many levels of grayshading in a matrix display, without unduly slowing the frame regeneration rate of the display.
      <br/>
      Another object of the present invention is to provide a system and method for establishing relatively many levels of grayshading in a matrix display which can relatively easily be backfit into existing displays.
      <br/>
      Yet another object of the present invention is to provide a system and method for establishing relatively many levels of grayshading in a matrix display which is controllable with comparatively high precision.
      <br/>
      Still another object of the present invention is to provide a system and method for establishing grayshading in a matrix display which is easy to use and cost-effective.
      <br/>
      Another object of the present invention is to provide a system and method for establishing grayshading in a matrix display which reduces artifacts in the presented image when the image is changing.
    </p>
    <heading>SUMMARY OF THE INVENTION</heading>
    <p num="13">
      A system for establishing a desired grayshading of a desired image on a matrix display includes a matrix display that has a plurality of row and column electrodes.
      <br/>
      The system also includes a bias voltage establishing system for receiving a signal representative of the desired image and accessing a translation table to establish a bias voltage to the row and column electrodes in response thereto to cause the matrix display to present an image characterized by the desired grayshading.
    </p>
    <p num="14">
      Preferably, the bias voltage establishing system includes a digitally-controlled switch, more preferably a digital-to-analog converter (DAC), that is connected to the matrix display for selectively inputting to the matrix display a predetermined bias voltage.
      <br/>
      Stated differently, the DAC of the present invention is a bias voltage generator which generates and outputs one of a preselected number of bias voltages.
    </p>
    <p num="15">
      Additionally, the preferred system also includes a plurality of voltage drop elements that are connected to the matrix display for establishing select and suppress voltages.
      <br/>
      In accordance with the present invention, the bias voltage establishing system further includes a digital processing apparatus, and a computer program storage device that is readable by the digital processing apparatus.
      <br/>
      Also, the bias voltage establishing system includes a program means on the program storage device and including instructions executable by the digital processing apparatus for performing method steps for establishing a desired grayshading on the matrix display.
      <br/>
      These method steps include receiving the signal which is representative of the desired image, and causing the switch to dynamically establish the bias voltage in response thereto.
    </p>
    <p num="16">
      In another aspect of the present invention, a computer program storage device which is readable by a digital processing apparatus includes a program means including instructions executable by the digital processing apparatus for performing method steps for establishing a desired image grayshading on a matrix display characterized by a bias voltage.
      <br/>
      The programmable method steps include receiving a signal representative of the desired image grayshading from an image storage apparatus, and then dynamically establishing the bias voltage in response thereto.
    </p>
    <p num="17">
      In yet another aspect of the present invention, a computer program product is disclosed for use with a matrix display system having a plurality of row and column electrodes and a plurality of electrode drivers associated with the electrodes.
      <br/>
      Per the matrix display art, the matrix display system requires a bias voltage for presenting a sequence of images on the display, and each image is established by a plurality of frames.
      <br/>
      The computer program product includes a data storage device which in turn includes a computer usable medium that has computer readable means for establishing a grayshading for each frame.
      <br/>
      Thereby, a desired grayshading is established for each image.
      <br/>
      In accordance with the present invention, the computer readable means has computer readable code means for receiving a signal representative of the desired grayshading.
      <br/>
      Further, the computer readable means has computer readable code means for dynamically varying the bias voltage to the electrodes in response to the signal.
    </p>
    <p num="18">
      In still another aspect, a matrix display includes a plurality of row electrodes and column electrodes establishing the matrix and defining a plurality of pixels.
      <br/>
      A plurality of electrode drivers are associated with the electrodes to energize the pixels, and the electrode drivers receive a bias voltage.
      <br/>
      A bias voltage generator is connected to the electrode drivers for selectively inputting to the electrode drivers a predetermined bias voltage to cause the matrix display to present an image characterized by a desired grayshading.
    </p>
    <p num="19">
      The details of the present invention, both as to its structure and operation, can best be understood in reference to the accompanying drawings, in which like reference numerals refer to like parts, and in which:
      <br/>
      BRIEF DESCRIPTION OF THE DRAWINGS
      <br/>
      FIG. 1 is a schematic view of the system for grayshading matrix displays of the present invention with plural display frames shown in phantom;
      <br/>
      FIG. 2 is a block diagram of the present system; and
      <br/>
      FIG. 3 is a flow chart of the logic of the present invention.
      <br/>
      FIG. 4 schematically shows a translation table.
    </p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT</heading>
    <p num="20">Referring initially to FIG. 1, a system is shown, generally designated 10, which is electrically connected to a single scan or dual scan matrix display 12 for programmatically dynamically controlling the bias voltage of the display 12 to establish a desired grayshading for an image presented on the display 12 as a series of frames 12'. It is to be understood that the matrix display 12 can be any matrix display known in the art, e.g., the matrix display 12 can be a liquid crystal display (LCD) made by Epson of Japan, or a light emitting diode (LED) display, or a electro-luminescent (EL) display, or a field emission display (FEDS).</p>
    <p num="21">
      A desired image to be presented on the matrix display 12 can be stored in an image storage apparatus, such as a personal computer (PC) 14 shown in FIG. 1, which is electrically connected to the system 10.
      <br/>
      In particular, a computer interface 16 interconnects the PC 14 with the system 10.
      <br/>
      While FIG. 1 shows for illustration purposes that the computer interface 16 is housed with the PC 14, it is to be understood that the computer interface 16 can be housed with the system 10.
      <br/>
      Regardless of its physical location, the computer interface 16 is any well-known device suitable for transmitting the images stored in the PC 14 to a matrix display.
    </p>
    <p num="22">
      In cross-reference to FIGS. 1 and 2, the matrix display 12 includes a plurality of electrode drivers 18.
      <br/>
      In accordance with principles well-known in the matrix display art, the electrode drivers 18 control the energization of row electrodes 20 and column electrodes 22, which together establish pixels 24 of the matrix display 12.
      <br/>
      Preferably, type SED17x3 drivers made by SMOS Systems of San Jose, Calif. are used to drive four hundred eighty (480) row electrodes 20, and type SED1766 drivers are used to drive six hundred forty (640) column electrodes 22.
    </p>
    <p num="23">
      FIGS. 1 and 2 show that the system 10 includes a digital processing apparatus, preferably a controller 26 including a program storage device 28 that is a computer readable medium.
      <br/>
      In the presently preferred embodiment, the controller 26 is a field programmable gate array chip made by Alterra of San Jose, Calif.
      <br/>
      In this embodiment, the program storage device 28 is electronic programmable read-only memory (EPROM).
    </p>
    <p num="24">
      As schematically shown in FIG. 1, the program storage device 28 includes a dynamic bias control module 30 which may be accessed by the controller 26 to dynamically establish the bias voltage of the matrix display 12.
      <br/>
      The dynamic bias control module 30 may reside, as stated above, in EPROM of the controller 26.
      <br/>
      In the preferred embodiment wherein the controller 26 is made by Alterra, the dynamic bias control module 30 is embodied in a hardwired circuit on the controller 26 which is configured using the AHDL language provided by Alterra.
    </p>
    <p num="25">
      FIG. 3 illustrates the structure of the dynamic bias control module of the present invention as embodied in computer program software.
      <br/>
      Those skilled in the art will appreciate that FIG. 3 illustrates the structures of computer program code elements that function according to this invention.
      <br/>
      Manifestly, the invention is practiced in its essential embodiment by a machine component that renders the computer program code elements in a form that instructs a digital processing apparatus (that is, a computer) to perform a sequence of function steps corresponding to those shown in the Figures.
      <br/>
      The machine component is shown in FIG. 1 as EPROM having code elements embedded therein.
    </p>
    <p num="26">
      Alternatively, the dynamic bias control module 30 may be contained on a computer diskette 32 shown in FIG. 1.
      <br/>
      When the module 30 is stored on the diskette 32, it can be schematically represented as a combination of program code elements A-D in computer readable form that are embodied in a computer-usable data medium 34, on the computer diskette 32.
      <br/>
      Or, the dynamic bias control module 30 may be stored on a DASD array, magnetic tape, conventional hard disk drive, electronic read-only memory, optical storage device, or other appropriate data storage device.
      <br/>
      In an illustrative embodiment of the invention, computer-executable instructions related to the dynamic bias control module 30 may be lines of compiled C++ language code.
    </p>
    <p num="27">
      Referring now to FIG. 2, a computer clock 36 is connected to the controller 26 to establish a data clock signal in accordance with principles well-known in the art.
      <br/>
      As shown, this data clock signal is sent from the controller 26 to the computer interface 16.
      <br/>
      In contrast, FIG. 2 shows that the computer interface 16 sends, from the PC 14, a signal representative of a desired image to the controller 26.
      <br/>
      It is to be understood that per well-known principles, the signal representing the desired image represents, for each pixel, a desired grayshade, such that the pixels together, when grayshaded as desired, establish the desired image.
    </p>
    <p num="28">
      FIG. 2 further shows that a computer power supply 38 is electrically connected to the electrode drivers 18 and controller 26 to provide electrical power thereto.
      <br/>
      Also, the power supply 38 is electrically connected to a digital-to-analog converter (DAC) 44. per the present invention, the DAC 44 receives the output of the power supply 38 and selectively generates a bias voltage in response to the controller 26 to send its output to an amplification operational amplifier (opamp) 46. As more fully disclosed below, the DAC 44 is essentially a switch that is controlled by the controller 26 to selectively transmit a predetermined bias voltage, designated VBIAS in FIG. 2, to the opamp 46.
      <br/>
      Stated differently, the DAC 44 is a bias voltage generator which can generate, e.g., one of two hundred fifty six (256) voltages as determined by the controller 26.
    </p>
    <p num="29">
      Stated differently, the bias voltage generator of the present invention dynamically establishes a bias voltage to the row and column electrodes 20, 22 in response to the controller 26 to cause the matrix display 12 to present an image characterized by the desired grayshading.
      <br/>
      It is to be understood that as intended herein, the bias voltage VBIAS of the present invention is the overall bias voltage (after processing by the amplification opamp 46 ) which is required by the electrode drivers of most matrix displays, which bias voltage heretofore has been variable only by means of a hand-manipulated potentiometer, not to programmatically dynamically control grayshading, but merely to control the overall contrast of the display 12.
      <br/>
      Preferably, the DAC 44 is a digital-to-analog converter made by Maxim of Sunnyvale, Calif., and the amplification opamp 46 is a type LM324 opamp made by National Semiconductor of Santa Clara, Calif.
      <br/>
      Alternatively, the DAC 44 can be replaced by an analog switch with an associated variable resistor network (not shown) for dynamically establishing a bias voltage, or the DAC 44 can be replaced by a transistor (not shown).
    </p>
    <p num="30">
      As can be appreciated in reference to FIG. 2, the selected bias voltage VBIAS is amplified by the amplification opamp 46 and then sent, via a first voltage following stabilizer opamp 48, to each one of the electrode controllers 18 to establish both a negative field select voltage V-select and a positive field pixel on voltage V+on.
      <br/>
      As the skilled artisan will recognize, most matrix displays use negative field scans that are referenced to a negative polarity in combination with positive field scans that are referenced to a positive polarity to prolong electrode life in accordance with well-known principles.
      <br/>
      As the skilled artisan will further recognize, the amplified bias voltage accordingly establishes the voltage that is applied via respective electrode drivers 18 to row electrodes 20 to multiplexively select one of them for pixel excitation during negative fields, and the voltage that is applied via respective electrode drivers 18 to selected column electrodes 22 to energize the column electrodes during positive fields.
    </p>
    <p num="31">
      In addition, the amplified bias voltage VBIAS is sent to a first voltage drop resistor R1, the output signal of which establishes a positive suppression voltage V+suppress that is applied via a second stabilizer opamp 50 and respective electrode drivers 18 to non-selected row electrodes 20 during positive fields to prevent the non-selected electrodes from illuminating their associated pixels.
      <br/>
      Still further, the positive suppression voltage V+suppress is sent to a second voltage drop resistor R2, the output signal of which establishes a positive off voltage V+off that is applied via a third stabilizer opamp 52 and respective electrode drivers 18 to selected column electrodes 22 during positive fields to prevent energization of the column electrodes 22.
    </p>
    <p num="32">
      Moreover, the positive off voltage V+off is sent to a variable voltage drop resistor R3, the output signal of which establishes a negative off voltage V-off that is applied via a fourth stabilizer opamp 54 and respective electrode drivers 18 to selected column electrodes 22 during negative fields to prevent energization of the column electrodes 22.
      <br/>
      In turn, the negative off voltage V-off is sent to a fourth voltage drop resistor R4, the output signal of which establishes a negative suppress voltage V-suppress that is sent via a fifth stabilizer opamp 56 to non-selected row electrodes 20 during negative fields to prevent the non-selected electrodes from illuminating their associated pixels.
      <br/>
      And, the negative suppression voltage V-suppress is sent to a fifth voltage drop resistor R5, the output signal of which establishes both a positive field select voltage V+select and a negative field pixel on voltage V-on.
      <br/>
      This output signal is sent via a sixth stabilizer opamp 58 and respective electrode drivers 18 to row electrodes 20 to multiplexively select one of them for pixel excitation during positive fields, and to selected column electrodes 22 to energize the column electrodes during negative fields.
      <br/>
      If desired, the voltage drop resistors R1-R5 can be replaced by respective transistors or by respective DACs.
    </p>
    <p num="33">
      Now referring to FIG. 3, the logic of the dynamic bias control module 30 can be seen.
      <br/>
      Starting at block 60 for each desired still image to be presented on the display 12, a signal representative of the desired image with desired pixel 22 grayshading is received from the computer interface 16.
      <br/>
      At block 62, a counter is initialized at zero, and then at block 64, a variable index, corresponding to the frame number of the image to be displayed, is initialized at zero (i.e., the first frame of an image is number 0, the second frame is number 1, and so on).
    </p>
    <p num="34">
      Moving to blocks 66 and 68 in sequence, the module 30 respectively initializes a row variable to zero and a column variable to zero.
      <br/>
      From block 68, the module 30 proceeds to block 70 to generate a signal representative of the current row and current index (i.e., frame) number.
      <br/>
      Also, the signal generated at block 70 represents the desired gray shading for pixels in the current row.
    </p>
    <p num="35">
      The signal from block 70 is received at block 72.
      <br/>
      In understanding the operation of the module 30 at block 72, it is to be first understood that the present invention contemplates using a predetermined number of, e.g., three or four, frames to establish a single image.
      <br/>
      Accordingly, after receiving the desired grayshading for the pixels that are to establish the currently desired image, the module 30 determines, for each frame that is to constitute the desired image, what the pixel grayshading should be to arrive at the desired grayshading in combination with the other frames of the desired image.
    </p>
    <p num="36">
      For example, assume, for illustration purposes, that three frames are to establish a single image, and that the DAC 44 can selectively output only one of three bias voltages.
      <br/>
      If a "1" indicates pixel excitation (i.e., that the corresponding column electrode will be energized with an "on" voltage when the corresponding row electrode is selected), and a "0" indicates the pixel is not to be excited, the possible combinations for each pixel are as follows: &lt;000&gt;, &lt;001&gt;, &lt;010&gt;, &lt;011&gt;, &lt;100&gt;, &lt;101&gt;, &lt;110&gt;, &lt;111&gt;.
    </p>
    <p num="37">
      Because the bias voltage can be dynamically established for each frame independent of the bias voltages of the other two frames, &lt;001&gt;, &lt;010&gt;, and &lt;100&gt; are not equivalent, nor are &lt;011&gt;, &lt;101&gt;, and &lt;110&gt;, as they otherwise would be for previous systems in which the bias voltage is not programmatically dynamically variable.
      <br/>
      Stated differently, for the illustrated premise of three frames per image, only four different grayshades are possible without the dynamically variable bias voltage of the present invention; with it, at least eight are possible, resulting in more precise grayshade control with the same number of frames per image than would otherwise be available.
      <br/>
      As the skilled artisan will recognize, even more grayshades are possible, when additional bias voltages are generated, as they can be, by the bias voltage generator of the present invention.
    </p>
    <p num="38">
      Accordingly, at block 72 the module 30 accesses a translation table to translate the desired grayshading with a combination of pixel states and bias voltages.
      <br/>
      An example table is shown in FIG. 4 and is given below as Table 1 for illustration.
      <br/>
      It will readily be appreciated by those skilled in the art that the translation table shown can be modified as appropriate for the particular image storage apparatus and matrix display system to be used.
      <br/>
      Consequently, it can be further appreciated that the use of a translation table facilitates easily reconfiguring the table as appropriate for the particular display being used.
    </p>
    <p num="39">
      --      TABLE 1
      <br/>
      --      Desired Grayshading  Pixel State      Bias Voltage
      <br/>
      --      black                ON, ON, ON       MAX, MID, MIN
      <br/>
      --      darkest gray         ON, ON, OFF      MAX, MID, MIN
      <br/>
      --      dark gray            ON, OFF, ON      MAX, MID, MIN
      <br/>
      --      light gray           OFF, ON, OFF     MAX, MID, MIN
      <br/>
      --      lightest gray        OFF, OFF, ON     MAX, MID, MIN
      <br/>
      --      white                OFF, OFF, OFF    MAX, MID, MIN
    </p>
    <p num="40">
      In addition, at block 72 the module 30 can dither the bias voltage row to row, to maintain an average intensity for the display.
      <br/>
      Thereby, the appearance of the image of fading in and out is minimized and, hence, display artifacts are reduced.
      <br/>
      More particularly, for a desired bias voltage for a first row of an image (assuming the three voltages in the table above), the module 30 can impose the bias voltage for the first row on the first row during the first frame and then impose the desired bias voltage of the first row onto the immediately following row during the second frame.
      <br/>
      Continuing with the novel spatial dithing disclosed herein, the bias voltage for the second row in the first frame would move to, i.e., be imposed on, the third row in the second frame, and so on, with the bias voltage of the third row in the first frame being imposed on the first row in the second frame.
      <br/>
      Table 2 below illustrates the novel dithing technique of the present invention.
    </p>
    <p num="41">
      -- TABLE 2
      <br/>
      -- ROW - Frame 1 Voltage  Frame 2 Voltage  Frame 3 Voltage
      <br/>
      -- 1       HIGH             MED              LOW
      <br/>
      -- 2       MED              LOW              HIGH
      <br/>
      -- 3       LOW              HIGH             MED
      <br/>
      -- 4       HIGH             MED              LOW
      <br/>
      -- .
      <br/>
      -- .
      <br/>
      -- .
      <br/>
      -- 480  LOW              HIGH             MED
    </p>
    <p num="42">
      After determining the appropriate bias voltage, the module 30 outputs the data to the appropriate row and column electrodes 20, 22 for the particular index, i.e., frame number.
      <br/>
      Next, at block 74 the column variable is incremented upwardly by one, and then the module 30 proceeds to decision block 76 to determine whether the column is the last column of the display 12.
    </p>
    <p num="43">
      If the test at decision block 76 is false, the module 30 loops back to block 72.
      <br/>
      Otherwise, the module 30 proceeds to block 78 to increment the counter upwardly by one, and then determines, at decision block 80, whether the counter indicates that a polarity change in the electrode voltages should be undertaken in accordance with principles well-known in the art to prolong electrode life.
    </p>
    <p num="44">
      If the module 30 determines, at decision block 80, that a polarity change is not indicated, the module 30 proceeds to block 82 to increment the row upwardly by one.
      <br/>
      On the other hand, if, at decision block 80, the module 30 determines that a polarity change is indicated, the module 30 proceeds to block 84 to reverse the polarity of the bias voltage (and, hence, the select, suppress, on, and off voltages that are sent to the electrodes 20, 22), and to reset the counter to zero.
      <br/>
      From block 84, the module 30 proceeds to block 82.
    </p>
    <p num="45">
      From block 82, the module 30 moves to decision block 86, wherein the module 30 determines whether the row being considered is the last row of the display 12.
      <br/>
      If it isn't, the module 30 loops back to block 68.
      <br/>
      Otherwise, the module 30 increments the index upwardly by one at block 88, and then determines, at decision block 90, whether the index value indicates that the last frame of the image has been generated.
      <br/>
      If so, the module 30 loops back to block 64, but otherwise returns to block 66.
      <br/>
      Thus, those skilled in the art will recognize that the module 30 embodied in the controller 26 can dynamically establish the bias voltage value to the display 12 for each row of each frame, independent of the bias voltage value of the other rows and frames.
    </p>
    <p num="46">While the particular WEIGHTED FRAME RATE CONTROL WITH DYNAMICALLY VARIABLE DRIVER BIAS VOLTAGE FOR PRODUCING HIGH QUALITY GRAYSCALE SHADING ON MATRIX DISPLAYS as herein shown and described in detail is fully capable of attaining the above-described objects of the invention, it is to be understood that it is the presently preferred embodiment of the present invention and is thus representative of the subject matter which is broadly contemplated by the present invention, that the scope of the present invention fully encompasses other embodiments which may become obvious to those skilled in the art, and that the scope of the present invention is accordingly to be limited by nothing other than the appended claims.</p>
  </description>
  <claims format="original" lang="en" id="claim_en">
    <claim num="1">
      <claim-text>What is claimed is:</claim-text>
      <claim-text>1.</claim-text>
      <claim-text>A system for establishing a desired grayshading of a desired image on a matrix display, comprising:</claim-text>
      <claim-text>a matrix display including a plurality of row and column electrodes and a voltage network;</claim-text>
      <claim-text>and a bias voltage establishing system for receiving a signal representative of the desired grayshading and dynamically correlating the desired grayshading to a bias voltage for input thereof to the voltage network, the voltage network energizing at least one row electrode to cause the matrix display to present an image characterized by the desired grayshading.</claim-text>
    </claim>
    <claim num="2">
      <claim-text>2. The system of claim 1, wherein the bias voltage establishing system includes a digitally-controlled switch connected to the matrix display for selectively inputting to the matrix display a selected one of a plurality of predetermined bias voltages.</claim-text>
    </claim>
    <claim num="3">
      <claim-text>3. The system of claim 1, further comprising a digital-to-analog converter (DAC).</claim-text>
    </claim>
    <claim num="4">
      <claim-text>4. The system of claim 3, wherein the DAC generates one of a preselected number of bias voltages.</claim-text>
    </claim>
    <claim num="5">
      <claim-text>5. The system of claim 4, further comprising a plurality of voltage drop elements connected to the matrix display for establishing select and suppress voltages.</claim-text>
    </claim>
    <claim num="6">
      <claim-text>6. The system of claim 2, wherein the bias voltage establishing system further includes: a bias control module for establishing the desired grayshading on the matrix display, the module comprising:</claim-text>
      <claim-text>- logic means for receiving the signal representative of the desired image from an image storage apparatus;</claim-text>
      <claim-text>and - logic means for accessing a translation table to cause the switch to establish the bias voltage in response to the logic means for receiving.</claim-text>
    </claim>
    <claim num="7">
      <claim-text>7. A bias voltage control module for establishing a desired image having a desired grayshading on a passive matrix display, the display including row electrodes and column electrodes, a bias voltage being applied to the row electrodes and column electrodes, the control module comprising: logic means for receiving a signal representative of the desired grayshading from an image storage apparatus; logic means for generating a predetermined number of frames to establish the desired grayshading, the frames together establishing the desired image;</claim-text>
      <claim-text>and logic means for dynamically establishing the bias voltage for each frame based on the desired grayshading, only a single row electrode at a time being selected for energization.</claim-text>
    </claim>
    <claim num="8">
      <claim-text>8. The bias voltage control module of claim 7, further comprising logic means for accessing a translation table using the desired grayshading as entering argument and generating an output signal in response for controlling a switch to establish the bias voltage.</claim-text>
    </claim>
    <claim num="9">
      <claim-text>9. The bias voltage control module of claim 8, wherein the matrix display is characterized by row electrodes and column electrodes, with the row electrodes being sequentially designated one at a time as a select row, and the module further comprises logic means for selectively establishing the bias voltage for each row.</claim-text>
    </claim>
    <claim num="10">
      <claim-text>10. The bias voltage control module of claim 9, wherein the matrix display is characterized by row electrodes and column electrodes, and wherein the image storage apparatus defines a first desired bias voltage for a first row for a first image, and the bias voltage control module further comprises logic means for establishing the first desired bias voltage for the first row during a first frame of the first image and establishing the first desired bias voltage for a second row during a second frame of the first image, the second row immediately following the first row.</claim-text>
    </claim>
    <claim num="11">
      <claim-text>11. A bias voltage module for use with a matrix display system having a plurality of row and column electrodes and a plurality of electrode drivers associated with the row and column electrodes and requiring a bias voltage for presenting a sequence of images on the display, each image being established by a plurality of frames, comprising: logic means for establishing a grayshading for each frame to establish a desired grayshading for each image; logic means for receiving a signal representative of the desired grayshading;</claim-text>
      <claim-text>and logic means for dynamically varying the bias voltage used by at least some of the row and column electrodes in response to the signal, only a single row at a time being energized.</claim-text>
    </claim>
    <claim num="12">
      <claim-text>12. The bias voltage module of claim 11, further comprising logic means for controlling a switch to dynamically establish the bias voltage.</claim-text>
    </claim>
    <claim num="13">
      <claim-text>13. The bias voltage module of claim 12, further comprising logic means for accessing a translation table to selectively establish the bias voltage for each row electrode.</claim-text>
    </claim>
    <claim num="14">
      <claim-text>14. The bias voltage module of claim 13, further comprising logic means for selectively establishing the bias voltage for each frame.</claim-text>
    </claim>
    <claim num="15">
      <claim-text>15. The bias voltage module of claim 14, wherein the signal representative of the desired grayshading defines a first desired grayshading for a first row for a first image, and the module further comprises logic means for establishing the first desired grayshading for the first row during a first frame of the first image and establishing the first desired grayshading for a second row during a second frame of the first image, the second row immediately following the first row.</claim-text>
    </claim>
    <claim num="16">
      <claim-text>16. A passive matrix display, comprising: a plurality of row electrodes and column electrodes establishing a passive matrix and defining a plurality of pixels; a reference voltage network receiving a bias voltage; a plurality of electrode drivers associated with the electrodes to energize the pixels, the electrode drivers receiving signals from the reference voltage network;</claim-text>
      <claim-text>and at least one bias voltage generator connected to the reference voltage network for selectively generating, for use by the electrode drivers and based on a desired grayshading, a selected one of at least two predetermined bias voltages to cause the matrix display to present an image characterized by a desired grayshading.</claim-text>
    </claim>
    <claim num="17">
      <claim-text>17. The matrix display of claim 16, further comprising: an image storage apparatus for storing a desired image characterized by the desired grayshading and for generating a signal representative thereof; a bias voltage control module for establishing the desired grayshading on the matrix, the module comprising: - logic means for receiving the signal from the image storage apparatus;</claim-text>
      <claim-text>and - logic means for causing the bias voltage generator to dynamically establish a bias voltage for use by at least some of the electrode drivers in response to the desired grayshading.</claim-text>
    </claim>
    <claim num="18">
      <claim-text>18. The matrix display of claim 17, wherein the image storage apparatus defines a first desired grayshading for a first row for a first image, and the module comprises logic means for establishing the first desired grayshading for the first row during a first frame of the first image and for establishing the first desired grayshading for a second row during a second frame of the first image, the second row immediately following the first row.</claim-text>
    </claim>
  </claims>
</questel-patent-document>