// Seed: 2501046478
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_6 :
  assert property (@(posedge (1)) -1)
  else $signed(4);
  ;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1
    , id_17,
    output wand id_2,
    input uwire id_3,
    input wire id_4,
    output wor id_5
    , id_18,
    input tri1 id_6,
    inout supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    input tri0 id_10,
    output wand id_11,
    input wire id_12,
    output tri id_13,
    output wand id_14,
    input supply1 id_15
);
  assign id_7 = id_8 == id_18;
  xor primCall (id_2, id_8, id_4, id_15, id_3, id_18, id_10, id_7, id_17, id_12, id_6);
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18
  );
endmodule
