Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 17:50:35 2024
| Host         : Apollos-notebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    23          
TIMING-18  Warning           Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.316        0.000                      0                 2658        0.055        0.000                      0                 2658        4.500        0.000                       0                  1068  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.316        0.000                      0                 2658        0.055        0.000                      0                 2658        4.500        0.000                       0                  1068  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 fish1_clock_y_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fish1_pixel_addr_reg[13]_rep__15/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.288ns  (logic 3.908ns (47.155%)  route 4.380ns (52.845%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.546     5.097    clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  fish1_clock_y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  fish1_clock_y_reg[20]/Q
                         net (fo=11, routed)          0.608     6.162    vs0/fish1_clock_y_reg[0]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.286 r  vs0/fish1_pixel_addr[15]_i_18/O
                         net (fo=1, routed)           0.000     6.286    vs0/fish1_pixel_addr[15]_i_18_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.533 f  vs0/fish1_pixel_addr_reg[15]_i_13/O[0]
                         net (fo=2, routed)           0.481     7.014    vs0/A[0]
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.299     7.313 r  vs0/fish1_pixel_addr[15]_i_14/O
                         net (fo=1, routed)           0.000     7.313    vs0/fish1_pixel_addr[15]_i_14_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.893 r  vs0/fish1_pixel_addr_reg[15]_i_9/O[2]
                         net (fo=1, routed)           0.559     8.451    vs0/fish1_pixel_addr_reg[15]_i_9_n_5
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.302     8.753 r  vs0/fish1_pixel_addr[4]_rep_i_13/O
                         net (fo=1, routed)           0.000     8.753    vs0/fish1_pixel_addr[4]_rep_i_13_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  vs0/fish1_pixel_addr_reg[4]_rep_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.303    vs0/fish1_pixel_addr_reg[4]_rep_i_11_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.637 r  vs0/fish1_pixel_addr_reg[15]_i_7/O[1]
                         net (fo=1, routed)           0.530    10.167    vs0/fish1_pixel_addr_reg[15]_i_7_n_6
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.303    10.470 r  vs0/fish1_pixel_addr[8]_rep_i_2/O
                         net (fo=1, routed)           0.000    10.470    vs0/fish1_pixel_addr[8]_rep_i_2_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.846 r  vs0/fish1_pixel_addr_reg[8]_rep_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.846    vs0/fish1_pixel_addr_reg[8]_rep_i_1_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.183 r  vs0/fish1_pixel_addr_reg[15]_i_1/O[1]
                         net (fo=24, routed)          2.202    13.385    vs0_n_30
    SLICE_X47Y25         FDRE                                         r  fish1_pixel_addr_reg[13]_rep__15/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.434    14.806    clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  fish1_pixel_addr_reg[13]_rep__15/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.950    
    SLICE_X47Y25         FDRE (Setup_fdre_C_D)       -0.249    14.701    fish1_pixel_addr_reg[13]_rep__15
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 3.819ns (44.536%)  route 4.756ns (55.464%))
  Logic Levels:           5  (LUT3=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.591     5.143    ram0/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  ram0/RAM_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.015 r  ram0/RAM_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.080    ram0/RAM_reg_0_0_n_1
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.505 f  ram0/RAM_reg_1_0/DOBDO[0]
                         net (fo=2, routed)           1.866    10.371    ram0/RAM_reg_1_0_n_67
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.495 f  ram0/rgb_reg[10]_i_9/O
                         net (fo=3, routed)           1.263    11.758    ram0/rgb_reg[10]_i_9_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I4_O)        0.124    11.882 r  ram0/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.918    12.801    ram0/rgb_reg[11]_i_9_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124    12.925 r  ram0/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.643    13.568    ram1/rgb_reg_reg[9]
    SLICE_X29Y49         LUT3 (Prop_lut3_I2_O)        0.150    13.718 r  ram1/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.718    ram1_n_18
    SLICE_X29Y49         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X29Y49         FDRE (Setup_fdre_C_D)        0.075    15.042    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -13.718    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 3.793ns (44.532%)  route 4.724ns (55.468%))
  Logic Levels:           5  (LUT3=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.591     5.143    ram0/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  ram0/RAM_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.015 r  ram0/RAM_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.080    ram0/RAM_reg_0_0_n_1
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.505 f  ram0/RAM_reg_1_0/DOBDO[0]
                         net (fo=2, routed)           1.866    10.371    ram0/RAM_reg_1_0_n_67
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.495 f  ram0/rgb_reg[10]_i_9/O
                         net (fo=3, routed)           1.263    11.758    ram0/rgb_reg[10]_i_9_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I4_O)        0.124    11.882 r  ram0/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.947    12.829    ram0/rgb_reg[11]_i_9_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I4_O)        0.124    12.953 r  ram0/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.583    13.536    ram1/rgb_reg_reg[11]
    SLICE_X29Y49         LUT3 (Prop_lut3_I2_O)        0.124    13.660 r  ram1/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    13.660    ram1_n_20
    SLICE_X29Y49         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X29Y49         FDRE (Setup_fdre_C_D)        0.029    14.996    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 fish1_clock_y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fish1_pixel_addr_reg[14]_rep__16/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 4.057ns (49.036%)  route 4.217ns (50.964%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.546     5.097    clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  fish1_clock_y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  fish1_clock_y_reg[21]/Q
                         net (fo=9, routed)           0.621     6.174    vs0/fish1_clock_y_reg[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.298 r  vs0/fish1_pixel_addr[15]_i_17/O
                         net (fo=1, routed)           0.000     6.298    vs0/fish1_pixel_addr[15]_i_17_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.848 r  vs0/fish1_pixel_addr_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.848    vs0/fish1_pixel_addr_reg[15]_i_13_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.070 f  vs0/fish1_pixel_addr_reg[16]_i_69/O[0]
                         net (fo=2, routed)           0.483     7.553    vs0/A[4]
    SLICE_X44Y63         LUT1 (Prop_lut1_I0_O)        0.299     7.852 r  vs0/fish1_pixel_addr[15]_i_12/O
                         net (fo=1, routed)           0.000     7.852    vs0/fish1_pixel_addr[15]_i_12_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.432 r  vs0/fish1_pixel_addr_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.569     9.002    vs0/fish1_pixel_addr_reg[15]_i_8_n_5
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     9.944 r  vs0/fish1_pixel_addr_reg[15]_i_7/O[3]
                         net (fo=1, routed)           0.430    10.373    vs0/fish1_pixel_addr_reg[15]_i_7_n_4
    SLICE_X46Y64         LUT2 (Prop_lut2_I1_O)        0.306    10.679 r  vs0/fish1_pixel_addr[15]_i_5/O
                         net (fo=1, routed)           0.000    10.679    vs0/fish1_pixel_addr[15]_i_5_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.257 r  vs0/fish1_pixel_addr_reg[15]_i_1/O[2]
                         net (fo=24, routed)          2.114    13.371    vs0_n_29
    SLICE_X48Y27         FDRE                                         r  fish1_pixel_addr_reg[14]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.440    14.812    clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  fish1_pixel_addr_reg[14]_rep__16/C
                         clock pessimism              0.180    14.992    
                         clock uncertainty           -0.035    14.956    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)       -0.248    14.708    fish1_pixel_addr_reg[14]_rep__16
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 fish1_clock_y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fish1_pixel_addr_reg[14]_rep__13/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 4.057ns (49.010%)  route 4.221ns (50.990%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.546     5.097    clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  fish1_clock_y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  fish1_clock_y_reg[21]/Q
                         net (fo=9, routed)           0.621     6.174    vs0/fish1_clock_y_reg[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.298 r  vs0/fish1_pixel_addr[15]_i_17/O
                         net (fo=1, routed)           0.000     6.298    vs0/fish1_pixel_addr[15]_i_17_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.848 r  vs0/fish1_pixel_addr_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.848    vs0/fish1_pixel_addr_reg[15]_i_13_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.070 f  vs0/fish1_pixel_addr_reg[16]_i_69/O[0]
                         net (fo=2, routed)           0.483     7.553    vs0/A[4]
    SLICE_X44Y63         LUT1 (Prop_lut1_I0_O)        0.299     7.852 r  vs0/fish1_pixel_addr[15]_i_12/O
                         net (fo=1, routed)           0.000     7.852    vs0/fish1_pixel_addr[15]_i_12_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.432 r  vs0/fish1_pixel_addr_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.569     9.002    vs0/fish1_pixel_addr_reg[15]_i_8_n_5
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     9.944 r  vs0/fish1_pixel_addr_reg[15]_i_7/O[3]
                         net (fo=1, routed)           0.430    10.373    vs0/fish1_pixel_addr_reg[15]_i_7_n_4
    SLICE_X46Y64         LUT2 (Prop_lut2_I1_O)        0.306    10.679 r  vs0/fish1_pixel_addr[15]_i_5/O
                         net (fo=1, routed)           0.000    10.679    vs0/fish1_pixel_addr[15]_i_5_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.257 r  vs0/fish1_pixel_addr_reg[15]_i_1/O[2]
                         net (fo=24, routed)          2.118    13.375    vs0_n_29
    SLICE_X58Y27         FDRE                                         r  fish1_pixel_addr_reg[14]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.507    14.879    clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  fish1_pixel_addr_reg[14]_rep__13/C
                         clock pessimism              0.180    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)       -0.258    14.765    fish1_pixel_addr_reg[14]_rep__13
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -13.375    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 fish1_clock_y_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fish1_pixel_addr_reg[13]_rep__9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 3.908ns (47.620%)  route 4.299ns (52.380%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.546     5.097    clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  fish1_clock_y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  fish1_clock_y_reg[20]/Q
                         net (fo=11, routed)          0.608     6.162    vs0/fish1_clock_y_reg[0]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.286 r  vs0/fish1_pixel_addr[15]_i_18/O
                         net (fo=1, routed)           0.000     6.286    vs0/fish1_pixel_addr[15]_i_18_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.533 f  vs0/fish1_pixel_addr_reg[15]_i_13/O[0]
                         net (fo=2, routed)           0.481     7.014    vs0/A[0]
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.299     7.313 r  vs0/fish1_pixel_addr[15]_i_14/O
                         net (fo=1, routed)           0.000     7.313    vs0/fish1_pixel_addr[15]_i_14_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.893 r  vs0/fish1_pixel_addr_reg[15]_i_9/O[2]
                         net (fo=1, routed)           0.559     8.451    vs0/fish1_pixel_addr_reg[15]_i_9_n_5
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.302     8.753 r  vs0/fish1_pixel_addr[4]_rep_i_13/O
                         net (fo=1, routed)           0.000     8.753    vs0/fish1_pixel_addr[4]_rep_i_13_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  vs0/fish1_pixel_addr_reg[4]_rep_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.303    vs0/fish1_pixel_addr_reg[4]_rep_i_11_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.637 r  vs0/fish1_pixel_addr_reg[15]_i_7/O[1]
                         net (fo=1, routed)           0.530    10.167    vs0/fish1_pixel_addr_reg[15]_i_7_n_6
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.303    10.470 r  vs0/fish1_pixel_addr[8]_rep_i_2/O
                         net (fo=1, routed)           0.000    10.470    vs0/fish1_pixel_addr[8]_rep_i_2_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.846 r  vs0/fish1_pixel_addr_reg[8]_rep_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.846    vs0/fish1_pixel_addr_reg[8]_rep_i_1_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.183 r  vs0/fish1_pixel_addr_reg[15]_i_1/O[1]
                         net (fo=24, routed)          2.121    13.304    vs0_n_30
    SLICE_X32Y25         FDRE                                         r  fish1_pixel_addr_reg[13]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.431    14.803    clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  fish1_pixel_addr_reg[13]_rep__9/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.947    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)       -0.249    14.698    fish1_pixel_addr_reg[13]_rep__9
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -13.304    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 fish1_clock_y_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fish1_pixel_addr_reg[13]_rep__13/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 3.908ns (47.738%)  route 4.278ns (52.262%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.546     5.097    clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  fish1_clock_y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  fish1_clock_y_reg[20]/Q
                         net (fo=11, routed)          0.608     6.162    vs0/fish1_clock_y_reg[0]
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.286 r  vs0/fish1_pixel_addr[15]_i_18/O
                         net (fo=1, routed)           0.000     6.286    vs0/fish1_pixel_addr[15]_i_18_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.533 f  vs0/fish1_pixel_addr_reg[15]_i_13/O[0]
                         net (fo=2, routed)           0.481     7.014    vs0/A[0]
    SLICE_X44Y62         LUT1 (Prop_lut1_I0_O)        0.299     7.313 r  vs0/fish1_pixel_addr[15]_i_14/O
                         net (fo=1, routed)           0.000     7.313    vs0/fish1_pixel_addr[15]_i_14_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.893 r  vs0/fish1_pixel_addr_reg[15]_i_9/O[2]
                         net (fo=1, routed)           0.559     8.451    vs0/fish1_pixel_addr_reg[15]_i_9_n_5
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.302     8.753 r  vs0/fish1_pixel_addr[4]_rep_i_13/O
                         net (fo=1, routed)           0.000     8.753    vs0/fish1_pixel_addr[4]_rep_i_13_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  vs0/fish1_pixel_addr_reg[4]_rep_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.303    vs0/fish1_pixel_addr_reg[4]_rep_i_11_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.637 r  vs0/fish1_pixel_addr_reg[15]_i_7/O[1]
                         net (fo=1, routed)           0.530    10.167    vs0/fish1_pixel_addr_reg[15]_i_7_n_6
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.303    10.470 r  vs0/fish1_pixel_addr[8]_rep_i_2/O
                         net (fo=1, routed)           0.000    10.470    vs0/fish1_pixel_addr[8]_rep_i_2_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.846 r  vs0/fish1_pixel_addr_reg[8]_rep_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.846    vs0/fish1_pixel_addr_reg[8]_rep_i_1_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.183 r  vs0/fish1_pixel_addr_reg[15]_i_1/O[1]
                         net (fo=24, routed)          2.101    13.284    vs0_n_30
    SLICE_X56Y25         FDRE                                         r  fish1_pixel_addr_reg[13]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.439    14.811    clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  fish1_pixel_addr_reg[13]_rep__13/C
                         clock pessimism              0.180    14.991    
                         clock uncertainty           -0.035    14.955    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)       -0.227    14.728    fish1_pixel_addr_reg[13]_rep__13
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 3.818ns (45.268%)  route 4.616ns (54.732%))
  Logic Levels:           5  (LUT3=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.591     5.143    ram0/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  ram0/RAM_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.015 r  ram0/RAM_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.080    ram0/RAM_reg_0_0_n_1
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.505 f  ram0/RAM_reg_1_0/DOBDO[0]
                         net (fo=2, routed)           1.866    10.371    ram0/RAM_reg_1_0_n_67
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.495 f  ram0/rgb_reg[10]_i_9/O
                         net (fo=3, routed)           1.263    11.758    ram0/rgb_reg[10]_i_9_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I4_O)        0.124    11.882 r  ram0/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.751    12.634    ram0/rgb_reg[11]_i_9_n_0
    SLICE_X28Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.758 r  ram0/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.670    13.428    ram1/rgb_reg_reg[3]
    SLICE_X28Y45         LUT3 (Prop_lut3_I2_O)        0.149    13.577 r  ram1/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.577    ram1_n_3
    SLICE_X28Y45         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.450    14.822    clk_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.075    15.041    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 3.819ns (45.127%)  route 4.644ns (54.873%))
  Logic Levels:           5  (LUT3=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.591     5.143    ram0/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  ram0/RAM_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.015 r  ram0/RAM_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.080    ram0/RAM_reg_0_0_n_1
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.505 f  ram0/RAM_reg_1_0/DOBDO[0]
                         net (fo=2, routed)           1.866    10.371    ram0/RAM_reg_1_0_n_67
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.495 f  ram0/rgb_reg[10]_i_9/O
                         net (fo=3, routed)           1.263    11.758    ram0/rgb_reg[10]_i_9_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I4_O)        0.124    11.882 r  ram0/rgb_reg[11]_i_9/O
                         net (fo=8, routed)           0.769    12.652    ram0/rgb_reg[11]_i_9_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.124    12.776 r  ram0/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.680    13.456    ram1/rgb_reg_reg[8]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.150    13.606 r  ram1/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    13.606    ram1_n_17
    SLICE_X30Y43         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.448    14.820    clk_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X30Y43         FDRE (Setup_fdre_C_D)        0.118    15.082    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -13.606    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 fish1_clock_y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fish1_pixel_addr_reg[14]_rep__15/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 4.057ns (50.062%)  route 4.047ns (49.938%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.546     5.097    clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  fish1_clock_y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  fish1_clock_y_reg[21]/Q
                         net (fo=9, routed)           0.621     6.174    vs0/fish1_clock_y_reg[1]
    SLICE_X43Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.298 r  vs0/fish1_pixel_addr[15]_i_17/O
                         net (fo=1, routed)           0.000     6.298    vs0/fish1_pixel_addr[15]_i_17_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.848 r  vs0/fish1_pixel_addr_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.848    vs0/fish1_pixel_addr_reg[15]_i_13_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.070 f  vs0/fish1_pixel_addr_reg[16]_i_69/O[0]
                         net (fo=2, routed)           0.483     7.553    vs0/A[4]
    SLICE_X44Y63         LUT1 (Prop_lut1_I0_O)        0.299     7.852 r  vs0/fish1_pixel_addr[15]_i_12/O
                         net (fo=1, routed)           0.000     7.852    vs0/fish1_pixel_addr[15]_i_12_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.432 r  vs0/fish1_pixel_addr_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.569     9.002    vs0/fish1_pixel_addr_reg[15]_i_8_n_5
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     9.944 r  vs0/fish1_pixel_addr_reg[15]_i_7/O[3]
                         net (fo=1, routed)           0.430    10.373    vs0/fish1_pixel_addr_reg[15]_i_7_n_4
    SLICE_X46Y64         LUT2 (Prop_lut2_I1_O)        0.306    10.679 r  vs0/fish1_pixel_addr[15]_i_5/O
                         net (fo=1, routed)           0.000    10.679    vs0/fish1_pixel_addr[15]_i_5_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.257 r  vs0/fish1_pixel_addr_reg[15]_i_1/O[2]
                         net (fo=24, routed)          1.944    13.201    vs0_n_29
    SLICE_X47Y25         FDRE                                         r  fish1_pixel_addr_reg[14]_rep__15/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        1.434    14.806    clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  fish1_pixel_addr_reg[14]_rep__15/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.950    
    SLICE_X47Y25         FDRE (Setup_fdre_C_D)       -0.258    14.692    fish1_pixel_addr_reg[14]_rep__15
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pixel_addr_reg[0]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0_7/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.557     1.470    clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  pixel_addr_reg[0]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pixel_addr_reg[0]_rep__13/Q
                         net (fo=1, routed)           0.156     1.768    ram0/RAM_reg_0_7_1[0]
    RAMB36_X2Y5          RAMB36E1                                     r  ram0/RAM_reg_0_7/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.869     2.027    ram0/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  ram0/RAM_reg_0_7/CLKARDCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.713    ram0/RAM_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pixel_addr_reg[0]_rep__17/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0_9/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.551     1.464    clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  pixel_addr_reg[0]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  pixel_addr_reg[0]_rep__17/Q
                         net (fo=1, routed)           0.156     1.762    ram0/RAM_reg_0_9_1[0]
    RAMB36_X2Y15         RAMB36E1                                     r  ram0/RAM_reg_0_9/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.863     2.021    ram0/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  ram0/RAM_reg_0_9/CLKARDCLK
                         clock pessimism             -0.497     1.524    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.707    ram0/RAM_reg_0_9
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fish1_pixel_addr_reg[3]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.570     1.483    clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  fish1_pixel_addr_reg[3]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  fish1_pixel_addr_reg[3]_rep__4/Q
                         net (fo=2, routed)           0.156     1.781    ram0/RAM_reg_1_2_1[3]
    RAMB36_X2Y8          RAMB36E1                                     r  ram0/RAM_reg_1_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB36_X2Y8          RAMB36E1                                     r  ram0/RAM_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.498     1.541    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.724    ram0/RAM_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 pixel_addr_reg[1]_rep__13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0_7/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.557     1.470    clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  pixel_addr_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pixel_addr_reg[1]_rep__13/Q
                         net (fo=1, routed)           0.159     1.770    ram0/RAM_reg_0_7_1[1]
    RAMB36_X2Y5          RAMB36E1                                     r  ram0/RAM_reg_0_7/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.869     2.027    ram0/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  ram0/RAM_reg_0_7/CLKARDCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.713    ram0/RAM_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fish1_pixel_addr_reg[4]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.592%)  route 0.410ns (74.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  fish1_pixel_addr_reg[4]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  fish1_pixel_addr_reg[4]_rep__6/Q
                         net (fo=2, routed)           0.410     2.029    ram0/RAM_reg_1_3_1[4]
    RAMB36_X0Y10         RAMB36E1                                     r  ram0/RAM_reg_1_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.875     2.033    ram0/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  ram0/RAM_reg_1_3/CLKBWRCLK
                         clock pessimism             -0.245     1.789    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.972    ram0/RAM_reg_1_3
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pixel_addr_reg[5]_rep__17/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0_9/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.294%)  route 0.157ns (52.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.554     1.467    clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  pixel_addr_reg[5]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  pixel_addr_reg[5]_rep__17/Q
                         net (fo=1, routed)           0.157     1.766    ram0/RAM_reg_0_9_1[5]
    RAMB36_X2Y15         RAMB36E1                                     r  ram0/RAM_reg_0_9/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.863     2.021    ram0/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  ram0/RAM_reg_0_9/CLKARDCLK
                         clock pessimism             -0.497     1.524    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.707    ram0/RAM_reg_0_9
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_reg[7]_rep__17/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0_9/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.554     1.467    clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  pixel_addr_reg[7]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  pixel_addr_reg[7]_rep__17/Q
                         net (fo=1, routed)           0.159     1.767    ram0/RAM_reg_0_9_1[7]
    RAMB36_X2Y15         RAMB36E1                                     r  ram0/RAM_reg_0_9/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.863     2.021    ram0/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  ram0/RAM_reg_0_9/CLKARDCLK
                         clock pessimism             -0.497     1.524    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.707    ram0/RAM_reg_0_9
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 fish1_pixel_addr_reg[0]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0_8/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.889%)  route 0.160ns (53.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  fish1_pixel_addr_reg[0]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fish1_pixel_addr_reg[0]_rep__15/Q
                         net (fo=1, routed)           0.160     1.772    ram0/RAM_reg_0_8_2[0]
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/RAM_reg_0_8/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.868     2.026    ram0/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  ram0/RAM_reg_0_8/CLKBWRCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.711    ram0/RAM_reg_0_8
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pixel_addr_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.417%)  route 0.414ns (74.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  pixel_addr_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr_reg[3]_rep__6/Q
                         net (fo=2, routed)           0.414     2.034    ram0/RAM_reg_1_3_0[3]
    RAMB36_X0Y10         RAMB36E1                                     r  ram0/RAM_reg_1_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.874     2.032    ram0/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  ram0/RAM_reg_1_3/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.971    ram0/RAM_reg_1_3
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 fish1_pixel_addr_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_1__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.468%)  route 0.169ns (54.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  fish1_pixel_addr_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fish1_pixel_addr_reg[4]_rep__2/Q
                         net (fo=2, routed)           0.169     1.785    ram0/RAM_reg_1_1_2[4]
    RAMB36_X1Y11         RAMB36E1                                     r  ram0/RAM_reg_1_1__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1067, routed)        0.874     2.032    ram0/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  ram0/RAM_reg_1_1__0/CLKBWRCLK
                         clock pessimism             -0.498     1.534    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.717    ram0/RAM_reg_1_1__0
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  ram0/RAM_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  ram0/RAM_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   ram0/RAM_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  ram0/RAM_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/RAM_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y53  fish1_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y53  fish1_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y55  fish1_clock_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y55  fish1_clock_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y55  fish1_clock_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y55  fish1_clock_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y56  fish1_clock_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y56  fish1_clock_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y56  fish1_clock_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y56  fish1_clock_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y53  fish1_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y53  fish1_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y55  fish1_clock_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y55  fish1_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y55  fish1_clock_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y55  fish1_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y56  fish1_clock_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y56  fish1_clock_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y56  fish1_clock_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y56  fish1_clock_reg[13]/C



