# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\intelFPGA_lite\labs\lab2_4\lab2_4.csv
# Generated on: Wed Mar 20 20:40:50 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
data[3],Input,PIN_af10,3A,B3A_N0,,,,,,,,,,,,,,
data[2],Input,PIN_af9,3A,B3A_N0,,,,,,,,,,,,,,
data[1],Input,PIN_ac12,3A,B3A_N0,,,,,,,,,,,,,,
data[0],Input,PIN_ab12,3A,B3A_N0,,,,,,,,,,,,,,
ss_a[6],Output,PIN_ah28,5A,B5A_N0,,,,,,,,,,,,,,
ss_a[5],Output,PIN_AG28,5A,B5A_N0,,,,,,,,,,,,,,
ss_a[4],Output,PIN_AF28,5A,B5A_N0,,,,,,,,,,,,,,
ss_a[3],Output,PIN_ag27,5A,B5A_N0,,,,,,,,,,,,,,
ss_a[2],Output,PIN_ae28,5A,B5A_N0,,,,,,,,,,,,,,
ss_a[1],Output,PIN_ae27,5A,B5A_N0,,,,,,,,,,,,,,
ss_a[0],Output,PIN_ae26,5A,B5A_N0,,,,,,,,,,,,,,
ss_b[6],Output,PIN_ad27,5A,B5A_N0,,,,,,,,,,,,,,
ss_b[5],Output,PIN_af30,5A,B5A_N0,,,,,,,,,,,,,,
ss_b[4],Output,PIN_af29,5A,B5A_N0,,,,,,,,,,,,,,
ss_b[3],Output,PIN_ag30,5A,B5A_N0,,,,,,,,,,,,,,
ss_b[2],Output,PIN_ah30,5A,B5A_N0,,,,,,,,,,,,,,
ss_b[1],Output,PIN_ah29,5A,B5A_N0,,,,,,,,,,,,,,
ss_b[0],Output,PIN_aj29,5A,B5A_N0,,,,,,,,,,,,,,
ss_c[6],Output,PIN_AC30,5B,B5B_N0,,,,,,,,,,,,,,
ss_c[5],Output,PIN_ac29,5B,B5B_N0,,,,,,,,,,,,,,
ss_c[4],Output,PIN_ad30,5B,B5B_N0,,,,,,,,,,,,,,
ss_c[3],Output,PIN_AC28,5B,B5B_N0,,,,,,,,,,,,,,
ss_c[2],Output,PIN_AD29,5B,B5B_N0,,,,,,,,,,,,,,
ss_c[1],Output,PIN_ae29,5B,B5B_N0,,,,,,,,,,,,,,
ss_c[0],Output,PIN_AB23,5A,B5A_N0,,,,,,,,,,,,,,
ss_d[6],Output,PIN_AB22,5A,B5A_N0,,,,,,,,,,,,,,
ss_d[5],Output,PIN_ab25,5A,B5A_N0,,,,,,,,,,,,,,
ss_d[4],Output,PIN_ab28,5B,B5B_N0,,,,,,,,,,,,,,
ss_d[3],Output,PIN_ac25,5A,B5A_N0,,,,,,,,,,,,,,
ss_d[2],Output,PIN_ad25,5A,B5A_N0,,,,,,,,,,,,,,
ss_d[1],Output,PIN_ac27,5A,B5A_N0,,,,,,,,,,,,,,
ss_d[0],Output,PIN_ad26,5A,B5A_N0,,,,,,,,,,,,,,
sw[1],Input,PIN_ac9,3A,B3A_N0,,,,,,,,,,,,,,
sw[0],Input,PIN_ae11,3A,B3A_N0,,,,,,,,,,,,,,
