

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Timestamp Limiter &mdash; NDK-FPGA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../_static/css/theme_overrides.css?v=b530091d" />

  
      <script src="../../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="MFB Loopback" href="../loopback/readme.html" />
    <link rel="prev" title="Packet Delayer" href="../packet_delayer/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../index.html" class="icon icon-home">
            NDK-FPGA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/readme.html">NDK Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/prodesign/pd-falcon/readme.html">PRO DESIGN Falcon</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../mfb.html">MFB Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../readme.html">MFB specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../reconfigurator/readme.html">MFB Reconfigurator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frame_packer/readme.html">Frame Packer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frame_unpacker/readme.html">Frame Unpacker</a></li>
<li class="toctree-l2"><a class="reference internal" href="../splitter_simple/readme.html">MFB Splitter Simple</a></li>
<li class="toctree-l2"><a class="reference internal" href="../splitter_simple/readme.html#id1">MFB Splitter Simple Gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../merger_simple/readme.html">MFB Merger Simple</a></li>
<li class="toctree-l2"><a class="reference internal" href="../merger_simple/readme.html#id1">MFB Merger Simple GEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cutter_simple/readme.html">MFB Cutter Simple</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dropper/readme.html">MFB Dropper</a></li>
<li class="toctree-l2"><a class="reference internal" href="../metadata_insertor/readme.html">Metadata Insertor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transformer/readme.html">MFB Trasformer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pipe/readme.html">MFB PIPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="../merger/readme.html">MFB Merger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../splitter/readme.html">MFB Splitter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../splitter/readme.html#id1">MFB Splitter Gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../enabler/readme.html">MFB Enabler</a></li>
<li class="toctree-l2"><a class="reference internal" href="../rate_limiter/readme.html">Rate Limiter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../packet_delayer/readme.html">Packet Delayer</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Timestamp Limiter</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#block-diagram">Block diagram</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../loopback/readme.html">MFB Loopback</a></li>
<li class="toctree-l2"><a class="reference internal" href="../crossbarx_stream2/readme.html">CROSSBARX STREAM2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frame_masker/readme.html">MFB Frame Masker</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../edit/frame_trimmer/readme.html">MFB FRAME TRIMMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../edit/frame_extender/readme.html">MFB FRAME EXTENDER</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../logic/crossbarx_stream/readme.html">CrossbarX Stream</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../logic/checksum_calculator/readme.html">Checksum Calculator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../logic/auxiliary_signals/readme.html">MFB Auxiliary Signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/pd_asfifo/readme.html">MFB Packet Discard ASFIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/pd_asfifo_simple/readme.html">MFB PD ASFIFO SIMPLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/asfifox/readme.html">MFB ASFIFOX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/fifox/readme.html">MFB FIFOX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/crossbarx_output_buffer/readme.html">Crossbarx Output Buffer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../debug/gen_loop_switch/readme.html">Gen Loop Switch (GLS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../debug/generator/readme.html">MFB Generator</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">NDK-FPGA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../mfb.html">MFB Tools</a></li>
      <li class="breadcrumb-item active">Timestamp Limiter</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/comp/mfb_tools/flow/timestamp_limiter/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="timestamp-limiter">
<span id="mfb-timestamp-limiter"></span><h1>Timestamp Limiter<a class="headerlink" href="#timestamp-limiter" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-mfb_timestamp_limiter">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">MFB_TIMESTAMP_LIMITER</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-mfb_timestamp_limiter" title="Link to this definition"></a></dt>
<dd><p>This component limits output speed according to given Timestamps via the <a class="reference internal" href="#vhdl-portsignal-mfb_timestamp_limiter-rx_mfb_timestamp"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">RX_MFB_TIMESTAMP</span></code></a> port.
There are 2 Timestamp formats that are currently supported (see the <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">TIMESTAMP_FORMAT</span></code> generic).
The incoming packets are split into queues (e.g., per each DMA Channel), where the order of packets is kept the same.
Then in each <strong>Selected Queue</strong>, the <a class="reference internal" href="../packet_delayer/readme.html#mfb-packet-delayer"><span class="std std-ref">MFB Packet Delayer component</span></a> outputs each packet when the time is right.
Selected Queues are a subset of all available Queues in range 0 to <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">SELECTED_QUEUES</span></code>-1.
Only in these Selected Queues are the packets transmitted according to the Timestamps; FIFOs are in the other “unselected” Queues.
Finally, behind the Packet Delayers and FIFOs, the packets from all Queues are merged back into a single stream (no order is kept here).</p>
<p>The Packet Delayers use a time source, according to which they calculate the time that has passed and whether a packet is due to be sent.
The default is to use the so-called Time Counter (see diagram below), which is basically a counter that increments its value by the duration of one clock period derived from the
value of the <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">CLK_FREQUENCY</span></code> generic.
Another option is to use an external time source, for example, the TSU (for better precision).
In this case, set the <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">EXTERNAL_TIME_SRC</span></code> generic to <code class="docutils literal notranslate"><span class="pre">True</span></code> and connect your time source to the
<a class="reference internal" href="#vhdl-portsignal-mfb_timestamp_limiter-external_time"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">EXTERNAL_TIME</span></code></a> port.</p>
<p>The MI interface enables the user to do two things.</p>
<p>#. Reset the accumulated “time” in the Packet Delayers.
This is useful when using the <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">Timestamp</span> <span class="pre">format</span> <span class="pre">1</span></code>,
where the time is being incremented in each clock cycle since the very first packet after boot/reset passes through.
You can simply reset all Packet Delayers (all Queues) by setting the MI_RESET_REG register, or you can
select specific Queues by setting the MI_SEL_QUEUE_REG register before setting the MI_RESET_REG register.
After writing a <strong>1</strong> to the MI_RESET_REG register to issue the reset, its value automatically returns back to <strong>0</strong>.
#. Bypass timestamp limiting and transmit data at top speed.
When enabled, all timestamp values are automatically set to 0 and all packets are redirected to Queue 0 to avoid merging at the end.
NOTE that the top speed is ON in the default state!
To enable timestamp limiting, write 0 to the MI_TOP_SPEED_REG register.</p>
<p><strong>MI address space</strong></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Address offset</p></th>
<th class="head"><p>MI Register</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0x00</p></td>
<td><p>Reset register (write only)</p></td>
</tr>
<tr class="row-odd"><td><p>0x04</p></td>
<td><p>Select Queues for reset register</p></td>
</tr>
<tr class="row-even"><td><p>0x08</p></td>
<td><p>Top speed register</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-mfb_timestamp_limiter-mfb_regions"><td><p>MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td><p>Number of Regions within a data word, must be power of 2.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mfb_timestamp_limiter-mfb_region_size"><td><p>MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Region size (in Blocks).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mfb_timestamp_limiter-mfb_block_size"><td><p>MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Block size (in Items), must be 8.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mfb_timestamp_limiter-mfb_item_width"><td><p>MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Item width (in bits), must be 8.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mfb_timestamp_limiter-mfb_meta_width"><td><p>MFB_META_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>0</p></td>
<td><p>Metadata width (in bits).</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mfb_timestamp_limiter-mi_data_width"><td><p>MI_DATA_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mfb_timestamp_limiter-mi_addr_width"><td><p>MI_ADDR_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mfb_timestamp_limiter-clk_frequency"><td><p>CLK_FREQUENCY</p></td>
<td><p>natural</p></td>
<td><p>200000000</p></td>
<td><p>Freq of the CLK signal (in Hz).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mfb_timestamp_limiter-timestamp_width"><td><p>TIMESTAMP_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>48</p></td>
<td><p>Width of Timestamps (in bits).</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mfb_timestamp_limiter-timestamp_format"><td><p>TIMESTAMP_FORMAT</p></td>
<td><p>natural</p></td>
<td><p>0</p></td>
<td><p>Format of Timestamps. Options:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">0</span></code> number of NS between individual packets,</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">1</span></code> number of NS from RESET.</p></li>
</ul>
</td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mfb_timestamp_limiter-external_time_src"><td><p>EXTERNAL_TIME_SRC</p></td>
<td><p>boolean</p></td>
<td><p>False</p></td>
<td><p>Select Time source. Options:</p>
<p>True - use external source of time (port <a class="reference internal" href="#vhdl-portsignal-mfb_timestamp_limiter-external_time"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">EXTERNAL_TIME</span></code></a>),
False (default) - internal “Time Counter” with increment given by CLK_FREQUENCY.</p>
</td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mfb_timestamp_limiter-buffer_size"><td><p>BUFFER_SIZE</p></td>
<td><p>natural</p></td>
<td><p>2048</p></td>
<td><p>Number of Items in the Packet Delayer’s RX FIFO (the main buffer).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mfb_timestamp_limiter-buffer_af_offset"><td><p>BUFFER_AF_OFFSET</p></td>
<td><p>natural</p></td>
<td><p>1000</p></td>
<td><p>Almost Full Offset of the main buffer in Packet Delayers.
Packet Delayers pause the appropriate DMA channel when Almost Full is asserted.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mfb_timestamp_limiter-buffer_ae_offset"><td><p>BUFFER_AE_OFFSET</p></td>
<td><p>natural</p></td>
<td><p>1000</p></td>
<td><p>Almost Empty Offset of the main buffer in Packet Delayers.
Packet Delayers unpause (resume) the appropriate DMA channel when Almost Empty is asserted.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mfb_timestamp_limiter-queues"><td><p>QUEUES</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td><p>The number of Queues (DMA Channels).</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mfb_timestamp_limiter-selected_queues"><td><p>SELECTED_QUEUES</p></td>
<td><p>natural</p></td>
<td><p>QUEUES</p></td>
<td><p>The number of selected Queues (DMA Channels) for timestamp limiting.
The range is from 0 to SELECTED_QUEUES-1.
Timestamps in other Queues are ignored as packets pass through FIFOs instead of Packet Delayers.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mfb_timestamp_limiter-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“STRATIX10”</p></td>
<td><p>FPGA device name: ULTRASCALE, STRATIX10, AGILEX, …</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Clock and Reset</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-external_time"><td><p>EXTERNAL_TIME</p></td>
<td><p>std_logic_vector(64-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Connect your own Time source to this port (used when the <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">EXTERNAL_TIME_SRC</span></code> generic is <code class="docutils literal notranslate"><span class="pre">True</span></code>).</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-pause_queue"><td><p>PAUSE_QUEUE</p></td>
<td><p>std_logic_vector(QUEUES-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Issues a request to pause corresponding DMA channel.</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>RX MFB STREAM</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-rx_mfb_data"><td><p>RX_MFB_DATA</p></td>
<td><p>std_logic_vector(MFB_REGIONS*MFB_REGION_SIZE*MFB_BLOCK_SIZE*MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-rx_mfb_meta"><td><p>RX_MFB_META</p></td>
<td><p>std_logic_vector(MFB_REGIONS*MFB_META_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Valid with SOF.</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-rx_mfb_queue"><td><p>RX_MFB_QUEUE</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(QUEUES))-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>ID of the packet’s DMA channel or queue.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-rx_mfb_timestamp"><td><p>RX_MFB_TIMESTAMP</p></td>
<td><p>std_logic_vector(MFB_REGIONS*TIMESTAMP_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Timestamps are valid with each SOF.</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-rx_mfb_sof_pos"><td><p>RX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-rx_mfb_eof_pos"><td><p>RX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE*MFB_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-rx_mfb_sof"><td><p>RX_MFB_SOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-rx_mfb_eof"><td><p>RX_MFB_EOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-rx_mfb_src_rdy"><td><p>RX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-rx_mfb_dst_rdy"><td><p>RX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>TX MFB STREAM</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-tx_mfb_data"><td><p>TX_MFB_DATA</p></td>
<td><p>std_logic_vector(MFB_REGIONS*MFB_REGION_SIZE*MFB_BLOCK_SIZE*MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-tx_mfb_meta"><td><p>TX_MFB_META</p></td>
<td><p>std_logic_vector(MFB_REGIONS*MFB_META_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Valid with SOF.</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-tx_mfb_sof_pos"><td><p>TX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-tx_mfb_eof_pos"><td><p>TX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE*MFB_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-tx_mfb_sof"><td><p>TX_MFB_SOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-tx_mfb_eof"><td><p>TX_MFB_EOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-tx_mfb_src_rdy"><td><p>TX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-tx_mfb_dst_rdy"><td><p>TX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>MI INTERFACE</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-mi_dwr"><td><p>MI_DWR</p></td>
<td><p>std_logic_vector(MI_DATA_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-mi_addr"><td><p>MI_ADDR</p></td>
<td><p>std_logic_vector(MI_ADDR_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-mi_be"><td><p>MI_BE</p></td>
<td><p>std_logic_vector(MI_DATA_WIDTH/8-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Not supported!</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-mi_wr"><td><p>MI_WR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-mi_rd"><td><p>MI_RD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-mi_ardy"><td><p>MI_ARDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mfb_timestamp_limiter-mi_drd"><td><p>MI_DRD</p></td>
<td><p>std_logic_vector(MI_DATA_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mfb_timestamp_limiter-mi_drdy"><td><p>MI_DRDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

<section id="block-diagram">
<h2>Block diagram<a class="headerlink" href="#block-diagram" title="Link to this heading"></a></h2>
<a class="reference internal image-reference" href="../../../../_images/timestamp_limiter_diagram.drawio.svg" id="timestamp-limiter-diagram"><img alt="" class="align-center" id="timestamp-limiter-diagram" src="../../../../_images/timestamp_limiter_diagram.drawio.svg" style="width: 60%;" />
</a>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../packet_delayer/readme.html" class="btn btn-neutral float-left" title="Packet Delayer" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../loopback/readme.html" class="btn btn-neutral float-right" title="MFB Loopback" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>