Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue Mar  7 18:11:43 2017
| Host         : acs-07.cl.cam.ac.uk running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.047        0.000                      0                 1421        0.024        0.000                      0                 1421        9.020        0.000                       0                   712  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.047        0.000                      0                 1421        0.024        0.000                      0                 1421        9.020        0.000                       0                   712  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.047ns  (required time - arrival time)
  Source:                 design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 3.204ns (41.675%)  route 4.484ns (58.325%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.676     2.984    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X14Y45         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/Q
                         net (fo=19, routed)          1.643     5.083    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.152     5.235 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_17/O
                         net (fo=2, routed)           0.632     5.867    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_17_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.332     6.199 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_14/O
                         net (fo=1, routed)           0.000     6.199    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_14_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.749 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.749    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][6]_i_3_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.083 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_14/O[1]
                         net (fo=4, routed)           0.875     7.958    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_14_n_6
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.329     8.287 f  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_11/O
                         net (fo=2, routed)           0.860     9.147    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_11_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I1_O)        0.332     9.479 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_2/O
                         net (fo=1, routed)           0.474     9.953    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_2_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.338 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.672 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.672    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/p_0_out[12]
    SLICE_X15Y44         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.501    22.694    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][12]/C
                         clock pessimism              0.265    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)        0.062    22.719    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][12]
  -------------------------------------------------------------------
                         required time                         22.719    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                 12.047    

Slack (MET) :             12.068ns  (required time - arrival time)
  Source:                 design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 3.183ns (41.515%)  route 4.484ns (58.485%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.676     2.984    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X14Y45         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/Q
                         net (fo=19, routed)          1.643     5.083    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.152     5.235 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_17/O
                         net (fo=2, routed)           0.632     5.867    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_17_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.332     6.199 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_14/O
                         net (fo=1, routed)           0.000     6.199    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_14_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.749 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.749    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][6]_i_3_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.083 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_14/O[1]
                         net (fo=4, routed)           0.875     7.958    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_14_n_6
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.329     8.287 f  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_11/O
                         net (fo=2, routed)           0.860     9.147    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_11_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I1_O)        0.332     9.479 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_2/O
                         net (fo=1, routed)           0.474     9.953    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_2_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.338 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.651 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.651    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/p_0_out[14]
    SLICE_X15Y44         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.501    22.694    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]/C
                         clock pessimism              0.265    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)        0.062    22.719    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]
  -------------------------------------------------------------------
                         required time                         22.719    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                 12.068    

Slack (MET) :             12.142ns  (required time - arrival time)
  Source:                 design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 3.109ns (40.945%)  route 4.484ns (59.055%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.676     2.984    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X14Y45         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/Q
                         net (fo=19, routed)          1.643     5.083    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.152     5.235 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_17/O
                         net (fo=2, routed)           0.632     5.867    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_17_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.332     6.199 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_14/O
                         net (fo=1, routed)           0.000     6.199    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_14_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.749 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.749    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][6]_i_3_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.083 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_14/O[1]
                         net (fo=4, routed)           0.875     7.958    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_14_n_6
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.329     8.287 f  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_11/O
                         net (fo=2, routed)           0.860     9.147    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_11_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I1_O)        0.332     9.479 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_2/O
                         net (fo=1, routed)           0.474     9.953    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_2_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.338 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.577 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.577    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/p_0_out[13]
    SLICE_X15Y44         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.501    22.694    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][13]/C
                         clock pessimism              0.265    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)        0.062    22.719    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][13]
  -------------------------------------------------------------------
                         required time                         22.719    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                 12.142    

Slack (MET) :             12.158ns  (required time - arrival time)
  Source:                 design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 3.093ns (40.820%)  route 4.484ns (59.180%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.676     2.984    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X14Y45         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/Q
                         net (fo=19, routed)          1.643     5.083    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.152     5.235 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_17/O
                         net (fo=2, routed)           0.632     5.867    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_17_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.332     6.199 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_14/O
                         net (fo=1, routed)           0.000     6.199    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_14_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.749 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.749    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][6]_i_3_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.083 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_14/O[1]
                         net (fo=4, routed)           0.875     7.958    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_14_n_6
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.329     8.287 f  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_11/O
                         net (fo=2, routed)           0.860     9.147    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_11_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I1_O)        0.332     9.479 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_2/O
                         net (fo=1, routed)           0.474     9.953    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_2_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.338 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]_i_1_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.561 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.561    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/p_0_out[11]
    SLICE_X15Y44         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.501    22.694    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][11]/C
                         clock pessimism              0.265    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)        0.062    22.719    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][11]
  -------------------------------------------------------------------
                         required time                         22.719    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                 12.158    

Slack (MET) :             12.892ns  (required time - arrival time)
  Source:                 design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.731ns (39.910%)  route 4.112ns (60.090%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.676     2.984    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X14Y45         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/Q
                         net (fo=19, routed)          1.643     5.083    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.152     5.235 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_17/O
                         net (fo=2, routed)           0.632     5.867    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_17_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.332     6.199 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_14/O
                         net (fo=1, routed)           0.000     6.199    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_14_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.749 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.749    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][6]_i_3_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.971 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_14/O[0]
                         net (fo=4, routed)           0.602     7.573    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_14_n_7
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.872 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_12/O
                         net (fo=3, routed)           0.610     8.482    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_12_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.606 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_4/O
                         net (fo=1, routed)           0.625     9.231    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     9.827 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.827    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/p_0_out[10]
    SLICE_X15Y43         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.501    22.694    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X15Y43         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]/C
                         clock pessimism              0.265    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X15Y43         FDRE (Setup_fdre_C_D)        0.062    22.719    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]
  -------------------------------------------------------------------
                         required time                         22.719    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                 12.892    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 2.672ns (39.387%)  route 4.112ns (60.613%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.676     2.984    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X14Y45         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     3.440 f  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0/Q
                         net (fo=19, routed)          1.643     5.083    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[0][5]__0_n_0
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.152     5.235 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_17/O
                         net (fo=2, routed)           0.632     5.867    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_17_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.332     6.199 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_14/O
                         net (fo=1, routed)           0.000     6.199    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][6]_i_14_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.749 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.749    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][6]_i_3_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.971 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_14/O[0]
                         net (fo=4, routed)           0.602     7.573    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][14]_i_14_n_7
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.872 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_12/O
                         net (fo=3, routed)           0.610     8.482    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_12_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.606 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_4/O
                         net (fo=1, routed)           0.625     9.231    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M[1][10]_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.768 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][10]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.768    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/p_0_out[9]
    SLICE_X15Y43         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.501    22.694    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/s00_axi_aclk
    SLICE_X15Y43         FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][9]/C
                         clock pessimism              0.265    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X15Y43         FDRE (Setup_fdre_C_D)        0.062    22.719    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][9]
  -------------------------------------------------------------------
                         required time                         22.719    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             13.292ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.170ns (20.470%)  route 4.546ns (79.530%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.671     2.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X6Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     3.497 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=20, routed)          1.253     4.750    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.152     4.902 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=18, routed)          1.583     6.485    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.348     6.833 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0/O
                         net (fo=6, routed)           1.067     7.900    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.152     8.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.643     8.695    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_0
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.498    22.690    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X11Y51         FDRE (Setup_fdre_C_R)       -0.631    21.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.987    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 13.292    

Slack (MET) :             13.292ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 1.170ns (20.470%)  route 4.546ns (79.530%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.671     2.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X6Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     3.497 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=20, routed)          1.253     4.750    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.152     4.902 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=18, routed)          1.583     6.485    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.348     6.833 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0/O
                         net (fo=6, routed)           1.067     7.900    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I4_O)        0.152     8.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.643     8.695    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_0
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.498    22.690    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X11Y51         FDRE (Setup_fdre_C_R)       -0.631    21.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.987    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 13.292    

Slack (MET) :             13.329ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 2.236ns (38.973%)  route 3.501ns (61.027%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.718     3.026    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.654 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=2, routed)           1.056     5.710    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I1_O)        0.153     5.863 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.428     6.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.331     6.621 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.986     7.608    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.124     7.732 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          1.032     8.763    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X6Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.496    22.688    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    22.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.092    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 13.329    

Slack (MET) :             13.329ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 2.236ns (38.973%)  route 3.501ns (61.027%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.718     3.026    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.654 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=2, routed)           1.056     5.710    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I1_O)        0.153     5.863 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.428     6.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.331     6.621 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.986     7.608    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X5Y50          LUT2 (Prop_lut2_I1_O)        0.124     7.732 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          1.032     8.763    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X6Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.496    22.688    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X6Y53          FDRE (Setup_fdre_C_R)       -0.524    22.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.092    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 13.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.087%)  route 0.160ns (51.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.160     1.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][23]
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.013     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.585     0.926    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y45          FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.110     1.177    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X4Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.166%)  route 0.183ns (58.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.183     1.234    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.565     0.906    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y42          FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.116     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.630%)  route 0.255ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.255     1.320    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.935%)  route 0.219ns (63.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.219     1.271    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.601%)  route 0.175ns (55.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.585     0.926    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y43          FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.175     1.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X0Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.850     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.585     0.926    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y46          FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.177     1.243    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X0Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.210ns (41.978%)  route 0.290ns (58.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X6Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           0.290     1.362    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[39][0]
    SLICE_X8Y52          LUT4 (Prop_lut4_I1_O)        0.046     1.408 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_i_1/O
                         net (fo=1, routed)           0.000     1.408    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[39]_0
    SLICE_X8Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X8Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.131     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.566     0.907    design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y44          FDRE                                         r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/two_by_two_matrices_multiplier_0/inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.113     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X8Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.059    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y15  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X3Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X3Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X3Y37     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X2Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y49     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK



