#pragma once
#define GLC_TEST 0x0
#define GLC_GLOBAL_RESET 0x4
#define GLC_SOFT_RESET 0x8
#define GLC_STALL 0xc
#define GLC_STREAM_START_PULSE 0x10
#define GLC_PC_START_PULSE 0x14
#define GLC_STRM_F2G_IER 0x18
#define GLC_STRM_G2F_IER 0x1c
#define GLC_PAR_CFG_G2F_IER 0x20
#define GLC_GLOBAL_IER 0x24
#define GLC_STRM_F2G_ISR 0x28
#define GLC_STRM_G2F_ISR 0x2c
#define GLC_PAR_CFG_G2F_ISR 0x30
#define GLC_GLOBAL_ISR 0x34
#define GLC_CGRA_CONFIG 0x38
#define GLC_CGRA_CONFIG_ADDR 0x38
#define GLC_CGRA_CONFIG_WR_DATA 0x3c
#define GLC_CGRA_CONFIG_WRITE 0x40
#define GLC_CGRA_CONFIG_READ 0x44
#define GLC_CGRA_CONFIG_RD_DATA 0x48
#define GLB_TILE0_TILE_CTRL 0x1000
#define GLB_TILE0_LATENCY 0x1004
#define GLB_TILE0_ST_DMA_HEADER_0 0x1008
#define GLB_TILE0_ST_DMA_HEADER_0_VALIDATE 0x1008
#define GLB_TILE0_ST_DMA_HEADER_0_START_ADDR 0x100c
#define GLB_TILE0_ST_DMA_HEADER_0_NUM_WORDS 0x1010
#define GLB_TILE0_ST_DMA_HEADER_1 0x1014
#define GLB_TILE0_ST_DMA_HEADER_1_VALIDATE 0x1014
#define GLB_TILE0_ST_DMA_HEADER_1_START_ADDR 0x1018
#define GLB_TILE0_ST_DMA_HEADER_1_NUM_WORDS 0x101c
#define GLB_TILE0_ST_DMA_HEADER_2 0x1020
#define GLB_TILE0_ST_DMA_HEADER_2_VALIDATE 0x1020
#define GLB_TILE0_ST_DMA_HEADER_2_START_ADDR 0x1024
#define GLB_TILE0_ST_DMA_HEADER_2_NUM_WORDS 0x1028
#define GLB_TILE0_ST_DMA_HEADER_3 0x102c
#define GLB_TILE0_ST_DMA_HEADER_3_VALIDATE 0x102c
#define GLB_TILE0_ST_DMA_HEADER_3_START_ADDR 0x1030
#define GLB_TILE0_ST_DMA_HEADER_3_NUM_WORDS 0x1034
#define GLB_TILE0_LD_DMA_HEADER_0 0x1038
#define GLB_TILE0_LD_DMA_HEADER_0_VALIDATE 0x1038
#define GLB_TILE0_LD_DMA_HEADER_0_START_ADDR 0x103c
#define GLB_TILE0_LD_DMA_HEADER_0_ACTIVE_CTRL 0x1040
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_0_STRIDE 0x1044
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_0_RANGE 0x1048
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_1_STRIDE 0x104c
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_1_RANGE 0x1050
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_2_STRIDE 0x1054
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_2_RANGE 0x1058
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_3_STRIDE 0x105c
#define GLB_TILE0_LD_DMA_HEADER_0_ITER_CTRL_3_RANGE 0x1060

#define GLB_TILE0_LD_DMA_HEADER_1 0x1064
#define GLB_TILE0_LD_DMA_HEADER_1_VALIDATE 0x1064
#define GLB_TILE0_LD_DMA_HEADER_1_START_ADDR 0x1068
#define GLB_TILE0_LD_DMA_HEADER_1_ACTIVE_CTRL 0x106c
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_0_STRIDE 0x1070
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_0_RANGE 0x1074
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_1_STRIDE 0x1078
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_1_RANGE 0x107c
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_2_STRIDE 0x1080
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_2_RANGE 0x1084
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_3_STRIDE 0x1088
#define GLB_TILE0_LD_DMA_HEADER_1_ITER_CTRL_3_RANGE 0x108c

#define GLB_TILE0_LD_DMA_HEADER_2 0x1090
#define GLB_TILE0_LD_DMA_HEADER_2_VALIDATE 0x1090
#define GLB_TILE0_LD_DMA_HEADER_2_START_ADDR 0x1094
#define GLB_TILE0_LD_DMA_HEADER_2_ACTIVE_CTRL 0x1098
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_0_STRIDE 0x109c
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_0_RANGE 0x10a0
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_1_STRIDE 0x10a4
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_1_RANGE 0x10a8
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_2_STRIDE 0x10ac
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_2_RANGE 0x10b0
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_3_STRIDE 0x10b4
#define GLB_TILE0_LD_DMA_HEADER_2_ITER_CTRL_3_RANGE 0x10b8

#define GLB_TILE0_LD_DMA_HEADER_3 0x10bc
#define GLB_TILE0_LD_DMA_HEADER_3_VALIDATE 0x10bc
#define GLB_TILE0_LD_DMA_HEADER_3_START_ADDR 0x10c0
#define GLB_TILE0_LD_DMA_HEADER_3_ACTIVE_CTRL 0x10c4
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_0_STRIDE 0x10c8
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_0_RANGE 0x10cc
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_1_STRIDE 0x10d0
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_1_RANGE 0x10d4
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_2_STRIDE 0x10d8
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_2_RANGE 0x10dc
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_3_STRIDE 0x10e0
#define GLB_TILE0_LD_DMA_HEADER_3_ITER_CTRL_3_RANGE 0x10e4

#define GLB_TILE0_PC_DMA_HEADER 0x10e8
#define GLB_TILE0_PC_DMA_HEADER_START_ADDR 0x10e8
#define GLB_TILE0_PC_DMA_HEADER_NUM_CFG 0x10ec
