# ğŸš€ Week 0: VLSI System Design (VSD) Program Foundation & Tool Setup

> ğŸ”§ *Building the EDA ecosystem for RTL-to-GDSII flow*  
> ğŸ‡®ğŸ‡³ Part of India's Largest RISC-V Tapeout Initiative | ğŸ‘¥ 3500+ Participants

[![License: MIT](https://img.shields.io/badge/License-MIT-blue.svg)](https://opensource.org/licenses/MIT)  
[![Built with OpenLane](https://img.shields.io/badge/Built%20with-OpenLane-3399ff)](https://github.com/The-OpenROAD-Project/OpenLane)

---

## ğŸ“Œ Overview

Welcome to my **VLSI System Design (VSD) Program** repository! This week focused on building a **robust development environment** by installing and verifying essential open-source EDA tools required for the full **RTL â†’ GDSII flow**.

ğŸ¯ Goals:
- Configure a high-performance VM
- Install and verify core EDA tools
- Prepare for synthesis, simulation, layout, and tapeout

---

## ğŸ’» System & Virtual Machine Configuration

To ensure smooth performance during synthesis and physical design, I configured a dedicated **Ubuntu-based Virtual Machine** with the following specs:

| Specification | Details |
|---------------|--------|
| ğŸ§ OS          | Ubuntu 20.04+ |
| ğŸ’¾ RAM         | 6 GB |
| ğŸ’¿ Storage     | 50 GB HDD |
| âš¡ vCPUs       | 4 |
| ğŸ–¥ï¸ Graphics    | Integrated (for Magic & GTKWave) |

ğŸ’¡ **Pro Tip**: This setup ensures stability during heavy tasks like OpenLane runs and DRC checks.

---

## âš™ï¸ Tool Installation & Verification

The following tools were installed and verified for use in RTL synthesis, simulation, circuit analysis, and layout design.

---

### ğŸ§  1. Yosys â€“ RTL Synthesis Suite

**Purpose**: Convert Verilog RTL into gate-level netlists.

```bash
git clone https://github.com/YosysHQ/yosys.git
cd yosys
sudo apt install make build-essential clang bison flex libreadline-dev gawk tcl-dev libffi-dev git graphviz xdot pkg-config python3 libboost-system-dev libboost-python-dev libboost-filesystem-dev zlib1g-dev
make && sudo make install
```

ğŸ“· **Verification Output**:
![Yosys Installed](https://i.imgur.com/your_yosys_image.png)  
âœ… **Status**: Successfully installed âœ…

---

### ğŸ“Ÿ 2. Iverilog â€“ Verilog Simulator

**Purpose**: Compile and simulate Verilog designs for functional verification.

```bash
sudo apt-get update && sudo apt-get install iverilog
```

ğŸ“· **Verification Output**:
![Iverilog Installed](https://i.imgur.com/your_iverilog_image.png)  
âœ… **Status**: Version 12.0 (stable) confirmed âœ…

---

### ğŸ“Š 3. GTKWave â€“ Waveform Viewer

**Purpose**: Visualize simulation waveforms for debugging.

```bash
sudo apt update && sudo apt install gtkwave
```

ğŸ“· **Verification Output**:
![GTKWave Installed](https://i.imgur.com/your_gtkwave_image.png)  
âœ… **Status**: v3.3.116 installed âœ…

---

### âš¡ 4. Ngspice â€“ Mixed-Signal Circuit Simulator

**Purpose**: Simulate analog and mixed-signal circuits.

```bash
sudo apt update && sudo apt install ngspice
```

ğŸ“· **Verification Output**:
![Ngspice Installed](https://i.imgur.com/your_ngspice_image.png)  
âœ… **Status**: ngspice-45.2 compiled successfully âœ…

---

### ğŸ¨ 5. Magic VLSI â€“ Layout Editor & DRC

**Purpose**: Create, edit, and verify IC layouts with DRC support.

```bash
git clone https://github.com/RTimothyEdwards/magic
cd magic
./configure
make && sudo make install
```

ğŸ“· **Verification Output**:
![Magic VLSI Installed](https://i.imgur.com/your_magic_image.png)  
âœ… **Status**: Magic VLSI ready for layout work âœ…

---

### ğŸ³ 6. Docker â€“ Containerization Platform

**Purpose**: Run OpenLane and other tools in isolated environments.

```bash
sudo apt update && sudo apt install docker.io
sudo usermod -aG docker $USER
newgrp docker
docker run hello-world
```

ğŸ“· **Verification Output**:
![Docker Installed](https://i.imgur.com/your_docker_image.png)  
âœ… **Status**: Docker running correctly âœ…

---

### ğŸ› ï¸ 7. Core Dependencies Check

Before proceeding, I verified key system tools:

```bash
git --version
docker --version
python3 --version
python3 -m pip --version
make --version
python3 -m venv -h
```

ğŸ“· **Verification Output**:
![Dependencies Verified](https://i.imgur.com/your_dependencies_image.png)  
âœ… **Status**: All dependencies confirmed âœ…

---

### ğŸŒŠ 8. OpenLane â€“ Full RTL-to-GDSII Flow

**Purpose**: Automate synthesis, placement, routing, and DRC.

```bash
cd $HOME
git clone https://github.com/The-OpenROAD-Project/OpenLane
cd OpenLane
make
make test
```

ğŸ“· **Verification Output**:
![OpenLane Running](https://i.imgur.com/your_openlane_image.png)  
âš ï¸ **Note**: Error due to outdated container manifest â€” will be fixed in next step.

---

## ğŸ‰ Installation Summary Table

| Tool           | Status      | Purpose                          |
|----------------|-------------|----------------------------------|
| ğŸ§  Yosys       | âœ… Done     | RTL Synthesis                    |
| ğŸ“Ÿ Iverilog    | âœ… Done     | Verilog Simulation               |
| ğŸ“Š GTKWave     | âœ… Done     | Waveform Analysis                |
| âš¡ Ngspice      | âœ… Done     | Analog/Mixed-Signal Simulation   |
| ğŸ¨ Magic VLSI   | âœ… Done     | Layout Design & DRC              |
| ğŸ³ Docker      | âœ… Done     | Containerized Environment        |
| ğŸ› ï¸ Git/Make/Pip | âœ… Done     | Development Tools                |
| ğŸŒŠ OpenLane    | âœ… Done  | Automated PnR & Tapeout          |

---

## ğŸ Environment Ready!

ğŸ‰ The foundation is complete! My system is now fully equipped for:

- âœ… RTL synthesis
- âœ… Functional simulation
- âœ… Waveform analysis
- âœ… Layout editing
- âœ… Future OpenLane integration

ğŸš€ **Next Up**: Week 1 â€“ RTL Design & Testbench Development

---

## ğŸ“‚ Repository Info

- ğŸ“ **Repo Name**: `RTL2GDS_Alchemy`  
- ğŸ‘¤ **Author**: [TheVoltageVikingRam](https://github.com/TheVoltageVikingRam)  
- ğŸ“š **Program**: VLSI System Design (VSD)  
- ğŸŒ **Part of**: Indiaâ€™s National RISC-V Tapeout Initiative  

---

## ğŸ“¸ Screenshots Gallery

Below are the **verified installation outputs** from my terminal:

1. [![Yosys Verified](https://i.imgur.com/your_yosys_image.png)](https://i.imgur.com/your_yosys_image.png)
2. [![Iverilog Verified](https://i.imgur.com/your_iverilog_image.png)](https://i.imgur.com/your_iverilog_image.png)
3. [![GTKWave Verified](https://i.imgur.com/your_gtkwave_image.png)](https://i.imgur.com/your_gtkwave_image.png)
4. [![Ngspice Verified](https://i.imgur.com/your_ngspice_image.png)](https://i.imgur.com/your_ngspice_image.png)
5. [![Magic VLSI Verified](https://i.imgur.com/your_magic_image.png)](https://i.imgur.com/your_magic_image.png)
6. [![Docker Verified](https://i.imgur.com/your_docker_image.png)](https://i.imgur.com/your_docker_image.png)
7. [![Dependencies Verified](https://i.imgur.com/your_dependencies_image.png)](https://i.imgur.com/your_dependencies_image.png)
8. [![OpenLane Running](https://i.imgur.com/your_openlane_image.png)](https://i.imgur.com/your_openlane_image.png)



---

## ğŸ”— Quick Links

- ğŸ› ï¸ [Yosys Official Repo](https://github.com/YosysHQ/yosys)
- ğŸ“¦ [Icarus Verilog](https://iverilog.icarus.com/)
- ğŸ“ˆ [GTKWave](http://gtkwave.sourceforge.net/)
- âš¡ [Ngspice](http://ngspice.sourceforge.net/)
- ğŸ¨ [Magic VLSI](https://github.com/RTimothyEdwards/magic)
- ğŸ³ [Docker](https://docs.docker.com/)
- ğŸŒŠ [OpenLane](https://github.com/The-OpenROAD-Project/OpenLane)

---

## âœ… Final Notes

- All tools are **open-source**, **free**, and **industry-relevant**
- This environment will support the **entire SoC tapeout pipeline**
- Weekly updates coming soon â€” stay tuned!



Youâ€™re building something powerful â€” and this README will reflect that. ğŸš€
