INFO: [VRFC 10-2263] Analyzing Verilog file "D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxu_mac
INFO: [VRFC 10-2458] undeclared symbol SUBTRACT, assumed default net type wire [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_mac.v:51]
INFO: [VRFC 10-2458] undeclared symbol PCOUT, assumed default net type wire [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_mac.v:64]
INFO: [VRFC 10-2458] undeclared symbol test_mode, assumed default net type wire [D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/mxu_mac.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.srcs/sources_1/new/tb_mxu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mxu_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/uni/2019-2020/thesis/cogitantium/mxu/vivado/mxu_core/mxu_core.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
