Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 16:20:25 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_UART_WATCH_timing_summary_routed.rpt -pb TOP_UART_WATCH_timing_summary_routed.pb -rpx TOP_UART_WATCH_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART_WATCH
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_Stopwatch_BD/U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Watch/U_Stopwatch_BD/U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Watch/U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.531        0.000                      0                  482        0.049        0.000                      0                  482        3.750        0.000                       0                   244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.531        0.000                      0                  482        0.049        0.000                      0                  482        3.750        0.000                       0                   244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 U_UART/U_UART/U_Rx/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.271ns (28.465%)  route 3.194ns (71.535%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.634     5.155    U_UART/U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X64Y37         FDCE                                         r  U_UART/U_UART/U_Rx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.518     5.673 f  U_UART/U_UART/U_Rx/data_reg[0]/Q
                         net (fo=6, routed)           1.246     6.919    U_UART/U_UART/U_Rx/Q[0]
    SLICE_X63Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.043 f  U_UART/U_UART/U_Rx/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.659     7.702    U_UART/U_UART/U_Rx/FSM_onehot_state[2]_i_8_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  U_UART/U_UART/U_Rx/FSM_onehot_state[2]_i_4/O
                         net (fo=3, routed)           0.834     8.660    U_Watch/U_Stopwatch_BD/U_BTN_Debounce_RUN_STOP/FSM_onehot_state_reg[1]_0
    SLICE_X60Y31         LUT4 (Prop_lut4_I3_O)        0.150     8.810 r  U_Watch/U_Stopwatch_BD/U_BTN_Debounce_RUN_STOP/FSM_onehot_state[1]_i_2/O
                         net (fo=1, routed)           0.455     9.265    U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I2_O)        0.355     9.620 r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.620    U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[1]_i_1_n_0
    SLICE_X60Y31         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    U_Watch/U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X60Y31         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y31         FDCE (Setup_fdce_C_D)        0.077    15.151    U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 U_UART/U_UART/U_Rx/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.014ns (22.870%)  route 3.420ns (77.130%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.634     5.155    U_UART/U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X64Y37         FDCE                                         r  U_UART/U_UART/U_Rx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.518     5.673 f  U_UART/U_UART/U_Rx/data_reg[0]/Q
                         net (fo=6, routed)           1.246     6.919    U_UART/U_UART/U_Rx/Q[0]
    SLICE_X63Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.043 f  U_UART/U_UART/U_Rx/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.659     7.702    U_UART/U_UART/U_Rx/FSM_onehot_state[2]_i_8_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  U_UART/U_UART/U_Rx/FSM_onehot_state[2]_i_4/O
                         net (fo=3, routed)           0.834     8.660    U_UART/U_UART/U_Rx/state_reg
    SLICE_X60Y31         LUT5 (Prop_lut5_I1_O)        0.124     8.784 r  U_UART/U_UART/U_Rx/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.681     9.465    U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I2_O)        0.124     9.589 r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.589    U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state[0]_i_1_n_0
    SLICE_X60Y31         FDPE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    U_Watch/U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X60Y31         FDPE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y31         FDPE (Setup_fdpe_C_D)        0.081    15.155    U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 U_UART/U_UART/U_btn_Debounce/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART/U_Rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.090ns (26.852%)  route 2.969ns (73.148%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.632     5.153    U_UART/U_UART/U_btn_Debounce/clk_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  U_UART/U_UART/U_btn_Debounce/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  U_UART/U_UART/U_btn_Debounce/tick_reg_reg/Q
                         net (fo=13, routed)          1.023     6.632    U_UART/U_UART/U_Rx/tick_0
    SLICE_X62Y36         LUT4 (Prop_lut4_I1_O)        0.154     6.786 r  U_UART/U_UART/U_Rx/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.674     7.460    U_UART/U_UART/U_Rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I1_O)        0.327     7.787 r  U_UART/U_UART/U_Rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.655     8.442    U_UART/U_UART/U_Rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X62Y37         LUT5 (Prop_lut5_I0_O)        0.153     8.595 r  U_UART/U_UART/U_Rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.617     9.213    U_UART/U_UART/U_Rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X62Y37         FDCE                                         r  U_UART/U_UART/U_Rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.515    14.856    U_UART/U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  U_UART/U_UART/U_Rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y37         FDCE (Setup_fdce_C_D)       -0.284    14.797    U_UART/U_UART/U_Rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.792ns (21.082%)  route 2.965ns (78.918%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    U_Watch/U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X60Y31         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=25, routed)          1.514     7.179    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[1]_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.303 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.951     8.255    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y30         LUT3 (Prop_lut3_I0_O)        0.150     8.405 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__3/O
                         net (fo=6, routed)           0.500     8.904    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/E[0]
    SLICE_X64Y30         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X64Y30         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y30         FDCE (Setup_fdce_C_CE)      -0.371    14.703    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.792ns (21.082%)  route 2.965ns (78.918%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    U_Watch/U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X60Y31         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=25, routed)          1.514     7.179    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[1]_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.303 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.951     8.255    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y30         LUT3 (Prop_lut3_I0_O)        0.150     8.405 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__3/O
                         net (fo=6, routed)           0.500     8.904    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/E[0]
    SLICE_X64Y30         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X64Y30         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y30         FDCE (Setup_fdce_C_CE)      -0.371    14.703    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.792ns (21.082%)  route 2.965ns (78.918%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    U_Watch/U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X60Y31         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=25, routed)          1.514     7.179    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[1]_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.303 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.951     8.255    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y30         LUT3 (Prop_lut3_I0_O)        0.150     8.405 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__3/O
                         net (fo=6, routed)           0.500     8.904    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/E[0]
    SLICE_X64Y30         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X64Y30         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y30         FDCE (Setup_fdce_C_CE)      -0.371    14.703    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.792ns (21.909%)  route 2.823ns (78.091%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    U_Watch/U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X60Y31         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=25, routed)          1.514     7.179    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[1]_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.303 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.951     8.255    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y30         LUT3 (Prop_lut3_I0_O)        0.150     8.405 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__3/O
                         net (fo=6, routed)           0.358     8.762    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/E[0]
    SLICE_X64Y29         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X64Y29         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDCE (Setup_fdce_C_CE)      -0.371    14.703    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.792ns (21.909%)  route 2.823ns (78.091%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    U_Watch/U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X60Y31         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=25, routed)          1.514     7.179    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[1]_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.303 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.951     8.255    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y30         LUT3 (Prop_lut3_I0_O)        0.150     8.405 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__3/O
                         net (fo=6, routed)           0.358     8.762    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/E[0]
    SLICE_X64Y29         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X64Y29         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDCE (Setup_fdce_C_CE)      -0.371    14.703    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.792ns (21.909%)  route 2.823ns (78.091%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.626     5.147    U_Watch/U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X60Y31         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=25, routed)          1.514     7.179    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg_reg[1]_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.303 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.951     8.255    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y30         LUT3 (Prop_lut3_I0_O)        0.150     8.405 r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/counter_reg[5]_i_1__3/O
                         net (fo=6, routed)           0.358     8.762    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/E[0]
    SLICE_X64Y29         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/CLK
    SLICE_X64Y29         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y29         FDCE (Setup_fdce_C_CE)      -0.371    14.703    U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Hour0/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 U_UART/U_UART/U_Rx/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.014ns (25.064%)  route 3.032ns (74.936%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.634     5.155    U_UART/U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X64Y37         FDCE                                         r  U_UART/U_UART/U_Rx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.518     5.673 r  U_UART/U_UART/U_Rx/data_reg[0]/Q
                         net (fo=6, routed)           1.246     6.919    U_UART/U_UART/U_Rx/Q[0]
    SLICE_X63Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.043 r  U_UART/U_UART/U_Rx/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.659     7.702    U_UART/U_UART/U_Rx/FSM_onehot_state[2]_i_8_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.826 f  U_UART/U_UART/U_Rx/FSM_onehot_state[2]_i_4/O
                         net (fo=3, routed)           0.834     8.660    U_UART/U_UART/U_Rx/state_reg
    SLICE_X60Y31         LUT5 (Prop_lut5_I1_O)        0.124     8.784 f  U_UART/U_UART/U_Rx/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.293     9.077    U_UART/U_UART/U_Rx/edge_detect_reg
    SLICE_X60Y31         LUT4 (Prop_lut4_I0_O)        0.124     9.201 r  U_UART/U_UART/U_Rx/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.201    U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]_4
    SLICE_X60Y31         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    U_Watch/U_Stopwatch/U_Stopwatch_CU/CLK
    SLICE_X60Y31         FDCE                                         r  U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y31         FDCE (Setup_fdce_C_D)        0.079    15.153    U_Watch/U_Stopwatch/U_Stopwatch_CU/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_UART/U_UART/U_Rx/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.591     1.474    U_UART/U_UART/U_Rx/clk_IBUF_BUFG
    SLICE_X65Y35         FDCE                                         r  U_UART/U_UART/U_Rx/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_UART/U_UART/U_Rx/data_reg[6]/Q
                         net (fo=5, routed)           0.068     1.683    U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/DIA0
    SLICE_X64Y35         RAMD32                                       r  U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.861     1.988    U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y35         RAMD32                                       r  U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X64Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.634    U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.093%)  route 0.261ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.590     1.473    U_UART/U_Tx_Mem/U_CU/clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.261     1.875    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y32         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.858     1.985    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y32         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.093%)  route 0.261ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.590     1.473    U_UART/U_Tx_Mem/U_CU/clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.261     1.875    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y32         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.858     1.985    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y32         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.093%)  route 0.261ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.590     1.473    U_UART/U_Tx_Mem/U_CU/clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.261     1.875    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y32         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.858     1.985    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y32         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.093%)  route 0.261ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.590     1.473    U_UART/U_Tx_Mem/U_CU/clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.261     1.875    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y32         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.858     1.985    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y32         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.093%)  route 0.261ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.590     1.473    U_UART/U_Tx_Mem/U_CU/clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.261     1.875    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y32         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.858     1.985    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y32         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.093%)  route 0.261ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.590     1.473    U_UART/U_Tx_Mem/U_CU/clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.261     1.875    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y32         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.858     1.985    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y32         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.796    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.093%)  route 0.261ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.590     1.473    U_UART/U_Tx_Mem/U_CU/clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.261     1.875    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y32         RAMS32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.858     1.985    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y32         RAMS32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y32         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.796    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.093%)  route 0.261ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.590     1.473    U_UART/U_Tx_Mem/U_CU/clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.261     1.875    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/ADDRD0
    SLICE_X64Y32         RAMS32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.858     1.985    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/WCLK
    SLICE_X64Y32         RAMS32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y32         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.796    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.055%)  route 0.240ns (62.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.590     1.473    U_UART/U_Tx_Mem/U_CU/clk_IBUF_BUFG
    SLICE_X65Y33         FDCE                                         r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART/U_Tx_Mem/U_CU/wptr_reg_reg[2]/Q
                         net (fo=21, routed)          0.240     1.854    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/ADDRD2
    SLICE_X64Y33         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.859     1.986    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/WCLK
    SLICE_X64Y33         RAMD32                                       r  U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X64Y33         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.740    U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X62Y34   U_UART/U_Rx_Mem/U_CU/empty_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y34   U_UART/U_Rx_Mem/U_CU/full_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y34   U_UART/U_Rx_Mem/U_CU/rptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y34   U_UART/U_Rx_Mem/U_CU/rptr_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y34   U_UART/U_Rx_Mem/U_CU/rptr_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y34   U_UART/U_Rx_Mem/U_CU/rptr_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X61Y37   U_UART/U_UART/U_Rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y37   U_UART/U_UART/U_Rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y37   U_UART/U_UART/U_Rx/tick_count_reg[4]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y35   U_UART/U_Rx_Mem/U_reg1/ram_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y33   U_UART/U_Tx_Mem/U_reg1/ram_reg_0_15_0_5/RAMD/CLK



