
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21112
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:151]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:152]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1102.875 ; gain = 22.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter CHANNELS bound to: 1 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
	Parameter AXI4LITE_CHANNELS bound to: 1 - type: integer 
	Parameter AXIS_CHANNELS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/.Xil/Vivado-18340-DESKTOP-D9F9TPQ/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (1#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/.Xil/Vivado-18340-DESKTOP-D9F9TPQ/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:371]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:371]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:371]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:371]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:371]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 59 given [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:371]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/.Xil/Vivado-18340-DESKTOP-D9F9TPQ/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (2#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/.Xil/Vivado-18340-DESKTOP-D9F9TPQ/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:431]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:431]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:431]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:431]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:431]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:431]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:431]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:431]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 110 connections declared, but only 102 given [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:431]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/.Xil/Vivado-18340-DESKTOP-D9F9TPQ/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (3#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/.Xil/Vivado-18340-DESKTOP-D9F9TPQ/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:534]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:534]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:534]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:534]
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/.Xil/Vivado-18340-DESKTOP-D9F9TPQ/realtime/design_1_smartconnect_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_0' (4#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/.Xil/Vivado-18340-DESKTOP-D9F9TPQ/realtime/design_1_smartconnect_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:542]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:542]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:542]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'design_1_smartconnect_0_0' has 92 connections declared, but only 89 given [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:542]
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_1' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/.Xil/Vivado-18340-DESKTOP-D9F9TPQ/realtime/design_1_smartconnect_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_0_1' (5#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/.Xil/Vivado-18340-DESKTOP-D9F9TPQ/realtime/design_1_smartconnect_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (6#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (7#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-689] width (10) of port connection 'M01_AXI_0_araddr' does not match port width (32) of module 'design_1_wrapper' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:44]
WARNING: [Synth 8-689] width (10) of port connection 'M01_AXI_0_awaddr' does not match port width (32) of module 'design_1_wrapper' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:48]
WARNING: [Synth 8-7071] port 'DDR_addr' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_ba' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_cas_n' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_ck_n' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_ck_p' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_cke' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_cs_n' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_dm' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_dq' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_dqs_n' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_dqs_p' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_odt' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_ras_n' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_reset_n' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'DDR_we_n' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrn' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrp' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'FIXED_IO_mio' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_clk' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_porb' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_srstb' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arburst' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arcache' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arlen' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arlock' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arprot' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arqos' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_arsize' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awburst' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awcache' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awlen' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awlock' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awprot' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awqos' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_awsize' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_bresp' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_rlast' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_rresp' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_wlast' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7071] port 'M01_AXI_0_wstrb' of module 'design_1_wrapper' is unconnected for instance 'nolabel_line43' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
WARNING: [Synth 8-7023] instance 'nolabel_line43' of module 'design_1_wrapper' has 64 connections declared, but only 24 given [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:43]
INFO: [Synth 8-6157] synthesizing module 'conv_wrap' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Wrappers/conv_wrap.v:4]
	Parameter DATA_TYPE bound to: INTEGER - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter CHANNELS bound to: 1 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
	Parameter K_SQUARED bound to: 9 - type: integer 
	Parameter AXI_BUS_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrixAccelerator' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/matrixAccelerator.v:9]
	Parameter DATA_TYPE bound to: INTEGER - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter REST_ADDR bound to: 81 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter AXI_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiplyComputePynq' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Multiplier/multiplyComputePynq.v:10]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplyComputePynq' (8#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Multiplier/multiplyComputePynq.v:10]
INFO: [Synth 8-6157] synthesizing module 'param_int_adder' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Adder/param_int_adder.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_INPUTS bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'param_int_adder' (9#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Adder/param_int_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'ReLU' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Non_Linear/ReLU.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReLU' (10#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Non_Linear/ReLU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccelerator' (11#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/matrixAccelerator.v:9]
INFO: [Synth 8-6157] synthesizing module 'Convolution_Controller' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:7]
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter CHANNELS bound to: 1 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
	Parameter K_SQUARED bound to: 9 - type: integer 
	Parameter FILTER_BASE bound to: 24 - type: integer 
	Parameter FINAL_CHANNEL bound to: 1 - type: integer 
	Parameter DATA_BASE bound to: 60 - type: integer 
	Parameter CTRL_REG_SIZE bound to: 96 - type: integer 
	Parameter CTRL_REG_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter STATE_MAC_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter AXI_BUS_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_coupler' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/BRAM/bram_coupler.v:1]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter ROWS bound to: 3 - type: integer 
	Parameter MAX_ROW_WIDTH bound to: 1024 - type: integer 
	Parameter MUXS_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_wrapper' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/BRAM/bram_wrapper.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_wrapper' (12#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/BRAM/bram_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bram_coupler' (13#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/BRAM/bram_coupler.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'r_add' does not match port width (10) of module 'bram_coupler' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:140]
INFO: [Synth 8-6155] done synthesizing module 'Convolution_Controller' (14#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/AXI_Convolution_Controller.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv_wrap' (15#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/conv/Wrappers/conv_wrap.v:4]
WARNING: [Synth 8-7071] port 'axi_clk' of module 'conv_wrap' is unconnected for instance 'conv_layer' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:86]
WARNING: [Synth 8-7071] port 'axi_reset_n' of module 'conv_wrap' is unconnected for instance 'conv_layer' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:86]
WARNING: [Synth 8-7071] port 's_axi_rlast' of module 'conv_wrap' is unconnected for instance 'conv_layer' [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:86]
WARNING: [Synth 8-7023] instance 'conv_layer' of module 'conv_wrap' has 27 connections declared, but only 24 given [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:86]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/new/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1187.672 ; gain = 107.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1187.672 ; gain = 107.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1187.672 ; gain = 107.316
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1187.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'nolabel_line43/design_1_i/processing_system7_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc:2]
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'nolabel_line43/design_1_i/processing_system7_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'nolabel_line43/design_1_i/axi_dma_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'nolabel_line43/design_1_i/axi_dma_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'nolabel_line43/design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'nolabel_line43/design_1_i/rst_ps7_0_100M'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'nolabel_line43/design_1_i/smartconnect_0'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'nolabel_line43/design_1_i/smartconnect_0'
Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/design_1_smartconnect_0_1/design_1_smartconnect_0_1_in_context.xdc] for cell 'nolabel_line43/design_1_i/smartconnect_1'
Finished Parsing XDC File [c:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/design_1_smartconnect_0_1/design_1_smartconnect_0_1_in_context.xdc] for cell 'nolabel_line43/design_1_i/smartconnect_1'
Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1328.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.446 . Memory (MB): peak = 1328.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1328.438 ; gain = 248.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1328.438 ; gain = 248.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nolabel_line43/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line43/design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line43/design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line43/design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line43/design_1_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line43/design_1_i/smartconnect_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1328.438 ; gain = 248.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1328.438 ; gain = 248.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   9 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 122   
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Multipliers : 
	              32x32  Multipliers := 9     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 3     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 877   
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   2 Input    2 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 62    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[1].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[2].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[3].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[4].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[5].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[6].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[7].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[8].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product_reg.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0.
DSP Report: Generating DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product_reg is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product_reg.
DSP Report: operator conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product0 is absorbed into DSP conv_layer/genblk1[0].MA/genblk1[0].inputMulti/product_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1457.434 ; gain = 377.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                          | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\conv_layer/conv_controller /\genblk1[0].br_coupler  | genblk1[0].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\conv_layer/conv_controller /\genblk1[0].br_coupler  | genblk1[1].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\conv_layer/conv_controller /\genblk1[0].br_coupler  | genblk1[2].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-----------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1457.434 ; gain = 377.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1457.434 ; gain = 377.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                          | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\conv_layer/conv_controller /\genblk1[0].br_coupler  | genblk1[0].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\conv_layer/conv_controller /\genblk1[0].br_coupler  | genblk1[1].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\conv_layer/conv_controller /\genblk1[0].br_coupler  | genblk1[2].BRAM/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-----------------------------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1457.434 ; gain = 377.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin nolabel_line43/design_1_i:M01_AXI_0_bresp[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line43/design_1_i:M01_AXI_0_bresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line43/design_1_i:M01_AXI_0_rlast to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line43/design_1_i:M01_AXI_0_rresp[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin nolabel_line43/design_1_i:M01_AXI_0_rresp[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1457.434 ; gain = 377.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1457.434 ; gain = 377.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1457.434 ; gain = 377.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1457.434 ; gain = 377.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1457.434 ; gain = 377.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1457.434 ; gain = 377.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_axi_dma_0_0            |         1|
|2     |design_1_processing_system7_0_0 |         1|
|3     |design_1_rst_ps7_0_100M_0       |         1|
|4     |design_1_smartconnect_0_0       |         1|
|5     |design_1_smartconnect_0_1       |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_axi_dma_0            |     1|
|2     |design_1_processing_system7_0 |     1|
|3     |design_1_rst_ps7_0_100M       |     1|
|4     |design_1_smartconnect_0       |     2|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1457.434 ; gain = 377.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1457.434 ; gain = 236.312
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1457.434 ; gain = 377.078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1457.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1457.434 ; gain = 377.078
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/conv_layer/conv_layer.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 17 16:01:02 2021...
