// Seed: 1360208969
macromodule module_0 (
    input  tri1 id_0,
    input  wire id_1,
    output wire id_2,
    input  tri  id_3,
    input  tri1 id_4,
    output tri  id_5,
    input  wire id_6
);
  parameter id_8 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    input  tri1 id_2,
    output tri0 id_3,
    input  tri  id_4,
    input  wire id_5,
    output wand id_6,
    output tri1 id_7,
    output tri1 id_8
    , id_11,
    output tri  id_9
);
  assign id_9 = 1;
  nor primCall (id_3, id_12, id_2, id_11, id_0, id_1);
  logic id_12 = -1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_5,
      id_1,
      id_7,
      id_5
  );
  wire id_13;
endmodule
