// Seed: 1381015125
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri0 id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd44
) (
    output supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    output wor id_5,
    output tri1 id_6,
    output uwire id_7,
    output wor id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire _id_11,
    input wor id_12,
    input tri1 id_13
);
  wire [-1 : id_11] id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
endmodule
