

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Fri Dec  6 10:13:45 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.526 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    46159|    46159| 0.462 ms | 0.462 ms |  46159|  46159|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LINEAR_FORWARD_NO_MUL_LOOP_2_LINEAR_FORWARD_NO_MUL_LOOP_3  |    46157|    46157|        83|          5|          1|  9216|    yes   |
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 83


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 1
  Pipeline-0 : II = 5, D = 83, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 85 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 2 
85 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%w_scale_V_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %w_scale_V)" [./layer.h:112]   --->   Operation 86 'read' 'w_scale_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%scales_0_V_read_1 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %scales_0_V_read)" [./layer.h:112]   --->   Operation 87 'read' 'scales_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i22 %w_scale_V_read to i61" [./layer.h:119]   --->   Operation 88 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1836)" [./layer.h:119]   --->   Operation 89 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i40 %scales_0_V_read_1 to i61" [./layer.h:134]   --->   Operation 90 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (8.51ns)   --->   "%mul_ln1148 = mul i61 %zext_ln119, %sext_ln1148" [./layer.h:134]   --->   Operation 91 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i61 %mul_ln1148 to i72" [./layer.h:120]   --->   Operation 92 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:120]   --->   Operation 93 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln120_1, %ifFalse ]" [./layer.h:120]   --->   Operation 94 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%j_0_0 = phi i11 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %select_ln124_1, %ifFalse ]" [./layer.h:124]   --->   Operation 95 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%ko_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln121, %ifFalse ]" [./layer.h:121]   --->   Operation 96 'phi' 'ko_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.20ns)   --->   "%icmp_ln120 = icmp eq i14 %indvar_flatten, -7168" [./layer.h:120]   --->   Operation 97 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.81ns)   --->   "%add_ln120_1 = add i14 %indvar_flatten, 1" [./layer.h:120]   --->   Operation 98 'add' 'add_ln120_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %LINEAR_FORWARD_NO_MUL_LOOP_1_end, label %LINEAR_FORWARD_NO_MUL_LOOP_3" [./layer.h:120]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.63ns)   --->   "%add_ln120 = add i11 1, %j_0_0" [./layer.h:120]   --->   Operation 100 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.13ns)   --->   "%icmp_ln121 = icmp eq i3 %ko_0_0, -2" [./layer.h:121]   --->   Operation 101 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.98ns)   --->   "%select_ln124 = select i1 %icmp_ln121, i3 0, i3 %ko_0_0" [./layer.h:124]   --->   Operation 102 'select' 'select_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i3 %select_ln124 to i64" [./layer.h:124]   --->   Operation 103 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%input_0_0_0_V_add = getelementptr [6 x i8]* %input_0_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 104 'getelementptr' 'input_0_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (2.32ns)   --->   "%input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 105 'load' 'input_0_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%input_0_1_0_V_add = getelementptr [6 x i8]* %input_0_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 106 'getelementptr' 'input_0_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (2.32ns)   --->   "%input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 107 'load' 'input_0_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%input_0_2_0_V_add = getelementptr [6 x i8]* %input_0_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 108 'getelementptr' 'input_0_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.32ns)   --->   "%input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 109 'load' 'input_0_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%input_0_3_0_V_add = getelementptr [6 x i8]* %input_0_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 110 'getelementptr' 'input_0_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (2.32ns)   --->   "%input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 111 'load' 'input_0_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%input_1_0_0_V_add = getelementptr [6 x i8]* %input_1_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 112 'getelementptr' 'input_1_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (2.32ns)   --->   "%input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 113 'load' 'input_1_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%input_1_1_0_V_add = getelementptr [6 x i8]* %input_1_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 114 'getelementptr' 'input_1_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (2.32ns)   --->   "%input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 115 'load' 'input_1_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%input_1_2_0_V_add = getelementptr [6 x i8]* %input_1_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 116 'getelementptr' 'input_1_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (2.32ns)   --->   "%input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 117 'load' 'input_1_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%input_1_3_0_V_add = getelementptr [6 x i8]* %input_1_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 118 'getelementptr' 'input_1_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (2.32ns)   --->   "%input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 119 'load' 'input_1_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%input_2_0_0_V_add = getelementptr [6 x i8]* %input_2_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 120 'getelementptr' 'input_2_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (2.32ns)   --->   "%input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 121 'load' 'input_2_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%input_2_1_0_V_add = getelementptr [6 x i8]* %input_2_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 122 'getelementptr' 'input_2_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (2.32ns)   --->   "%input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 123 'load' 'input_2_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%input_2_2_0_V_add = getelementptr [6 x i8]* %input_2_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 124 'getelementptr' 'input_2_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (2.32ns)   --->   "%input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 125 'load' 'input_2_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%input_2_3_0_V_add = getelementptr [6 x i8]* %input_2_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 126 'getelementptr' 'input_2_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (2.32ns)   --->   "%input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 127 'load' 'input_2_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%input_3_0_0_V_add = getelementptr [6 x i8]* %input_3_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 128 'getelementptr' 'input_3_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (2.32ns)   --->   "%input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 129 'load' 'input_3_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%input_3_1_0_V_add = getelementptr [6 x i8]* %input_3_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 130 'getelementptr' 'input_3_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (2.32ns)   --->   "%input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 131 'load' 'input_3_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%input_3_2_0_V_add = getelementptr [6 x i8]* %input_3_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 132 'getelementptr' 'input_3_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (2.32ns)   --->   "%input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 133 'load' 'input_3_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%input_3_3_0_V_add = getelementptr [6 x i8]* %input_3_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 134 'getelementptr' 'input_3_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 135 [2/2] (2.32ns)   --->   "%input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 135 'load' 'input_3_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%input_4_0_0_V_add = getelementptr [6 x i8]* %input_4_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 136 'getelementptr' 'input_4_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 137 [2/2] (2.32ns)   --->   "%input_4_0_0_V_loa = load i8* %input_4_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 137 'load' 'input_4_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%input_4_1_0_V_add = getelementptr [6 x i8]* %input_4_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 138 'getelementptr' 'input_4_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (2.32ns)   --->   "%input_4_1_0_V_loa = load i8* %input_4_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 139 'load' 'input_4_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%input_4_2_0_V_add = getelementptr [6 x i8]* %input_4_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 140 'getelementptr' 'input_4_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (2.32ns)   --->   "%input_4_2_0_V_loa = load i8* %input_4_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 141 'load' 'input_4_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%input_4_3_0_V_add = getelementptr [6 x i8]* %input_4_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 142 'getelementptr' 'input_4_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 143 [2/2] (2.32ns)   --->   "%input_4_3_0_V_loa = load i8* %input_4_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 143 'load' 'input_4_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%input_5_0_0_V_add = getelementptr [6 x i8]* %input_5_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 144 'getelementptr' 'input_5_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (2.32ns)   --->   "%input_5_0_0_V_loa = load i8* %input_5_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 145 'load' 'input_5_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%input_5_1_0_V_add = getelementptr [6 x i8]* %input_5_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 146 'getelementptr' 'input_5_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (2.32ns)   --->   "%input_5_1_0_V_loa = load i8* %input_5_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 147 'load' 'input_5_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%input_5_2_0_V_add = getelementptr [6 x i8]* %input_5_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 148 'getelementptr' 'input_5_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 149 [2/2] (2.32ns)   --->   "%input_5_2_0_V_loa = load i8* %input_5_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 149 'load' 'input_5_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%input_5_3_0_V_add = getelementptr [6 x i8]* %input_5_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 150 'getelementptr' 'input_5_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (2.32ns)   --->   "%input_5_3_0_V_loa = load i8* %input_5_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 151 'load' 'input_5_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%input_6_0_0_V_add = getelementptr [6 x i8]* %input_6_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 152 'getelementptr' 'input_6_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (2.32ns)   --->   "%input_6_0_0_V_loa = load i8* %input_6_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 153 'load' 'input_6_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%input_6_1_0_V_add = getelementptr [6 x i8]* %input_6_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 154 'getelementptr' 'input_6_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 155 [2/2] (2.32ns)   --->   "%input_6_1_0_V_loa = load i8* %input_6_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 155 'load' 'input_6_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%input_6_2_0_V_add = getelementptr [6 x i8]* %input_6_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 156 'getelementptr' 'input_6_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 157 [2/2] (2.32ns)   --->   "%input_6_2_0_V_loa = load i8* %input_6_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 157 'load' 'input_6_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%input_6_3_0_V_add = getelementptr [6 x i8]* %input_6_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 158 'getelementptr' 'input_6_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (2.32ns)   --->   "%input_6_3_0_V_loa = load i8* %input_6_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 159 'load' 'input_6_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%input_7_0_0_V_add = getelementptr [6 x i8]* %input_7_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 160 'getelementptr' 'input_7_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 161 [2/2] (2.32ns)   --->   "%input_7_0_0_V_loa = load i8* %input_7_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 161 'load' 'input_7_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%input_7_1_0_V_add = getelementptr [6 x i8]* %input_7_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 162 'getelementptr' 'input_7_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 163 [2/2] (2.32ns)   --->   "%input_7_1_0_V_loa = load i8* %input_7_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 163 'load' 'input_7_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%input_7_2_0_V_add = getelementptr [6 x i8]* %input_7_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 164 'getelementptr' 'input_7_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 165 [2/2] (2.32ns)   --->   "%input_7_2_0_V_loa = load i8* %input_7_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 165 'load' 'input_7_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%input_7_3_0_V_add = getelementptr [6 x i8]* %input_7_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 166 'getelementptr' 'input_7_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 167 [2/2] (2.32ns)   --->   "%input_7_3_0_V_loa = load i8* %input_7_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 167 'load' 'input_7_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%input_8_0_0_V_add = getelementptr [6 x i8]* %input_8_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 168 'getelementptr' 'input_8_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 169 [2/2] (2.32ns)   --->   "%input_8_0_0_V_loa = load i8* %input_8_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 169 'load' 'input_8_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%input_8_1_0_V_add = getelementptr [6 x i8]* %input_8_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 170 'getelementptr' 'input_8_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 171 [2/2] (2.32ns)   --->   "%input_8_1_0_V_loa = load i8* %input_8_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 171 'load' 'input_8_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%input_8_2_0_V_add = getelementptr [6 x i8]* %input_8_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 172 'getelementptr' 'input_8_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (2.32ns)   --->   "%input_8_2_0_V_loa = load i8* %input_8_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 173 'load' 'input_8_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%input_8_3_0_V_add = getelementptr [6 x i8]* %input_8_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 174 'getelementptr' 'input_8_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 175 [2/2] (2.32ns)   --->   "%input_8_3_0_V_loa = load i8* %input_8_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 175 'load' 'input_8_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%input_9_0_0_V_add = getelementptr [6 x i8]* %input_9_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 176 'getelementptr' 'input_9_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (2.32ns)   --->   "%input_9_0_0_V_loa = load i8* %input_9_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 177 'load' 'input_9_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%input_9_1_0_V_add = getelementptr [6 x i8]* %input_9_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 178 'getelementptr' 'input_9_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 179 [2/2] (2.32ns)   --->   "%input_9_1_0_V_loa = load i8* %input_9_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 179 'load' 'input_9_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%input_9_2_0_V_add = getelementptr [6 x i8]* %input_9_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 180 'getelementptr' 'input_9_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 181 [2/2] (2.32ns)   --->   "%input_9_2_0_V_loa = load i8* %input_9_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 181 'load' 'input_9_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%input_9_3_0_V_add = getelementptr [6 x i8]* %input_9_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 182 'getelementptr' 'input_9_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 183 [2/2] (2.32ns)   --->   "%input_9_3_0_V_loa = load i8* %input_9_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 183 'load' 'input_9_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%input_10_0_0_V_ad = getelementptr [6 x i8]* %input_10_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 184 'getelementptr' 'input_10_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 185 [2/2] (2.32ns)   --->   "%input_10_0_0_V_lo = load i8* %input_10_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 185 'load' 'input_10_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%input_10_1_0_V_ad = getelementptr [6 x i8]* %input_10_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 186 'getelementptr' 'input_10_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 187 [2/2] (2.32ns)   --->   "%input_10_1_0_V_lo = load i8* %input_10_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 187 'load' 'input_10_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%input_10_2_0_V_ad = getelementptr [6 x i8]* %input_10_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 188 'getelementptr' 'input_10_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 189 [2/2] (2.32ns)   --->   "%input_10_2_0_V_lo = load i8* %input_10_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 189 'load' 'input_10_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%input_10_3_0_V_ad = getelementptr [6 x i8]* %input_10_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 190 'getelementptr' 'input_10_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 191 [2/2] (2.32ns)   --->   "%input_10_3_0_V_lo = load i8* %input_10_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 191 'load' 'input_10_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%input_11_0_0_V_ad = getelementptr [6 x i8]* %input_11_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 192 'getelementptr' 'input_11_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 193 [2/2] (2.32ns)   --->   "%input_11_0_0_V_lo = load i8* %input_11_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 193 'load' 'input_11_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%input_11_1_0_V_ad = getelementptr [6 x i8]* %input_11_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 194 'getelementptr' 'input_11_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 195 [2/2] (2.32ns)   --->   "%input_11_1_0_V_lo = load i8* %input_11_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 195 'load' 'input_11_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%input_11_2_0_V_ad = getelementptr [6 x i8]* %input_11_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 196 'getelementptr' 'input_11_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 197 [2/2] (2.32ns)   --->   "%input_11_2_0_V_lo = load i8* %input_11_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 197 'load' 'input_11_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%input_11_3_0_V_ad = getelementptr [6 x i8]* %input_11_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 198 'getelementptr' 'input_11_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 199 [2/2] (2.32ns)   --->   "%input_11_3_0_V_lo = load i8* %input_11_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 199 'load' 'input_11_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%input_12_0_0_V_ad = getelementptr [6 x i8]* %input_12_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 200 'getelementptr' 'input_12_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 201 [2/2] (2.32ns)   --->   "%input_12_0_0_V_lo = load i8* %input_12_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 201 'load' 'input_12_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%input_12_1_0_V_ad = getelementptr [6 x i8]* %input_12_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 202 'getelementptr' 'input_12_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 203 [2/2] (2.32ns)   --->   "%input_12_1_0_V_lo = load i8* %input_12_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 203 'load' 'input_12_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%input_12_2_0_V_ad = getelementptr [6 x i8]* %input_12_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 204 'getelementptr' 'input_12_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 205 [2/2] (2.32ns)   --->   "%input_12_2_0_V_lo = load i8* %input_12_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 205 'load' 'input_12_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%input_12_3_0_V_ad = getelementptr [6 x i8]* %input_12_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 206 'getelementptr' 'input_12_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 207 [2/2] (2.32ns)   --->   "%input_12_3_0_V_lo = load i8* %input_12_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 207 'load' 'input_12_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%input_13_0_0_V_ad = getelementptr [6 x i8]* %input_13_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 208 'getelementptr' 'input_13_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 209 [2/2] (2.32ns)   --->   "%input_13_0_0_V_lo = load i8* %input_13_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 209 'load' 'input_13_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%input_13_1_0_V_ad = getelementptr [6 x i8]* %input_13_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 210 'getelementptr' 'input_13_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 211 [2/2] (2.32ns)   --->   "%input_13_1_0_V_lo = load i8* %input_13_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 211 'load' 'input_13_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%input_13_2_0_V_ad = getelementptr [6 x i8]* %input_13_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 212 'getelementptr' 'input_13_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 213 [2/2] (2.32ns)   --->   "%input_13_2_0_V_lo = load i8* %input_13_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 213 'load' 'input_13_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%input_13_3_0_V_ad = getelementptr [6 x i8]* %input_13_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 214 'getelementptr' 'input_13_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 215 [2/2] (2.32ns)   --->   "%input_13_3_0_V_lo = load i8* %input_13_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 215 'load' 'input_13_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%input_14_0_0_V_ad = getelementptr [6 x i8]* %input_14_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 216 'getelementptr' 'input_14_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 217 [2/2] (2.32ns)   --->   "%input_14_0_0_V_lo = load i8* %input_14_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 217 'load' 'input_14_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%input_14_1_0_V_ad = getelementptr [6 x i8]* %input_14_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 218 'getelementptr' 'input_14_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 219 [2/2] (2.32ns)   --->   "%input_14_1_0_V_lo = load i8* %input_14_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 219 'load' 'input_14_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%input_14_2_0_V_ad = getelementptr [6 x i8]* %input_14_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 220 'getelementptr' 'input_14_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 221 [2/2] (2.32ns)   --->   "%input_14_2_0_V_lo = load i8* %input_14_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 221 'load' 'input_14_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%input_14_3_0_V_ad = getelementptr [6 x i8]* %input_14_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 222 'getelementptr' 'input_14_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 223 [2/2] (2.32ns)   --->   "%input_14_3_0_V_lo = load i8* %input_14_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 223 'load' 'input_14_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%input_15_0_0_V_ad = getelementptr [6 x i8]* %input_15_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 224 'getelementptr' 'input_15_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 225 [2/2] (2.32ns)   --->   "%input_15_0_0_V_lo = load i8* %input_15_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 225 'load' 'input_15_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%input_15_1_0_V_ad = getelementptr [6 x i8]* %input_15_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 226 'getelementptr' 'input_15_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 227 [2/2] (2.32ns)   --->   "%input_15_1_0_V_lo = load i8* %input_15_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 227 'load' 'input_15_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%input_15_2_0_V_ad = getelementptr [6 x i8]* %input_15_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 228 'getelementptr' 'input_15_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 229 [2/2] (2.32ns)   --->   "%input_15_2_0_V_lo = load i8* %input_15_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 229 'load' 'input_15_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%input_15_3_0_V_ad = getelementptr [6 x i8]* %input_15_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 230 'getelementptr' 'input_15_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 231 [2/2] (2.32ns)   --->   "%input_15_3_0_V_lo = load i8* %input_15_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 231 'load' 'input_15_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%input_16_0_0_V_ad = getelementptr [6 x i8]* %input_16_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 232 'getelementptr' 'input_16_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 233 [2/2] (2.32ns)   --->   "%input_16_0_0_V_lo = load i8* %input_16_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 233 'load' 'input_16_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%input_16_1_0_V_ad = getelementptr [6 x i8]* %input_16_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 234 'getelementptr' 'input_16_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 235 [2/2] (2.32ns)   --->   "%input_16_1_0_V_lo = load i8* %input_16_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 235 'load' 'input_16_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%input_16_2_0_V_ad = getelementptr [6 x i8]* %input_16_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 236 'getelementptr' 'input_16_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 237 [2/2] (2.32ns)   --->   "%input_16_2_0_V_lo = load i8* %input_16_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 237 'load' 'input_16_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%input_16_3_0_V_ad = getelementptr [6 x i8]* %input_16_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 238 'getelementptr' 'input_16_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 239 [2/2] (2.32ns)   --->   "%input_16_3_0_V_lo = load i8* %input_16_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 239 'load' 'input_16_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%input_17_0_0_V_ad = getelementptr [6 x i8]* %input_17_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 240 'getelementptr' 'input_17_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 241 [2/2] (2.32ns)   --->   "%input_17_0_0_V_lo = load i8* %input_17_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 241 'load' 'input_17_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%input_17_1_0_V_ad = getelementptr [6 x i8]* %input_17_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 242 'getelementptr' 'input_17_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 243 [2/2] (2.32ns)   --->   "%input_17_1_0_V_lo = load i8* %input_17_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 243 'load' 'input_17_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%input_17_2_0_V_ad = getelementptr [6 x i8]* %input_17_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 244 'getelementptr' 'input_17_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 245 [2/2] (2.32ns)   --->   "%input_17_2_0_V_lo = load i8* %input_17_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 245 'load' 'input_17_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%input_17_3_0_V_ad = getelementptr [6 x i8]* %input_17_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 246 'getelementptr' 'input_17_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 247 [2/2] (2.32ns)   --->   "%input_17_3_0_V_lo = load i8* %input_17_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 247 'load' 'input_17_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%input_18_0_0_V_ad = getelementptr [6 x i8]* %input_18_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 248 'getelementptr' 'input_18_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 249 [2/2] (2.32ns)   --->   "%input_18_0_0_V_lo = load i8* %input_18_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 249 'load' 'input_18_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%input_18_1_0_V_ad = getelementptr [6 x i8]* %input_18_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 250 'getelementptr' 'input_18_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 251 [2/2] (2.32ns)   --->   "%input_18_1_0_V_lo = load i8* %input_18_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 251 'load' 'input_18_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%input_18_2_0_V_ad = getelementptr [6 x i8]* %input_18_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 252 'getelementptr' 'input_18_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 253 [2/2] (2.32ns)   --->   "%input_18_2_0_V_lo = load i8* %input_18_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 253 'load' 'input_18_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%input_18_3_0_V_ad = getelementptr [6 x i8]* %input_18_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 254 'getelementptr' 'input_18_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 255 [2/2] (2.32ns)   --->   "%input_18_3_0_V_lo = load i8* %input_18_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 255 'load' 'input_18_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%input_19_0_0_V_ad = getelementptr [6 x i8]* %input_19_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 256 'getelementptr' 'input_19_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 257 [2/2] (2.32ns)   --->   "%input_19_0_0_V_lo = load i8* %input_19_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 257 'load' 'input_19_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%input_19_1_0_V_ad = getelementptr [6 x i8]* %input_19_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 258 'getelementptr' 'input_19_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 259 [2/2] (2.32ns)   --->   "%input_19_1_0_V_lo = load i8* %input_19_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 259 'load' 'input_19_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%input_19_2_0_V_ad = getelementptr [6 x i8]* %input_19_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 260 'getelementptr' 'input_19_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 261 [2/2] (2.32ns)   --->   "%input_19_2_0_V_lo = load i8* %input_19_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 261 'load' 'input_19_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%input_19_3_0_V_ad = getelementptr [6 x i8]* %input_19_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 262 'getelementptr' 'input_19_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 263 [2/2] (2.32ns)   --->   "%input_19_3_0_V_lo = load i8* %input_19_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 263 'load' 'input_19_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%input_20_0_0_V_ad = getelementptr [6 x i8]* %input_20_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 264 'getelementptr' 'input_20_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 265 [2/2] (2.32ns)   --->   "%input_20_0_0_V_lo = load i8* %input_20_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 265 'load' 'input_20_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%input_20_1_0_V_ad = getelementptr [6 x i8]* %input_20_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 266 'getelementptr' 'input_20_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 267 [2/2] (2.32ns)   --->   "%input_20_1_0_V_lo = load i8* %input_20_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 267 'load' 'input_20_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%input_20_2_0_V_ad = getelementptr [6 x i8]* %input_20_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 268 'getelementptr' 'input_20_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 269 [2/2] (2.32ns)   --->   "%input_20_2_0_V_lo = load i8* %input_20_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 269 'load' 'input_20_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%input_20_3_0_V_ad = getelementptr [6 x i8]* %input_20_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 270 'getelementptr' 'input_20_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 271 [2/2] (2.32ns)   --->   "%input_20_3_0_V_lo = load i8* %input_20_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 271 'load' 'input_20_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%input_21_0_0_V_ad = getelementptr [6 x i8]* %input_21_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 272 'getelementptr' 'input_21_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 273 [2/2] (2.32ns)   --->   "%input_21_0_0_V_lo = load i8* %input_21_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 273 'load' 'input_21_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%input_21_1_0_V_ad = getelementptr [6 x i8]* %input_21_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 274 'getelementptr' 'input_21_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 275 [2/2] (2.32ns)   --->   "%input_21_1_0_V_lo = load i8* %input_21_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 275 'load' 'input_21_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%input_21_2_0_V_ad = getelementptr [6 x i8]* %input_21_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 276 'getelementptr' 'input_21_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 277 [2/2] (2.32ns)   --->   "%input_21_2_0_V_lo = load i8* %input_21_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 277 'load' 'input_21_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%input_21_3_0_V_ad = getelementptr [6 x i8]* %input_21_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 278 'getelementptr' 'input_21_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 279 [2/2] (2.32ns)   --->   "%input_21_3_0_V_lo = load i8* %input_21_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 279 'load' 'input_21_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%input_22_0_0_V_ad = getelementptr [6 x i8]* %input_22_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 280 'getelementptr' 'input_22_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 281 [2/2] (2.32ns)   --->   "%input_22_0_0_V_lo = load i8* %input_22_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 281 'load' 'input_22_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%input_22_1_0_V_ad = getelementptr [6 x i8]* %input_22_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 282 'getelementptr' 'input_22_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 283 [2/2] (2.32ns)   --->   "%input_22_1_0_V_lo = load i8* %input_22_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 283 'load' 'input_22_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%input_22_2_0_V_ad = getelementptr [6 x i8]* %input_22_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 284 'getelementptr' 'input_22_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 285 [2/2] (2.32ns)   --->   "%input_22_2_0_V_lo = load i8* %input_22_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 285 'load' 'input_22_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%input_22_3_0_V_ad = getelementptr [6 x i8]* %input_22_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 286 'getelementptr' 'input_22_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 287 [2/2] (2.32ns)   --->   "%input_22_3_0_V_lo = load i8* %input_22_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 287 'load' 'input_22_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%input_23_0_0_V_ad = getelementptr [6 x i8]* %input_23_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 288 'getelementptr' 'input_23_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 289 [2/2] (2.32ns)   --->   "%input_23_0_0_V_lo = load i8* %input_23_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 289 'load' 'input_23_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%input_23_1_0_V_ad = getelementptr [6 x i8]* %input_23_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 290 'getelementptr' 'input_23_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 291 [2/2] (2.32ns)   --->   "%input_23_1_0_V_lo = load i8* %input_23_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 291 'load' 'input_23_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%input_23_2_0_V_ad = getelementptr [6 x i8]* %input_23_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 292 'getelementptr' 'input_23_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 293 [2/2] (2.32ns)   --->   "%input_23_2_0_V_lo = load i8* %input_23_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 293 'load' 'input_23_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%input_23_3_0_V_ad = getelementptr [6 x i8]* %input_23_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 294 'getelementptr' 'input_23_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 295 [2/2] (2.32ns)   --->   "%input_23_3_0_V_lo = load i8* %input_23_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 295 'load' 'input_23_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%input_24_0_0_V_ad = getelementptr [6 x i8]* %input_24_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 296 'getelementptr' 'input_24_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 297 [2/2] (2.32ns)   --->   "%input_24_0_0_V_lo = load i8* %input_24_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 297 'load' 'input_24_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%input_24_1_0_V_ad = getelementptr [6 x i8]* %input_24_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 298 'getelementptr' 'input_24_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 299 [2/2] (2.32ns)   --->   "%input_24_1_0_V_lo = load i8* %input_24_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 299 'load' 'input_24_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%input_24_2_0_V_ad = getelementptr [6 x i8]* %input_24_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 300 'getelementptr' 'input_24_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 301 [2/2] (2.32ns)   --->   "%input_24_2_0_V_lo = load i8* %input_24_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 301 'load' 'input_24_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%input_24_3_0_V_ad = getelementptr [6 x i8]* %input_24_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 302 'getelementptr' 'input_24_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 303 [2/2] (2.32ns)   --->   "%input_24_3_0_V_lo = load i8* %input_24_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 303 'load' 'input_24_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%input_25_0_0_V_ad = getelementptr [6 x i8]* %input_25_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 304 'getelementptr' 'input_25_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 305 [2/2] (2.32ns)   --->   "%input_25_0_0_V_lo = load i8* %input_25_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 305 'load' 'input_25_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%input_25_1_0_V_ad = getelementptr [6 x i8]* %input_25_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 306 'getelementptr' 'input_25_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 307 [2/2] (2.32ns)   --->   "%input_25_1_0_V_lo = load i8* %input_25_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 307 'load' 'input_25_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%input_25_2_0_V_ad = getelementptr [6 x i8]* %input_25_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 308 'getelementptr' 'input_25_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 309 [2/2] (2.32ns)   --->   "%input_25_2_0_V_lo = load i8* %input_25_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 309 'load' 'input_25_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%input_25_3_0_V_ad = getelementptr [6 x i8]* %input_25_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 310 'getelementptr' 'input_25_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 311 [2/2] (2.32ns)   --->   "%input_25_3_0_V_lo = load i8* %input_25_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 311 'load' 'input_25_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%input_26_0_0_V_ad = getelementptr [6 x i8]* %input_26_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 312 'getelementptr' 'input_26_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 313 [2/2] (2.32ns)   --->   "%input_26_0_0_V_lo = load i8* %input_26_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 313 'load' 'input_26_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%input_26_1_0_V_ad = getelementptr [6 x i8]* %input_26_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 314 'getelementptr' 'input_26_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 315 [2/2] (2.32ns)   --->   "%input_26_1_0_V_lo = load i8* %input_26_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 315 'load' 'input_26_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%input_26_2_0_V_ad = getelementptr [6 x i8]* %input_26_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 316 'getelementptr' 'input_26_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 317 [2/2] (2.32ns)   --->   "%input_26_2_0_V_lo = load i8* %input_26_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 317 'load' 'input_26_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%input_26_3_0_V_ad = getelementptr [6 x i8]* %input_26_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 318 'getelementptr' 'input_26_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 319 [2/2] (2.32ns)   --->   "%input_26_3_0_V_lo = load i8* %input_26_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 319 'load' 'input_26_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%input_27_0_0_V_ad = getelementptr [6 x i8]* %input_27_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 320 'getelementptr' 'input_27_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 321 [2/2] (2.32ns)   --->   "%input_27_0_0_V_lo = load i8* %input_27_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 321 'load' 'input_27_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%input_27_1_0_V_ad = getelementptr [6 x i8]* %input_27_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 322 'getelementptr' 'input_27_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 323 [2/2] (2.32ns)   --->   "%input_27_1_0_V_lo = load i8* %input_27_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 323 'load' 'input_27_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%input_27_2_0_V_ad = getelementptr [6 x i8]* %input_27_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 324 'getelementptr' 'input_27_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 325 [2/2] (2.32ns)   --->   "%input_27_2_0_V_lo = load i8* %input_27_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 325 'load' 'input_27_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%input_27_3_0_V_ad = getelementptr [6 x i8]* %input_27_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 326 'getelementptr' 'input_27_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 327 [2/2] (2.32ns)   --->   "%input_27_3_0_V_lo = load i8* %input_27_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 327 'load' 'input_27_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%input_28_0_0_V_ad = getelementptr [6 x i8]* %input_28_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 328 'getelementptr' 'input_28_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 329 [2/2] (2.32ns)   --->   "%input_28_0_0_V_lo = load i8* %input_28_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 329 'load' 'input_28_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%input_28_1_0_V_ad = getelementptr [6 x i8]* %input_28_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 330 'getelementptr' 'input_28_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 331 [2/2] (2.32ns)   --->   "%input_28_1_0_V_lo = load i8* %input_28_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 331 'load' 'input_28_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%input_28_2_0_V_ad = getelementptr [6 x i8]* %input_28_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 332 'getelementptr' 'input_28_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 333 [2/2] (2.32ns)   --->   "%input_28_2_0_V_lo = load i8* %input_28_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 333 'load' 'input_28_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%input_28_3_0_V_ad = getelementptr [6 x i8]* %input_28_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 334 'getelementptr' 'input_28_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 335 [2/2] (2.32ns)   --->   "%input_28_3_0_V_lo = load i8* %input_28_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 335 'load' 'input_28_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%input_29_0_0_V_ad = getelementptr [6 x i8]* %input_29_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 336 'getelementptr' 'input_29_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 337 [2/2] (2.32ns)   --->   "%input_29_0_0_V_lo = load i8* %input_29_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 337 'load' 'input_29_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%input_29_1_0_V_ad = getelementptr [6 x i8]* %input_29_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 338 'getelementptr' 'input_29_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 339 [2/2] (2.32ns)   --->   "%input_29_1_0_V_lo = load i8* %input_29_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 339 'load' 'input_29_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%input_29_2_0_V_ad = getelementptr [6 x i8]* %input_29_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 340 'getelementptr' 'input_29_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 341 [2/2] (2.32ns)   --->   "%input_29_2_0_V_lo = load i8* %input_29_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 341 'load' 'input_29_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%input_29_3_0_V_ad = getelementptr [6 x i8]* %input_29_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 342 'getelementptr' 'input_29_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 343 [2/2] (2.32ns)   --->   "%input_29_3_0_V_lo = load i8* %input_29_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 343 'load' 'input_29_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%input_30_0_0_V_ad = getelementptr [6 x i8]* %input_30_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 344 'getelementptr' 'input_30_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 345 [2/2] (2.32ns)   --->   "%input_30_0_0_V_lo = load i8* %input_30_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 345 'load' 'input_30_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%input_30_1_0_V_ad = getelementptr [6 x i8]* %input_30_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 346 'getelementptr' 'input_30_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 347 [2/2] (2.32ns)   --->   "%input_30_1_0_V_lo = load i8* %input_30_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 347 'load' 'input_30_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%input_30_2_0_V_ad = getelementptr [6 x i8]* %input_30_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 348 'getelementptr' 'input_30_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 349 [2/2] (2.32ns)   --->   "%input_30_2_0_V_lo = load i8* %input_30_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 349 'load' 'input_30_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%input_30_3_0_V_ad = getelementptr [6 x i8]* %input_30_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 350 'getelementptr' 'input_30_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 351 [2/2] (2.32ns)   --->   "%input_30_3_0_V_lo = load i8* %input_30_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 351 'load' 'input_30_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%input_31_0_0_V_ad = getelementptr [6 x i8]* %input_31_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 352 'getelementptr' 'input_31_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 353 [2/2] (2.32ns)   --->   "%input_31_0_0_V_lo = load i8* %input_31_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 353 'load' 'input_31_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%input_31_1_0_V_ad = getelementptr [6 x i8]* %input_31_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 354 'getelementptr' 'input_31_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 355 [2/2] (2.32ns)   --->   "%input_31_1_0_V_lo = load i8* %input_31_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 355 'load' 'input_31_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%input_31_2_0_V_ad = getelementptr [6 x i8]* %input_31_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 356 'getelementptr' 'input_31_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 357 [2/2] (2.32ns)   --->   "%input_31_2_0_V_lo = load i8* %input_31_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 357 'load' 'input_31_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%input_31_3_0_V_ad = getelementptr [6 x i8]* %input_31_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 358 'getelementptr' 'input_31_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 359 [2/2] (2.32ns)   --->   "%input_31_3_0_V_lo = load i8* %input_31_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 359 'load' 'input_31_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%input_32_0_0_V_ad = getelementptr [6 x i8]* %input_32_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 360 'getelementptr' 'input_32_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 361 [2/2] (2.32ns)   --->   "%input_32_0_0_V_lo = load i8* %input_32_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 361 'load' 'input_32_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%input_32_1_0_V_ad = getelementptr [6 x i8]* %input_32_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 362 'getelementptr' 'input_32_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 363 [2/2] (2.32ns)   --->   "%input_32_1_0_V_lo = load i8* %input_32_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 363 'load' 'input_32_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%input_32_2_0_V_ad = getelementptr [6 x i8]* %input_32_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 364 'getelementptr' 'input_32_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 365 [2/2] (2.32ns)   --->   "%input_32_2_0_V_lo = load i8* %input_32_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 365 'load' 'input_32_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%input_32_3_0_V_ad = getelementptr [6 x i8]* %input_32_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 366 'getelementptr' 'input_32_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 367 [2/2] (2.32ns)   --->   "%input_32_3_0_V_lo = load i8* %input_32_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 367 'load' 'input_32_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%input_33_0_0_V_ad = getelementptr [6 x i8]* %input_33_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 368 'getelementptr' 'input_33_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 369 [2/2] (2.32ns)   --->   "%input_33_0_0_V_lo = load i8* %input_33_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 369 'load' 'input_33_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%input_33_1_0_V_ad = getelementptr [6 x i8]* %input_33_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 370 'getelementptr' 'input_33_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 371 [2/2] (2.32ns)   --->   "%input_33_1_0_V_lo = load i8* %input_33_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 371 'load' 'input_33_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%input_33_2_0_V_ad = getelementptr [6 x i8]* %input_33_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 372 'getelementptr' 'input_33_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 373 [2/2] (2.32ns)   --->   "%input_33_2_0_V_lo = load i8* %input_33_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 373 'load' 'input_33_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%input_33_3_0_V_ad = getelementptr [6 x i8]* %input_33_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 374 'getelementptr' 'input_33_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 375 [2/2] (2.32ns)   --->   "%input_33_3_0_V_lo = load i8* %input_33_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 375 'load' 'input_33_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%input_34_0_0_V_ad = getelementptr [6 x i8]* %input_34_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 376 'getelementptr' 'input_34_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 377 [2/2] (2.32ns)   --->   "%input_34_0_0_V_lo = load i8* %input_34_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 377 'load' 'input_34_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%input_34_1_0_V_ad = getelementptr [6 x i8]* %input_34_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 378 'getelementptr' 'input_34_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 379 [2/2] (2.32ns)   --->   "%input_34_1_0_V_lo = load i8* %input_34_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 379 'load' 'input_34_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%input_34_2_0_V_ad = getelementptr [6 x i8]* %input_34_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 380 'getelementptr' 'input_34_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 381 [2/2] (2.32ns)   --->   "%input_34_2_0_V_lo = load i8* %input_34_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 381 'load' 'input_34_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%input_34_3_0_V_ad = getelementptr [6 x i8]* %input_34_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 382 'getelementptr' 'input_34_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 383 [2/2] (2.32ns)   --->   "%input_34_3_0_V_lo = load i8* %input_34_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 383 'load' 'input_34_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%input_35_0_0_V_ad = getelementptr [6 x i8]* %input_35_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 384 'getelementptr' 'input_35_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 385 [2/2] (2.32ns)   --->   "%input_35_0_0_V_lo = load i8* %input_35_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 385 'load' 'input_35_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%input_35_1_0_V_ad = getelementptr [6 x i8]* %input_35_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 386 'getelementptr' 'input_35_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 387 [2/2] (2.32ns)   --->   "%input_35_1_0_V_lo = load i8* %input_35_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 387 'load' 'input_35_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%input_35_2_0_V_ad = getelementptr [6 x i8]* %input_35_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 388 'getelementptr' 'input_35_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 389 [2/2] (2.32ns)   --->   "%input_35_2_0_V_lo = load i8* %input_35_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 389 'load' 'input_35_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%input_35_3_0_V_ad = getelementptr [6 x i8]* %input_35_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 390 'getelementptr' 'input_35_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 391 [2/2] (2.32ns)   --->   "%input_35_3_0_V_lo = load i8* %input_35_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 391 'load' 'input_35_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%input_36_0_0_V_ad = getelementptr [6 x i8]* %input_36_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 392 'getelementptr' 'input_36_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 393 [2/2] (2.32ns)   --->   "%input_36_0_0_V_lo = load i8* %input_36_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 393 'load' 'input_36_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%input_36_1_0_V_ad = getelementptr [6 x i8]* %input_36_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 394 'getelementptr' 'input_36_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 395 [2/2] (2.32ns)   --->   "%input_36_1_0_V_lo = load i8* %input_36_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 395 'load' 'input_36_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%input_36_2_0_V_ad = getelementptr [6 x i8]* %input_36_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 396 'getelementptr' 'input_36_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 397 [2/2] (2.32ns)   --->   "%input_36_2_0_V_lo = load i8* %input_36_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 397 'load' 'input_36_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%input_36_3_0_V_ad = getelementptr [6 x i8]* %input_36_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 398 'getelementptr' 'input_36_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 399 [2/2] (2.32ns)   --->   "%input_36_3_0_V_lo = load i8* %input_36_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 399 'load' 'input_36_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%input_37_0_0_V_ad = getelementptr [6 x i8]* %input_37_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 400 'getelementptr' 'input_37_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 401 [2/2] (2.32ns)   --->   "%input_37_0_0_V_lo = load i8* %input_37_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 401 'load' 'input_37_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%input_37_1_0_V_ad = getelementptr [6 x i8]* %input_37_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 402 'getelementptr' 'input_37_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 403 [2/2] (2.32ns)   --->   "%input_37_1_0_V_lo = load i8* %input_37_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 403 'load' 'input_37_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%input_37_2_0_V_ad = getelementptr [6 x i8]* %input_37_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 404 'getelementptr' 'input_37_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 405 [2/2] (2.32ns)   --->   "%input_37_2_0_V_lo = load i8* %input_37_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 405 'load' 'input_37_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%input_37_3_0_V_ad = getelementptr [6 x i8]* %input_37_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 406 'getelementptr' 'input_37_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 407 [2/2] (2.32ns)   --->   "%input_37_3_0_V_lo = load i8* %input_37_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 407 'load' 'input_37_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%input_38_0_0_V_ad = getelementptr [6 x i8]* %input_38_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 408 'getelementptr' 'input_38_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 409 [2/2] (2.32ns)   --->   "%input_38_0_0_V_lo = load i8* %input_38_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 409 'load' 'input_38_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%input_38_1_0_V_ad = getelementptr [6 x i8]* %input_38_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 410 'getelementptr' 'input_38_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 411 [2/2] (2.32ns)   --->   "%input_38_1_0_V_lo = load i8* %input_38_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 411 'load' 'input_38_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%input_38_2_0_V_ad = getelementptr [6 x i8]* %input_38_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 412 'getelementptr' 'input_38_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 413 [2/2] (2.32ns)   --->   "%input_38_2_0_V_lo = load i8* %input_38_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 413 'load' 'input_38_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%input_38_3_0_V_ad = getelementptr [6 x i8]* %input_38_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 414 'getelementptr' 'input_38_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 415 [2/2] (2.32ns)   --->   "%input_38_3_0_V_lo = load i8* %input_38_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 415 'load' 'input_38_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%input_39_0_0_V_ad = getelementptr [6 x i8]* %input_39_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 416 'getelementptr' 'input_39_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 417 [2/2] (2.32ns)   --->   "%input_39_0_0_V_lo = load i8* %input_39_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 417 'load' 'input_39_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%input_39_1_0_V_ad = getelementptr [6 x i8]* %input_39_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 418 'getelementptr' 'input_39_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 419 [2/2] (2.32ns)   --->   "%input_39_1_0_V_lo = load i8* %input_39_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 419 'load' 'input_39_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%input_39_2_0_V_ad = getelementptr [6 x i8]* %input_39_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 420 'getelementptr' 'input_39_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 421 [2/2] (2.32ns)   --->   "%input_39_2_0_V_lo = load i8* %input_39_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 421 'load' 'input_39_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%input_39_3_0_V_ad = getelementptr [6 x i8]* %input_39_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 422 'getelementptr' 'input_39_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 423 [2/2] (2.32ns)   --->   "%input_39_3_0_V_lo = load i8* %input_39_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 423 'load' 'input_39_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%input_40_0_0_V_ad = getelementptr [6 x i8]* %input_40_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 424 'getelementptr' 'input_40_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 425 [2/2] (2.32ns)   --->   "%input_40_0_0_V_lo = load i8* %input_40_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 425 'load' 'input_40_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%input_40_1_0_V_ad = getelementptr [6 x i8]* %input_40_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 426 'getelementptr' 'input_40_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 427 [2/2] (2.32ns)   --->   "%input_40_1_0_V_lo = load i8* %input_40_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 427 'load' 'input_40_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%input_40_2_0_V_ad = getelementptr [6 x i8]* %input_40_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 428 'getelementptr' 'input_40_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 429 [2/2] (2.32ns)   --->   "%input_40_2_0_V_lo = load i8* %input_40_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 429 'load' 'input_40_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%input_40_3_0_V_ad = getelementptr [6 x i8]* %input_40_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 430 'getelementptr' 'input_40_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 431 [2/2] (2.32ns)   --->   "%input_40_3_0_V_lo = load i8* %input_40_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 431 'load' 'input_40_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%input_41_0_0_V_ad = getelementptr [6 x i8]* %input_41_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 432 'getelementptr' 'input_41_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 433 [2/2] (2.32ns)   --->   "%input_41_0_0_V_lo = load i8* %input_41_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 433 'load' 'input_41_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%input_41_1_0_V_ad = getelementptr [6 x i8]* %input_41_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 434 'getelementptr' 'input_41_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 435 [2/2] (2.32ns)   --->   "%input_41_1_0_V_lo = load i8* %input_41_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 435 'load' 'input_41_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%input_41_2_0_V_ad = getelementptr [6 x i8]* %input_41_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 436 'getelementptr' 'input_41_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 437 [2/2] (2.32ns)   --->   "%input_41_2_0_V_lo = load i8* %input_41_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 437 'load' 'input_41_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%input_41_3_0_V_ad = getelementptr [6 x i8]* %input_41_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 438 'getelementptr' 'input_41_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 439 [2/2] (2.32ns)   --->   "%input_41_3_0_V_lo = load i8* %input_41_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 439 'load' 'input_41_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%input_42_0_0_V_ad = getelementptr [6 x i8]* %input_42_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 440 'getelementptr' 'input_42_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 441 [2/2] (2.32ns)   --->   "%input_42_0_0_V_lo = load i8* %input_42_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 441 'load' 'input_42_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%input_42_1_0_V_ad = getelementptr [6 x i8]* %input_42_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 442 'getelementptr' 'input_42_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 443 [2/2] (2.32ns)   --->   "%input_42_1_0_V_lo = load i8* %input_42_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 443 'load' 'input_42_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%input_42_2_0_V_ad = getelementptr [6 x i8]* %input_42_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 444 'getelementptr' 'input_42_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 445 [2/2] (2.32ns)   --->   "%input_42_2_0_V_lo = load i8* %input_42_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 445 'load' 'input_42_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%input_42_3_0_V_ad = getelementptr [6 x i8]* %input_42_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 446 'getelementptr' 'input_42_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 447 [2/2] (2.32ns)   --->   "%input_42_3_0_V_lo = load i8* %input_42_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 447 'load' 'input_42_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%input_43_0_0_V_ad = getelementptr [6 x i8]* %input_43_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 448 'getelementptr' 'input_43_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 449 [2/2] (2.32ns)   --->   "%input_43_0_0_V_lo = load i8* %input_43_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 449 'load' 'input_43_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%input_43_1_0_V_ad = getelementptr [6 x i8]* %input_43_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 450 'getelementptr' 'input_43_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 451 [2/2] (2.32ns)   --->   "%input_43_1_0_V_lo = load i8* %input_43_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 451 'load' 'input_43_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%input_43_2_0_V_ad = getelementptr [6 x i8]* %input_43_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 452 'getelementptr' 'input_43_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 453 [2/2] (2.32ns)   --->   "%input_43_2_0_V_lo = load i8* %input_43_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 453 'load' 'input_43_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%input_43_3_0_V_ad = getelementptr [6 x i8]* %input_43_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 454 'getelementptr' 'input_43_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 455 [2/2] (2.32ns)   --->   "%input_43_3_0_V_lo = load i8* %input_43_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 455 'load' 'input_43_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%input_44_0_0_V_ad = getelementptr [6 x i8]* %input_44_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 456 'getelementptr' 'input_44_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 457 [2/2] (2.32ns)   --->   "%input_44_0_0_V_lo = load i8* %input_44_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 457 'load' 'input_44_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%input_44_1_0_V_ad = getelementptr [6 x i8]* %input_44_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 458 'getelementptr' 'input_44_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 459 [2/2] (2.32ns)   --->   "%input_44_1_0_V_lo = load i8* %input_44_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 459 'load' 'input_44_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%input_44_2_0_V_ad = getelementptr [6 x i8]* %input_44_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 460 'getelementptr' 'input_44_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 461 [2/2] (2.32ns)   --->   "%input_44_2_0_V_lo = load i8* %input_44_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 461 'load' 'input_44_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%input_44_3_0_V_ad = getelementptr [6 x i8]* %input_44_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 462 'getelementptr' 'input_44_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 463 [2/2] (2.32ns)   --->   "%input_44_3_0_V_lo = load i8* %input_44_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 463 'load' 'input_44_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%input_45_0_0_V_ad = getelementptr [6 x i8]* %input_45_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 464 'getelementptr' 'input_45_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 465 [2/2] (2.32ns)   --->   "%input_45_0_0_V_lo = load i8* %input_45_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 465 'load' 'input_45_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%input_45_1_0_V_ad = getelementptr [6 x i8]* %input_45_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 466 'getelementptr' 'input_45_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 467 [2/2] (2.32ns)   --->   "%input_45_1_0_V_lo = load i8* %input_45_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 467 'load' 'input_45_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%input_45_2_0_V_ad = getelementptr [6 x i8]* %input_45_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 468 'getelementptr' 'input_45_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 469 [2/2] (2.32ns)   --->   "%input_45_2_0_V_lo = load i8* %input_45_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 469 'load' 'input_45_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%input_45_3_0_V_ad = getelementptr [6 x i8]* %input_45_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 470 'getelementptr' 'input_45_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 471 [2/2] (2.32ns)   --->   "%input_45_3_0_V_lo = load i8* %input_45_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 471 'load' 'input_45_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%input_46_0_0_V_ad = getelementptr [6 x i8]* %input_46_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 472 'getelementptr' 'input_46_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 473 [2/2] (2.32ns)   --->   "%input_46_0_0_V_lo = load i8* %input_46_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 473 'load' 'input_46_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%input_46_1_0_V_ad = getelementptr [6 x i8]* %input_46_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 474 'getelementptr' 'input_46_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 475 [2/2] (2.32ns)   --->   "%input_46_1_0_V_lo = load i8* %input_46_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 475 'load' 'input_46_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%input_46_2_0_V_ad = getelementptr [6 x i8]* %input_46_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 476 'getelementptr' 'input_46_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 477 [2/2] (2.32ns)   --->   "%input_46_2_0_V_lo = load i8* %input_46_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 477 'load' 'input_46_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%input_46_3_0_V_ad = getelementptr [6 x i8]* %input_46_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 478 'getelementptr' 'input_46_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 479 [2/2] (2.32ns)   --->   "%input_46_3_0_V_lo = load i8* %input_46_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 479 'load' 'input_46_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%input_47_0_0_V_ad = getelementptr [6 x i8]* %input_47_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 480 'getelementptr' 'input_47_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 481 [2/2] (2.32ns)   --->   "%input_47_0_0_V_lo = load i8* %input_47_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 481 'load' 'input_47_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%input_47_1_0_V_ad = getelementptr [6 x i8]* %input_47_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 482 'getelementptr' 'input_47_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 483 [2/2] (2.32ns)   --->   "%input_47_1_0_V_lo = load i8* %input_47_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 483 'load' 'input_47_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%input_47_2_0_V_ad = getelementptr [6 x i8]* %input_47_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 484 'getelementptr' 'input_47_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 485 [2/2] (2.32ns)   --->   "%input_47_2_0_V_lo = load i8* %input_47_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 485 'load' 'input_47_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%input_47_3_0_V_ad = getelementptr [6 x i8]* %input_47_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 486 'getelementptr' 'input_47_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 487 [2/2] (2.32ns)   --->   "%input_47_3_0_V_lo = load i8* %input_47_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 487 'load' 'input_47_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%input_48_0_0_V_ad = getelementptr [6 x i8]* %input_48_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 488 'getelementptr' 'input_48_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 489 [2/2] (2.32ns)   --->   "%input_48_0_0_V_lo = load i8* %input_48_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 489 'load' 'input_48_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%input_48_1_0_V_ad = getelementptr [6 x i8]* %input_48_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 490 'getelementptr' 'input_48_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 491 [2/2] (2.32ns)   --->   "%input_48_1_0_V_lo = load i8* %input_48_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 491 'load' 'input_48_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%input_48_2_0_V_ad = getelementptr [6 x i8]* %input_48_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 492 'getelementptr' 'input_48_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 493 [2/2] (2.32ns)   --->   "%input_48_2_0_V_lo = load i8* %input_48_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 493 'load' 'input_48_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%input_48_3_0_V_ad = getelementptr [6 x i8]* %input_48_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 494 'getelementptr' 'input_48_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 495 [2/2] (2.32ns)   --->   "%input_48_3_0_V_lo = load i8* %input_48_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 495 'load' 'input_48_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%input_49_0_0_V_ad = getelementptr [6 x i8]* %input_49_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 496 'getelementptr' 'input_49_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 497 [2/2] (2.32ns)   --->   "%input_49_0_0_V_lo = load i8* %input_49_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 497 'load' 'input_49_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%input_49_1_0_V_ad = getelementptr [6 x i8]* %input_49_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 498 'getelementptr' 'input_49_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 499 [2/2] (2.32ns)   --->   "%input_49_1_0_V_lo = load i8* %input_49_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 499 'load' 'input_49_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%input_49_2_0_V_ad = getelementptr [6 x i8]* %input_49_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 500 'getelementptr' 'input_49_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 501 [2/2] (2.32ns)   --->   "%input_49_2_0_V_lo = load i8* %input_49_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 501 'load' 'input_49_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%input_49_3_0_V_ad = getelementptr [6 x i8]* %input_49_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 502 'getelementptr' 'input_49_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 503 [2/2] (2.32ns)   --->   "%input_49_3_0_V_lo = load i8* %input_49_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 503 'load' 'input_49_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%input_50_0_0_V_ad = getelementptr [6 x i8]* %input_50_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 504 'getelementptr' 'input_50_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 505 [2/2] (2.32ns)   --->   "%input_50_0_0_V_lo = load i8* %input_50_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 505 'load' 'input_50_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%input_50_1_0_V_ad = getelementptr [6 x i8]* %input_50_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 506 'getelementptr' 'input_50_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 507 [2/2] (2.32ns)   --->   "%input_50_1_0_V_lo = load i8* %input_50_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 507 'load' 'input_50_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%input_50_2_0_V_ad = getelementptr [6 x i8]* %input_50_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 508 'getelementptr' 'input_50_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 509 [2/2] (2.32ns)   --->   "%input_50_2_0_V_lo = load i8* %input_50_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 509 'load' 'input_50_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%input_50_3_0_V_ad = getelementptr [6 x i8]* %input_50_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 510 'getelementptr' 'input_50_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 511 [2/2] (2.32ns)   --->   "%input_50_3_0_V_lo = load i8* %input_50_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 511 'load' 'input_50_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%input_51_0_0_V_ad = getelementptr [6 x i8]* %input_51_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 512 'getelementptr' 'input_51_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 513 [2/2] (2.32ns)   --->   "%input_51_0_0_V_lo = load i8* %input_51_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 513 'load' 'input_51_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%input_51_1_0_V_ad = getelementptr [6 x i8]* %input_51_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 514 'getelementptr' 'input_51_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 515 [2/2] (2.32ns)   --->   "%input_51_1_0_V_lo = load i8* %input_51_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 515 'load' 'input_51_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%input_51_2_0_V_ad = getelementptr [6 x i8]* %input_51_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 516 'getelementptr' 'input_51_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 517 [2/2] (2.32ns)   --->   "%input_51_2_0_V_lo = load i8* %input_51_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 517 'load' 'input_51_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%input_51_3_0_V_ad = getelementptr [6 x i8]* %input_51_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 518 'getelementptr' 'input_51_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 519 [2/2] (2.32ns)   --->   "%input_51_3_0_V_lo = load i8* %input_51_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 519 'load' 'input_51_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%input_52_0_0_V_ad = getelementptr [6 x i8]* %input_52_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 520 'getelementptr' 'input_52_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 521 [2/2] (2.32ns)   --->   "%input_52_0_0_V_lo = load i8* %input_52_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 521 'load' 'input_52_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%input_52_1_0_V_ad = getelementptr [6 x i8]* %input_52_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 522 'getelementptr' 'input_52_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 523 [2/2] (2.32ns)   --->   "%input_52_1_0_V_lo = load i8* %input_52_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 523 'load' 'input_52_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%input_52_2_0_V_ad = getelementptr [6 x i8]* %input_52_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 524 'getelementptr' 'input_52_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 525 [2/2] (2.32ns)   --->   "%input_52_2_0_V_lo = load i8* %input_52_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 525 'load' 'input_52_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%input_52_3_0_V_ad = getelementptr [6 x i8]* %input_52_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 526 'getelementptr' 'input_52_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 527 [2/2] (2.32ns)   --->   "%input_52_3_0_V_lo = load i8* %input_52_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 527 'load' 'input_52_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%input_53_0_0_V_ad = getelementptr [6 x i8]* %input_53_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 528 'getelementptr' 'input_53_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 529 [2/2] (2.32ns)   --->   "%input_53_0_0_V_lo = load i8* %input_53_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 529 'load' 'input_53_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%input_53_1_0_V_ad = getelementptr [6 x i8]* %input_53_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 530 'getelementptr' 'input_53_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 531 [2/2] (2.32ns)   --->   "%input_53_1_0_V_lo = load i8* %input_53_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 531 'load' 'input_53_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%input_53_2_0_V_ad = getelementptr [6 x i8]* %input_53_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 532 'getelementptr' 'input_53_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 533 [2/2] (2.32ns)   --->   "%input_53_2_0_V_lo = load i8* %input_53_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 533 'load' 'input_53_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%input_53_3_0_V_ad = getelementptr [6 x i8]* %input_53_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 534 'getelementptr' 'input_53_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 535 [2/2] (2.32ns)   --->   "%input_53_3_0_V_lo = load i8* %input_53_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 535 'load' 'input_53_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%input_54_0_0_V_ad = getelementptr [6 x i8]* %input_54_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 536 'getelementptr' 'input_54_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 537 [2/2] (2.32ns)   --->   "%input_54_0_0_V_lo = load i8* %input_54_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 537 'load' 'input_54_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%input_54_1_0_V_ad = getelementptr [6 x i8]* %input_54_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 538 'getelementptr' 'input_54_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 539 [2/2] (2.32ns)   --->   "%input_54_1_0_V_lo = load i8* %input_54_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 539 'load' 'input_54_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%input_54_2_0_V_ad = getelementptr [6 x i8]* %input_54_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 540 'getelementptr' 'input_54_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 541 [2/2] (2.32ns)   --->   "%input_54_2_0_V_lo = load i8* %input_54_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 541 'load' 'input_54_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%input_54_3_0_V_ad = getelementptr [6 x i8]* %input_54_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 542 'getelementptr' 'input_54_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 543 [2/2] (2.32ns)   --->   "%input_54_3_0_V_lo = load i8* %input_54_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 543 'load' 'input_54_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%input_55_0_0_V_ad = getelementptr [6 x i8]* %input_55_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 544 'getelementptr' 'input_55_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 545 [2/2] (2.32ns)   --->   "%input_55_0_0_V_lo = load i8* %input_55_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 545 'load' 'input_55_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%input_55_1_0_V_ad = getelementptr [6 x i8]* %input_55_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 546 'getelementptr' 'input_55_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 547 [2/2] (2.32ns)   --->   "%input_55_1_0_V_lo = load i8* %input_55_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 547 'load' 'input_55_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%input_55_2_0_V_ad = getelementptr [6 x i8]* %input_55_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 548 'getelementptr' 'input_55_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 549 [2/2] (2.32ns)   --->   "%input_55_2_0_V_lo = load i8* %input_55_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 549 'load' 'input_55_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%input_55_3_0_V_ad = getelementptr [6 x i8]* %input_55_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 550 'getelementptr' 'input_55_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 551 [2/2] (2.32ns)   --->   "%input_55_3_0_V_lo = load i8* %input_55_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 551 'load' 'input_55_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%input_56_0_0_V_ad = getelementptr [6 x i8]* %input_56_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 552 'getelementptr' 'input_56_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 553 [2/2] (2.32ns)   --->   "%input_56_0_0_V_lo = load i8* %input_56_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 553 'load' 'input_56_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%input_56_1_0_V_ad = getelementptr [6 x i8]* %input_56_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 554 'getelementptr' 'input_56_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 555 [2/2] (2.32ns)   --->   "%input_56_1_0_V_lo = load i8* %input_56_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 555 'load' 'input_56_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%input_56_2_0_V_ad = getelementptr [6 x i8]* %input_56_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 556 'getelementptr' 'input_56_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 557 [2/2] (2.32ns)   --->   "%input_56_2_0_V_lo = load i8* %input_56_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 557 'load' 'input_56_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%input_56_3_0_V_ad = getelementptr [6 x i8]* %input_56_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 558 'getelementptr' 'input_56_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 559 [2/2] (2.32ns)   --->   "%input_56_3_0_V_lo = load i8* %input_56_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 559 'load' 'input_56_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%input_57_0_0_V_ad = getelementptr [6 x i8]* %input_57_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 560 'getelementptr' 'input_57_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 561 [2/2] (2.32ns)   --->   "%input_57_0_0_V_lo = load i8* %input_57_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 561 'load' 'input_57_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%input_57_1_0_V_ad = getelementptr [6 x i8]* %input_57_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 562 'getelementptr' 'input_57_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 563 [2/2] (2.32ns)   --->   "%input_57_1_0_V_lo = load i8* %input_57_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 563 'load' 'input_57_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%input_57_2_0_V_ad = getelementptr [6 x i8]* %input_57_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 564 'getelementptr' 'input_57_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 565 [2/2] (2.32ns)   --->   "%input_57_2_0_V_lo = load i8* %input_57_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 565 'load' 'input_57_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%input_57_3_0_V_ad = getelementptr [6 x i8]* %input_57_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 566 'getelementptr' 'input_57_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 567 [2/2] (2.32ns)   --->   "%input_57_3_0_V_lo = load i8* %input_57_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 567 'load' 'input_57_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%input_58_0_0_V_ad = getelementptr [6 x i8]* %input_58_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 568 'getelementptr' 'input_58_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 569 [2/2] (2.32ns)   --->   "%input_58_0_0_V_lo = load i8* %input_58_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 569 'load' 'input_58_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%input_58_1_0_V_ad = getelementptr [6 x i8]* %input_58_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 570 'getelementptr' 'input_58_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 571 [2/2] (2.32ns)   --->   "%input_58_1_0_V_lo = load i8* %input_58_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 571 'load' 'input_58_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%input_58_2_0_V_ad = getelementptr [6 x i8]* %input_58_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 572 'getelementptr' 'input_58_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 573 [2/2] (2.32ns)   --->   "%input_58_2_0_V_lo = load i8* %input_58_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 573 'load' 'input_58_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%input_58_3_0_V_ad = getelementptr [6 x i8]* %input_58_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 574 'getelementptr' 'input_58_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 575 [2/2] (2.32ns)   --->   "%input_58_3_0_V_lo = load i8* %input_58_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 575 'load' 'input_58_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%input_59_0_0_V_ad = getelementptr [6 x i8]* %input_59_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 576 'getelementptr' 'input_59_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 577 [2/2] (2.32ns)   --->   "%input_59_0_0_V_lo = load i8* %input_59_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 577 'load' 'input_59_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%input_59_1_0_V_ad = getelementptr [6 x i8]* %input_59_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 578 'getelementptr' 'input_59_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 579 [2/2] (2.32ns)   --->   "%input_59_1_0_V_lo = load i8* %input_59_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 579 'load' 'input_59_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%input_59_2_0_V_ad = getelementptr [6 x i8]* %input_59_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 580 'getelementptr' 'input_59_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 581 [2/2] (2.32ns)   --->   "%input_59_2_0_V_lo = load i8* %input_59_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 581 'load' 'input_59_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%input_59_3_0_V_ad = getelementptr [6 x i8]* %input_59_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 582 'getelementptr' 'input_59_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 583 [2/2] (2.32ns)   --->   "%input_59_3_0_V_lo = load i8* %input_59_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 583 'load' 'input_59_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%input_60_0_0_V_ad = getelementptr [6 x i8]* %input_60_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 584 'getelementptr' 'input_60_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 585 [2/2] (2.32ns)   --->   "%input_60_0_0_V_lo = load i8* %input_60_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 585 'load' 'input_60_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%input_60_1_0_V_ad = getelementptr [6 x i8]* %input_60_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 586 'getelementptr' 'input_60_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 587 [2/2] (2.32ns)   --->   "%input_60_1_0_V_lo = load i8* %input_60_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 587 'load' 'input_60_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%input_60_2_0_V_ad = getelementptr [6 x i8]* %input_60_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 588 'getelementptr' 'input_60_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 589 [2/2] (2.32ns)   --->   "%input_60_2_0_V_lo = load i8* %input_60_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 589 'load' 'input_60_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%input_60_3_0_V_ad = getelementptr [6 x i8]* %input_60_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 590 'getelementptr' 'input_60_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 591 [2/2] (2.32ns)   --->   "%input_60_3_0_V_lo = load i8* %input_60_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 591 'load' 'input_60_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%input_61_0_0_V_ad = getelementptr [6 x i8]* %input_61_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 592 'getelementptr' 'input_61_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 593 [2/2] (2.32ns)   --->   "%input_61_0_0_V_lo = load i8* %input_61_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 593 'load' 'input_61_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%input_61_1_0_V_ad = getelementptr [6 x i8]* %input_61_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 594 'getelementptr' 'input_61_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 595 [2/2] (2.32ns)   --->   "%input_61_1_0_V_lo = load i8* %input_61_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 595 'load' 'input_61_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%input_61_2_0_V_ad = getelementptr [6 x i8]* %input_61_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 596 'getelementptr' 'input_61_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 597 [2/2] (2.32ns)   --->   "%input_61_2_0_V_lo = load i8* %input_61_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 597 'load' 'input_61_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%input_61_3_0_V_ad = getelementptr [6 x i8]* %input_61_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 598 'getelementptr' 'input_61_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 599 [2/2] (2.32ns)   --->   "%input_61_3_0_V_lo = load i8* %input_61_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 599 'load' 'input_61_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%input_62_0_0_V_ad = getelementptr [6 x i8]* %input_62_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 600 'getelementptr' 'input_62_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 601 [2/2] (2.32ns)   --->   "%input_62_0_0_V_lo = load i8* %input_62_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 601 'load' 'input_62_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%input_62_1_0_V_ad = getelementptr [6 x i8]* %input_62_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 602 'getelementptr' 'input_62_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 603 [2/2] (2.32ns)   --->   "%input_62_1_0_V_lo = load i8* %input_62_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 603 'load' 'input_62_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%input_62_2_0_V_ad = getelementptr [6 x i8]* %input_62_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 604 'getelementptr' 'input_62_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 605 [2/2] (2.32ns)   --->   "%input_62_2_0_V_lo = load i8* %input_62_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 605 'load' 'input_62_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%input_62_3_0_V_ad = getelementptr [6 x i8]* %input_62_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 606 'getelementptr' 'input_62_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 607 [2/2] (2.32ns)   --->   "%input_62_3_0_V_lo = load i8* %input_62_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 607 'load' 'input_62_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%input_63_0_0_V_ad = getelementptr [6 x i8]* %input_63_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 608 'getelementptr' 'input_63_0_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 609 [2/2] (2.32ns)   --->   "%input_63_0_0_V_lo = load i8* %input_63_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 609 'load' 'input_63_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%input_63_1_0_V_ad = getelementptr [6 x i8]* %input_63_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 610 'getelementptr' 'input_63_1_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 611 [2/2] (2.32ns)   --->   "%input_63_1_0_V_lo = load i8* %input_63_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 611 'load' 'input_63_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%input_63_2_0_V_ad = getelementptr [6 x i8]* %input_63_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 612 'getelementptr' 'input_63_2_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 613 [2/2] (2.32ns)   --->   "%input_63_2_0_V_lo = load i8* %input_63_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 613 'load' 'input_63_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%input_63_3_0_V_ad = getelementptr [6 x i8]* %input_63_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 614 'getelementptr' 'input_63_3_0_V_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 615 [2/2] (2.32ns)   --->   "%input_63_3_0_V_lo = load i8* %input_63_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 615 'load' 'input_63_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 616 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.81>
ST_3 : Operation 617 [1/1] (0.69ns)   --->   "%select_ln124_1 = select i1 %icmp_ln121, i11 %add_ln120, i11 %j_0_0" [./layer.h:124]   --->   Operation 617 'select' 'select_ln124_1' <Predicate = (!icmp_ln120)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i11 %select_ln124_1 to i15" [./layer.h:121]   --->   Operation 618 'zext' 'zext_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_56 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %select_ln124, i11 0)" [./layer.h:124]   --->   Operation 619 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i14 %tmp_56 to i15" [./layer.h:124]   --->   Operation 620 'zext' 'zext_ln124_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_57 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %select_ln124, i9 0)" [./layer.h:124]   --->   Operation 621 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i12 %tmp_57 to i15" [./layer.h:124]   --->   Operation 622 'zext' 'zext_ln124_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln124 = sub i15 %zext_ln124_2, %zext_ln124_3" [./layer.h:124]   --->   Operation 623 'sub' 'sub_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 624 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln124 = add i15 %zext_ln121, %sub_ln124" [./layer.h:124]   --->   Operation 624 'add' 'add_ln124' <Predicate = (!icmp_ln120)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i15 %add_ln124 to i64" [./layer.h:124]   --->   Operation 625 'sext' 'sext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns)   --->   "%packed_weights_0_ad = getelementptr [9216 x i8]* %packed_weights_0, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 626 'getelementptr' 'packed_weights_0_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%packed_weights_1_ad = getelementptr [9216 x i8]* %packed_weights_1, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 627 'getelementptr' 'packed_weights_1_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "%packed_weights_2_ad = getelementptr [9216 x i8]* %packed_weights_2, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 628 'getelementptr' 'packed_weights_2_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.00ns)   --->   "%packed_weights_3_ad = getelementptr [9216 x i8]* %packed_weights_3, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 629 'getelementptr' 'packed_weights_3_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (0.00ns)   --->   "%packed_weights_4_ad = getelementptr [9216 x i8]* %packed_weights_4, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 630 'getelementptr' 'packed_weights_4_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%packed_weights_5_ad = getelementptr [9216 x i8]* %packed_weights_5, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 631 'getelementptr' 'packed_weights_5_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.00ns)   --->   "%packed_weights_6_ad = getelementptr [9216 x i8]* %packed_weights_6, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 632 'getelementptr' 'packed_weights_6_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%packed_weights_7_ad = getelementptr [9216 x i8]* %packed_weights_7, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 633 'getelementptr' 'packed_weights_7_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.00ns)   --->   "%packed_weights_8_ad = getelementptr [9216 x i8]* %packed_weights_8, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 634 'getelementptr' 'packed_weights_8_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%packed_weights_9_ad = getelementptr [9216 x i8]* %packed_weights_9, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 635 'getelementptr' 'packed_weights_9_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%packed_weights_10_a = getelementptr [9216 x i8]* %packed_weights_10, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 636 'getelementptr' 'packed_weights_10_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.00ns)   --->   "%packed_weights_11_a = getelementptr [9216 x i8]* %packed_weights_11, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 637 'getelementptr' 'packed_weights_11_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.00ns)   --->   "%packed_weights_12_a = getelementptr [9216 x i8]* %packed_weights_12, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 638 'getelementptr' 'packed_weights_12_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%packed_weights_13_a = getelementptr [9216 x i8]* %packed_weights_13, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 639 'getelementptr' 'packed_weights_13_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%packed_weights_14_a = getelementptr [9216 x i8]* %packed_weights_14, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 640 'getelementptr' 'packed_weights_14_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%packed_weights_15_a = getelementptr [9216 x i8]* %packed_weights_15, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 641 'getelementptr' 'packed_weights_15_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.00ns)   --->   "%packed_weights_16_a = getelementptr [9216 x i8]* %packed_weights_16, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 642 'getelementptr' 'packed_weights_16_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 643 [1/1] (0.00ns)   --->   "%packed_weights_17_a = getelementptr [9216 x i8]* %packed_weights_17, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 643 'getelementptr' 'packed_weights_17_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 644 [1/1] (0.00ns)   --->   "%packed_weights_18_a = getelementptr [9216 x i8]* %packed_weights_18, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 644 'getelementptr' 'packed_weights_18_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 645 [1/1] (0.00ns)   --->   "%packed_weights_19_a = getelementptr [9216 x i8]* %packed_weights_19, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 645 'getelementptr' 'packed_weights_19_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.00ns)   --->   "%packed_weights_20_a = getelementptr [9216 x i8]* %packed_weights_20, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 646 'getelementptr' 'packed_weights_20_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%packed_weights_21_a = getelementptr [9216 x i8]* %packed_weights_21, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 647 'getelementptr' 'packed_weights_21_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (0.00ns)   --->   "%packed_weights_22_a = getelementptr [9216 x i8]* %packed_weights_22, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 648 'getelementptr' 'packed_weights_22_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 649 [1/1] (0.00ns)   --->   "%packed_weights_23_a = getelementptr [9216 x i8]* %packed_weights_23, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 649 'getelementptr' 'packed_weights_23_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%packed_weights_24_a = getelementptr [9216 x i8]* %packed_weights_24, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 650 'getelementptr' 'packed_weights_24_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%packed_weights_25_a = getelementptr [9216 x i8]* %packed_weights_25, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 651 'getelementptr' 'packed_weights_25_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%packed_weights_26_a = getelementptr [9216 x i8]* %packed_weights_26, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 652 'getelementptr' 'packed_weights_26_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns)   --->   "%packed_weights_27_a = getelementptr [9216 x i8]* %packed_weights_27, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 653 'getelementptr' 'packed_weights_27_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%packed_weights_28_a = getelementptr [9216 x i8]* %packed_weights_28, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 654 'getelementptr' 'packed_weights_28_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%packed_weights_29_a = getelementptr [9216 x i8]* %packed_weights_29, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 655 'getelementptr' 'packed_weights_29_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%packed_weights_30_a = getelementptr [9216 x i8]* %packed_weights_30, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 656 'getelementptr' 'packed_weights_30_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%packed_weights_31_a = getelementptr [9216 x i8]* %packed_weights_31, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 657 'getelementptr' 'packed_weights_31_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.00ns)   --->   "%packed_weights_32_a = getelementptr [9216 x i8]* %packed_weights_32, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 658 'getelementptr' 'packed_weights_32_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 659 [1/1] (0.00ns)   --->   "%packed_weights_33_a = getelementptr [9216 x i8]* %packed_weights_33, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 659 'getelementptr' 'packed_weights_33_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 660 [1/1] (0.00ns)   --->   "%packed_weights_34_a = getelementptr [9216 x i8]* %packed_weights_34, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 660 'getelementptr' 'packed_weights_34_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 661 [1/1] (0.00ns)   --->   "%packed_weights_35_a = getelementptr [9216 x i8]* %packed_weights_35, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 661 'getelementptr' 'packed_weights_35_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 662 [1/1] (0.00ns)   --->   "%packed_weights_36_a = getelementptr [9216 x i8]* %packed_weights_36, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 662 'getelementptr' 'packed_weights_36_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 663 [1/1] (0.00ns)   --->   "%packed_weights_37_a = getelementptr [9216 x i8]* %packed_weights_37, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 663 'getelementptr' 'packed_weights_37_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "%packed_weights_38_a = getelementptr [9216 x i8]* %packed_weights_38, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 664 'getelementptr' 'packed_weights_38_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (0.00ns)   --->   "%packed_weights_39_a = getelementptr [9216 x i8]* %packed_weights_39, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 665 'getelementptr' 'packed_weights_39_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 666 [1/1] (0.00ns)   --->   "%packed_weights_40_a = getelementptr [9216 x i8]* %packed_weights_40, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 666 'getelementptr' 'packed_weights_40_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%packed_weights_41_a = getelementptr [9216 x i8]* %packed_weights_41, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 667 'getelementptr' 'packed_weights_41_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%packed_weights_42_a = getelementptr [9216 x i8]* %packed_weights_42, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 668 'getelementptr' 'packed_weights_42_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%packed_weights_43_a = getelementptr [9216 x i8]* %packed_weights_43, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 669 'getelementptr' 'packed_weights_43_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns)   --->   "%packed_weights_44_a = getelementptr [9216 x i8]* %packed_weights_44, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 670 'getelementptr' 'packed_weights_44_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (0.00ns)   --->   "%packed_weights_45_a = getelementptr [9216 x i8]* %packed_weights_45, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 671 'getelementptr' 'packed_weights_45_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%packed_weights_46_a = getelementptr [9216 x i8]* %packed_weights_46, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 672 'getelementptr' 'packed_weights_46_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%packed_weights_47_a = getelementptr [9216 x i8]* %packed_weights_47, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 673 'getelementptr' 'packed_weights_47_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns)   --->   "%packed_weights_48_a = getelementptr [9216 x i8]* %packed_weights_48, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 674 'getelementptr' 'packed_weights_48_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%packed_weights_49_a = getelementptr [9216 x i8]* %packed_weights_49, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 675 'getelementptr' 'packed_weights_49_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (0.00ns)   --->   "%packed_weights_50_a = getelementptr [9216 x i8]* %packed_weights_50, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 676 'getelementptr' 'packed_weights_50_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%packed_weights_51_a = getelementptr [9216 x i8]* %packed_weights_51, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 677 'getelementptr' 'packed_weights_51_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%packed_weights_52_a = getelementptr [9216 x i8]* %packed_weights_52, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 678 'getelementptr' 'packed_weights_52_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.00ns)   --->   "%packed_weights_53_a = getelementptr [9216 x i8]* %packed_weights_53, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 679 'getelementptr' 'packed_weights_53_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%packed_weights_54_a = getelementptr [9216 x i8]* %packed_weights_54, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 680 'getelementptr' 'packed_weights_54_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%packed_weights_55_a = getelementptr [9216 x i8]* %packed_weights_55, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 681 'getelementptr' 'packed_weights_55_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%packed_weights_56_a = getelementptr [9216 x i8]* %packed_weights_56, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 682 'getelementptr' 'packed_weights_56_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%packed_weights_57_a = getelementptr [9216 x i8]* %packed_weights_57, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 683 'getelementptr' 'packed_weights_57_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%packed_weights_58_a = getelementptr [9216 x i8]* %packed_weights_58, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 684 'getelementptr' 'packed_weights_58_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.00ns)   --->   "%packed_weights_59_a = getelementptr [9216 x i8]* %packed_weights_59, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 685 'getelementptr' 'packed_weights_59_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 686 [1/1] (0.00ns)   --->   "%packed_weights_60_a = getelementptr [9216 x i8]* %packed_weights_60, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 686 'getelementptr' 'packed_weights_60_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 687 [1/1] (0.00ns)   --->   "%packed_weights_61_a = getelementptr [9216 x i8]* %packed_weights_61, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 687 'getelementptr' 'packed_weights_61_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 688 [1/1] (0.00ns)   --->   "%packed_weights_62_a = getelementptr [9216 x i8]* %packed_weights_62, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 688 'getelementptr' 'packed_weights_62_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 689 [1/1] (0.00ns)   --->   "%packed_weights_63_a = getelementptr [9216 x i8]* %packed_weights_63, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 689 'getelementptr' 'packed_weights_63_a' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 690 [2/2] (3.25ns)   --->   "%packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1" [./layer.h:124]   --->   Operation 690 'load' 'packed_weights_0_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 691 [1/2] (2.32ns)   --->   "%input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 691 'load' 'input_0_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 692 [1/2] (2.32ns)   --->   "%input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 692 'load' 'input_0_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 693 [1/2] (2.32ns)   --->   "%input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 693 'load' 'input_0_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 694 [1/2] (2.32ns)   --->   "%input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 694 'load' 'input_0_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 695 [2/2] (3.25ns)   --->   "%packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1" [./layer.h:124]   --->   Operation 695 'load' 'packed_weights_1_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 696 [1/2] (2.32ns)   --->   "%input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 696 'load' 'input_1_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 697 [1/2] (2.32ns)   --->   "%input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 697 'load' 'input_1_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 698 [1/2] (2.32ns)   --->   "%input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 698 'load' 'input_1_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 699 [1/2] (2.32ns)   --->   "%input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 699 'load' 'input_1_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 700 [2/2] (3.25ns)   --->   "%packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1" [./layer.h:124]   --->   Operation 700 'load' 'packed_weights_2_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 701 [1/2] (2.32ns)   --->   "%input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 701 'load' 'input_2_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 702 [1/2] (2.32ns)   --->   "%input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 702 'load' 'input_2_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 703 [1/2] (2.32ns)   --->   "%input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 703 'load' 'input_2_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 704 [1/2] (2.32ns)   --->   "%input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 704 'load' 'input_2_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 705 [2/2] (3.25ns)   --->   "%packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1" [./layer.h:124]   --->   Operation 705 'load' 'packed_weights_3_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 706 [1/2] (2.32ns)   --->   "%input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 706 'load' 'input_3_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 707 [1/2] (2.32ns)   --->   "%input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 707 'load' 'input_3_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 708 [1/2] (2.32ns)   --->   "%input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 708 'load' 'input_3_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 709 [1/2] (2.32ns)   --->   "%input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 709 'load' 'input_3_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 710 [2/2] (3.25ns)   --->   "%packed_weights_4_lo = load i8* %packed_weights_4_ad, align 1" [./layer.h:124]   --->   Operation 710 'load' 'packed_weights_4_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 711 [1/2] (2.32ns)   --->   "%input_4_0_0_V_loa = load i8* %input_4_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 711 'load' 'input_4_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 712 [1/2] (2.32ns)   --->   "%input_4_1_0_V_loa = load i8* %input_4_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 712 'load' 'input_4_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 713 [1/2] (2.32ns)   --->   "%input_4_2_0_V_loa = load i8* %input_4_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 713 'load' 'input_4_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 714 [1/2] (2.32ns)   --->   "%input_4_3_0_V_loa = load i8* %input_4_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 714 'load' 'input_4_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 715 [2/2] (3.25ns)   --->   "%packed_weights_5_lo = load i8* %packed_weights_5_ad, align 1" [./layer.h:124]   --->   Operation 715 'load' 'packed_weights_5_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 716 [1/2] (2.32ns)   --->   "%input_5_0_0_V_loa = load i8* %input_5_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 716 'load' 'input_5_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 717 [1/2] (2.32ns)   --->   "%input_5_1_0_V_loa = load i8* %input_5_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 717 'load' 'input_5_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 718 [1/2] (2.32ns)   --->   "%input_5_2_0_V_loa = load i8* %input_5_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 718 'load' 'input_5_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 719 [1/2] (2.32ns)   --->   "%input_5_3_0_V_loa = load i8* %input_5_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 719 'load' 'input_5_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 720 [2/2] (3.25ns)   --->   "%packed_weights_6_lo = load i8* %packed_weights_6_ad, align 1" [./layer.h:124]   --->   Operation 720 'load' 'packed_weights_6_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 721 [1/2] (2.32ns)   --->   "%input_6_0_0_V_loa = load i8* %input_6_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 721 'load' 'input_6_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 722 [1/2] (2.32ns)   --->   "%input_6_1_0_V_loa = load i8* %input_6_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 722 'load' 'input_6_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 723 [1/2] (2.32ns)   --->   "%input_6_2_0_V_loa = load i8* %input_6_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 723 'load' 'input_6_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 724 [1/2] (2.32ns)   --->   "%input_6_3_0_V_loa = load i8* %input_6_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 724 'load' 'input_6_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 725 [2/2] (3.25ns)   --->   "%packed_weights_7_lo = load i8* %packed_weights_7_ad, align 1" [./layer.h:124]   --->   Operation 725 'load' 'packed_weights_7_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 726 [1/2] (2.32ns)   --->   "%input_7_0_0_V_loa = load i8* %input_7_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 726 'load' 'input_7_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 727 [1/2] (2.32ns)   --->   "%input_7_1_0_V_loa = load i8* %input_7_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 727 'load' 'input_7_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 728 [1/2] (2.32ns)   --->   "%input_7_2_0_V_loa = load i8* %input_7_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 728 'load' 'input_7_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 729 [1/2] (2.32ns)   --->   "%input_7_3_0_V_loa = load i8* %input_7_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 729 'load' 'input_7_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 730 [2/2] (3.25ns)   --->   "%packed_weights_8_lo = load i8* %packed_weights_8_ad, align 1" [./layer.h:124]   --->   Operation 730 'load' 'packed_weights_8_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 731 [1/2] (2.32ns)   --->   "%input_8_0_0_V_loa = load i8* %input_8_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 731 'load' 'input_8_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 732 [1/2] (2.32ns)   --->   "%input_8_1_0_V_loa = load i8* %input_8_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 732 'load' 'input_8_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 733 [1/2] (2.32ns)   --->   "%input_8_2_0_V_loa = load i8* %input_8_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 733 'load' 'input_8_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 734 [1/2] (2.32ns)   --->   "%input_8_3_0_V_loa = load i8* %input_8_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 734 'load' 'input_8_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 735 [2/2] (3.25ns)   --->   "%packed_weights_9_lo = load i8* %packed_weights_9_ad, align 1" [./layer.h:124]   --->   Operation 735 'load' 'packed_weights_9_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 736 [1/2] (2.32ns)   --->   "%input_9_0_0_V_loa = load i8* %input_9_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 736 'load' 'input_9_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 737 [1/2] (2.32ns)   --->   "%input_9_1_0_V_loa = load i8* %input_9_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 737 'load' 'input_9_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 738 [1/2] (2.32ns)   --->   "%input_9_2_0_V_loa = load i8* %input_9_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 738 'load' 'input_9_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 739 [1/2] (2.32ns)   --->   "%input_9_3_0_V_loa = load i8* %input_9_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 739 'load' 'input_9_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 740 [2/2] (3.25ns)   --->   "%packed_weights_10_l = load i8* %packed_weights_10_a, align 1" [./layer.h:124]   --->   Operation 740 'load' 'packed_weights_10_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 741 [1/2] (2.32ns)   --->   "%input_10_0_0_V_lo = load i8* %input_10_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 741 'load' 'input_10_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 742 [1/2] (2.32ns)   --->   "%input_10_1_0_V_lo = load i8* %input_10_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 742 'load' 'input_10_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 743 [1/2] (2.32ns)   --->   "%input_10_2_0_V_lo = load i8* %input_10_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 743 'load' 'input_10_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 744 [1/2] (2.32ns)   --->   "%input_10_3_0_V_lo = load i8* %input_10_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 744 'load' 'input_10_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 745 [2/2] (3.25ns)   --->   "%packed_weights_11_l = load i8* %packed_weights_11_a, align 1" [./layer.h:124]   --->   Operation 745 'load' 'packed_weights_11_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 746 [1/2] (2.32ns)   --->   "%input_11_0_0_V_lo = load i8* %input_11_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 746 'load' 'input_11_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 747 [1/2] (2.32ns)   --->   "%input_11_1_0_V_lo = load i8* %input_11_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 747 'load' 'input_11_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 748 [1/2] (2.32ns)   --->   "%input_11_2_0_V_lo = load i8* %input_11_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 748 'load' 'input_11_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 749 [1/2] (2.32ns)   --->   "%input_11_3_0_V_lo = load i8* %input_11_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 749 'load' 'input_11_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 750 [2/2] (3.25ns)   --->   "%packed_weights_12_l = load i8* %packed_weights_12_a, align 1" [./layer.h:124]   --->   Operation 750 'load' 'packed_weights_12_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 751 [1/2] (2.32ns)   --->   "%input_12_0_0_V_lo = load i8* %input_12_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 751 'load' 'input_12_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 752 [1/2] (2.32ns)   --->   "%input_12_1_0_V_lo = load i8* %input_12_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 752 'load' 'input_12_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 753 [1/2] (2.32ns)   --->   "%input_12_2_0_V_lo = load i8* %input_12_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 753 'load' 'input_12_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 754 [1/2] (2.32ns)   --->   "%input_12_3_0_V_lo = load i8* %input_12_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 754 'load' 'input_12_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 755 [2/2] (3.25ns)   --->   "%packed_weights_13_l = load i8* %packed_weights_13_a, align 1" [./layer.h:124]   --->   Operation 755 'load' 'packed_weights_13_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 756 [1/2] (2.32ns)   --->   "%input_13_0_0_V_lo = load i8* %input_13_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 756 'load' 'input_13_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 757 [1/2] (2.32ns)   --->   "%input_13_1_0_V_lo = load i8* %input_13_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 757 'load' 'input_13_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 758 [1/2] (2.32ns)   --->   "%input_13_2_0_V_lo = load i8* %input_13_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 758 'load' 'input_13_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 759 [1/2] (2.32ns)   --->   "%input_13_3_0_V_lo = load i8* %input_13_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 759 'load' 'input_13_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 760 [2/2] (3.25ns)   --->   "%packed_weights_14_l = load i8* %packed_weights_14_a, align 1" [./layer.h:124]   --->   Operation 760 'load' 'packed_weights_14_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 761 [1/2] (2.32ns)   --->   "%input_14_0_0_V_lo = load i8* %input_14_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 761 'load' 'input_14_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 762 [1/2] (2.32ns)   --->   "%input_14_1_0_V_lo = load i8* %input_14_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 762 'load' 'input_14_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 763 [1/2] (2.32ns)   --->   "%input_14_2_0_V_lo = load i8* %input_14_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 763 'load' 'input_14_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 764 [1/2] (2.32ns)   --->   "%input_14_3_0_V_lo = load i8* %input_14_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 764 'load' 'input_14_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 765 [2/2] (3.25ns)   --->   "%packed_weights_15_l = load i8* %packed_weights_15_a, align 1" [./layer.h:124]   --->   Operation 765 'load' 'packed_weights_15_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 766 [1/2] (2.32ns)   --->   "%input_15_0_0_V_lo = load i8* %input_15_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 766 'load' 'input_15_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 767 [1/2] (2.32ns)   --->   "%input_15_1_0_V_lo = load i8* %input_15_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 767 'load' 'input_15_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 768 [1/2] (2.32ns)   --->   "%input_15_2_0_V_lo = load i8* %input_15_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 768 'load' 'input_15_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 769 [1/2] (2.32ns)   --->   "%input_15_3_0_V_lo = load i8* %input_15_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 769 'load' 'input_15_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 770 [2/2] (3.25ns)   --->   "%packed_weights_16_l = load i8* %packed_weights_16_a, align 1" [./layer.h:124]   --->   Operation 770 'load' 'packed_weights_16_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 771 [1/2] (2.32ns)   --->   "%input_16_0_0_V_lo = load i8* %input_16_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 771 'load' 'input_16_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 772 [1/2] (2.32ns)   --->   "%input_16_1_0_V_lo = load i8* %input_16_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 772 'load' 'input_16_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 773 [1/2] (2.32ns)   --->   "%input_16_2_0_V_lo = load i8* %input_16_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 773 'load' 'input_16_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 774 [1/2] (2.32ns)   --->   "%input_16_3_0_V_lo = load i8* %input_16_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 774 'load' 'input_16_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 775 [2/2] (3.25ns)   --->   "%packed_weights_17_l = load i8* %packed_weights_17_a, align 1" [./layer.h:124]   --->   Operation 775 'load' 'packed_weights_17_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 776 [1/2] (2.32ns)   --->   "%input_17_0_0_V_lo = load i8* %input_17_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 776 'load' 'input_17_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 777 [1/2] (2.32ns)   --->   "%input_17_1_0_V_lo = load i8* %input_17_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 777 'load' 'input_17_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 778 [1/2] (2.32ns)   --->   "%input_17_2_0_V_lo = load i8* %input_17_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 778 'load' 'input_17_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 779 [1/2] (2.32ns)   --->   "%input_17_3_0_V_lo = load i8* %input_17_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 779 'load' 'input_17_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 780 [2/2] (3.25ns)   --->   "%packed_weights_18_l = load i8* %packed_weights_18_a, align 1" [./layer.h:124]   --->   Operation 780 'load' 'packed_weights_18_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 781 [1/2] (2.32ns)   --->   "%input_18_0_0_V_lo = load i8* %input_18_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 781 'load' 'input_18_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 782 [1/2] (2.32ns)   --->   "%input_18_1_0_V_lo = load i8* %input_18_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 782 'load' 'input_18_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 783 [1/2] (2.32ns)   --->   "%input_18_2_0_V_lo = load i8* %input_18_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 783 'load' 'input_18_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 784 [1/2] (2.32ns)   --->   "%input_18_3_0_V_lo = load i8* %input_18_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 784 'load' 'input_18_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 785 [2/2] (3.25ns)   --->   "%packed_weights_19_l = load i8* %packed_weights_19_a, align 1" [./layer.h:124]   --->   Operation 785 'load' 'packed_weights_19_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 786 [1/2] (2.32ns)   --->   "%input_19_0_0_V_lo = load i8* %input_19_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 786 'load' 'input_19_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 787 [1/2] (2.32ns)   --->   "%input_19_1_0_V_lo = load i8* %input_19_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 787 'load' 'input_19_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 788 [1/2] (2.32ns)   --->   "%input_19_2_0_V_lo = load i8* %input_19_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 788 'load' 'input_19_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 789 [1/2] (2.32ns)   --->   "%input_19_3_0_V_lo = load i8* %input_19_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 789 'load' 'input_19_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 790 [2/2] (3.25ns)   --->   "%packed_weights_20_l = load i8* %packed_weights_20_a, align 1" [./layer.h:124]   --->   Operation 790 'load' 'packed_weights_20_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 791 [1/2] (2.32ns)   --->   "%input_20_0_0_V_lo = load i8* %input_20_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 791 'load' 'input_20_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 792 [1/2] (2.32ns)   --->   "%input_20_1_0_V_lo = load i8* %input_20_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 792 'load' 'input_20_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 793 [1/2] (2.32ns)   --->   "%input_20_2_0_V_lo = load i8* %input_20_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 793 'load' 'input_20_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 794 [1/2] (2.32ns)   --->   "%input_20_3_0_V_lo = load i8* %input_20_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 794 'load' 'input_20_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 795 [2/2] (3.25ns)   --->   "%packed_weights_21_l = load i8* %packed_weights_21_a, align 1" [./layer.h:124]   --->   Operation 795 'load' 'packed_weights_21_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 796 [1/2] (2.32ns)   --->   "%input_21_0_0_V_lo = load i8* %input_21_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 796 'load' 'input_21_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 797 [1/2] (2.32ns)   --->   "%input_21_1_0_V_lo = load i8* %input_21_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 797 'load' 'input_21_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 798 [1/2] (2.32ns)   --->   "%input_21_2_0_V_lo = load i8* %input_21_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 798 'load' 'input_21_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 799 [1/2] (2.32ns)   --->   "%input_21_3_0_V_lo = load i8* %input_21_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 799 'load' 'input_21_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 800 [2/2] (3.25ns)   --->   "%packed_weights_22_l = load i8* %packed_weights_22_a, align 1" [./layer.h:124]   --->   Operation 800 'load' 'packed_weights_22_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 801 [1/2] (2.32ns)   --->   "%input_22_0_0_V_lo = load i8* %input_22_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 801 'load' 'input_22_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 802 [1/2] (2.32ns)   --->   "%input_22_1_0_V_lo = load i8* %input_22_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 802 'load' 'input_22_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 803 [1/2] (2.32ns)   --->   "%input_22_2_0_V_lo = load i8* %input_22_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 803 'load' 'input_22_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 804 [1/2] (2.32ns)   --->   "%input_22_3_0_V_lo = load i8* %input_22_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 804 'load' 'input_22_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 805 [2/2] (3.25ns)   --->   "%packed_weights_23_l = load i8* %packed_weights_23_a, align 1" [./layer.h:124]   --->   Operation 805 'load' 'packed_weights_23_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 806 [1/2] (2.32ns)   --->   "%input_23_0_0_V_lo = load i8* %input_23_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 806 'load' 'input_23_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 807 [1/2] (2.32ns)   --->   "%input_23_1_0_V_lo = load i8* %input_23_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 807 'load' 'input_23_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 808 [1/2] (2.32ns)   --->   "%input_23_2_0_V_lo = load i8* %input_23_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 808 'load' 'input_23_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 809 [1/2] (2.32ns)   --->   "%input_23_3_0_V_lo = load i8* %input_23_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 809 'load' 'input_23_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 810 [2/2] (3.25ns)   --->   "%packed_weights_24_l = load i8* %packed_weights_24_a, align 1" [./layer.h:124]   --->   Operation 810 'load' 'packed_weights_24_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 811 [1/2] (2.32ns)   --->   "%input_24_0_0_V_lo = load i8* %input_24_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 811 'load' 'input_24_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 812 [1/2] (2.32ns)   --->   "%input_24_1_0_V_lo = load i8* %input_24_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 812 'load' 'input_24_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 813 [1/2] (2.32ns)   --->   "%input_24_2_0_V_lo = load i8* %input_24_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 813 'load' 'input_24_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 814 [1/2] (2.32ns)   --->   "%input_24_3_0_V_lo = load i8* %input_24_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 814 'load' 'input_24_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 815 [2/2] (3.25ns)   --->   "%packed_weights_25_l = load i8* %packed_weights_25_a, align 1" [./layer.h:124]   --->   Operation 815 'load' 'packed_weights_25_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 816 [1/2] (2.32ns)   --->   "%input_25_0_0_V_lo = load i8* %input_25_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 816 'load' 'input_25_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 817 [1/2] (2.32ns)   --->   "%input_25_1_0_V_lo = load i8* %input_25_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 817 'load' 'input_25_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 818 [1/2] (2.32ns)   --->   "%input_25_2_0_V_lo = load i8* %input_25_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 818 'load' 'input_25_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 819 [1/2] (2.32ns)   --->   "%input_25_3_0_V_lo = load i8* %input_25_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 819 'load' 'input_25_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 820 [2/2] (3.25ns)   --->   "%packed_weights_26_l = load i8* %packed_weights_26_a, align 1" [./layer.h:124]   --->   Operation 820 'load' 'packed_weights_26_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 821 [1/2] (2.32ns)   --->   "%input_26_0_0_V_lo = load i8* %input_26_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 821 'load' 'input_26_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 822 [1/2] (2.32ns)   --->   "%input_26_1_0_V_lo = load i8* %input_26_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 822 'load' 'input_26_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 823 [1/2] (2.32ns)   --->   "%input_26_2_0_V_lo = load i8* %input_26_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 823 'load' 'input_26_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 824 [1/2] (2.32ns)   --->   "%input_26_3_0_V_lo = load i8* %input_26_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 824 'load' 'input_26_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 825 [2/2] (3.25ns)   --->   "%packed_weights_27_l = load i8* %packed_weights_27_a, align 1" [./layer.h:124]   --->   Operation 825 'load' 'packed_weights_27_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 826 [1/2] (2.32ns)   --->   "%input_27_0_0_V_lo = load i8* %input_27_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 826 'load' 'input_27_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 827 [1/2] (2.32ns)   --->   "%input_27_1_0_V_lo = load i8* %input_27_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 827 'load' 'input_27_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 828 [1/2] (2.32ns)   --->   "%input_27_2_0_V_lo = load i8* %input_27_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 828 'load' 'input_27_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 829 [1/2] (2.32ns)   --->   "%input_27_3_0_V_lo = load i8* %input_27_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 829 'load' 'input_27_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 830 [2/2] (3.25ns)   --->   "%packed_weights_28_l = load i8* %packed_weights_28_a, align 1" [./layer.h:124]   --->   Operation 830 'load' 'packed_weights_28_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 831 [1/2] (2.32ns)   --->   "%input_28_0_0_V_lo = load i8* %input_28_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 831 'load' 'input_28_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 832 [1/2] (2.32ns)   --->   "%input_28_1_0_V_lo = load i8* %input_28_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 832 'load' 'input_28_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 833 [1/2] (2.32ns)   --->   "%input_28_2_0_V_lo = load i8* %input_28_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 833 'load' 'input_28_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 834 [1/2] (2.32ns)   --->   "%input_28_3_0_V_lo = load i8* %input_28_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 834 'load' 'input_28_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 835 [2/2] (3.25ns)   --->   "%packed_weights_29_l = load i8* %packed_weights_29_a, align 1" [./layer.h:124]   --->   Operation 835 'load' 'packed_weights_29_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 836 [1/2] (2.32ns)   --->   "%input_29_0_0_V_lo = load i8* %input_29_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 836 'load' 'input_29_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 837 [1/2] (2.32ns)   --->   "%input_29_1_0_V_lo = load i8* %input_29_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 837 'load' 'input_29_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 838 [1/2] (2.32ns)   --->   "%input_29_2_0_V_lo = load i8* %input_29_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 838 'load' 'input_29_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 839 [1/2] (2.32ns)   --->   "%input_29_3_0_V_lo = load i8* %input_29_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 839 'load' 'input_29_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 840 [2/2] (3.25ns)   --->   "%packed_weights_30_l = load i8* %packed_weights_30_a, align 1" [./layer.h:124]   --->   Operation 840 'load' 'packed_weights_30_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 841 [1/2] (2.32ns)   --->   "%input_30_0_0_V_lo = load i8* %input_30_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 841 'load' 'input_30_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 842 [1/2] (2.32ns)   --->   "%input_30_1_0_V_lo = load i8* %input_30_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 842 'load' 'input_30_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 843 [1/2] (2.32ns)   --->   "%input_30_2_0_V_lo = load i8* %input_30_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 843 'load' 'input_30_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 844 [1/2] (2.32ns)   --->   "%input_30_3_0_V_lo = load i8* %input_30_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 844 'load' 'input_30_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 845 [2/2] (3.25ns)   --->   "%packed_weights_31_l = load i8* %packed_weights_31_a, align 1" [./layer.h:124]   --->   Operation 845 'load' 'packed_weights_31_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 846 [1/2] (2.32ns)   --->   "%input_31_0_0_V_lo = load i8* %input_31_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 846 'load' 'input_31_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 847 [1/2] (2.32ns)   --->   "%input_31_1_0_V_lo = load i8* %input_31_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 847 'load' 'input_31_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 848 [1/2] (2.32ns)   --->   "%input_31_2_0_V_lo = load i8* %input_31_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 848 'load' 'input_31_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 849 [1/2] (2.32ns)   --->   "%input_31_3_0_V_lo = load i8* %input_31_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 849 'load' 'input_31_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 850 [2/2] (3.25ns)   --->   "%packed_weights_32_l = load i8* %packed_weights_32_a, align 1" [./layer.h:124]   --->   Operation 850 'load' 'packed_weights_32_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 851 [1/2] (2.32ns)   --->   "%input_32_0_0_V_lo = load i8* %input_32_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 851 'load' 'input_32_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 852 [1/2] (2.32ns)   --->   "%input_32_1_0_V_lo = load i8* %input_32_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 852 'load' 'input_32_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 853 [1/2] (2.32ns)   --->   "%input_32_2_0_V_lo = load i8* %input_32_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 853 'load' 'input_32_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 854 [1/2] (2.32ns)   --->   "%input_32_3_0_V_lo = load i8* %input_32_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 854 'load' 'input_32_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 855 [2/2] (3.25ns)   --->   "%packed_weights_33_l = load i8* %packed_weights_33_a, align 1" [./layer.h:124]   --->   Operation 855 'load' 'packed_weights_33_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 856 [1/2] (2.32ns)   --->   "%input_33_0_0_V_lo = load i8* %input_33_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 856 'load' 'input_33_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 857 [1/2] (2.32ns)   --->   "%input_33_1_0_V_lo = load i8* %input_33_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 857 'load' 'input_33_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 858 [1/2] (2.32ns)   --->   "%input_33_2_0_V_lo = load i8* %input_33_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 858 'load' 'input_33_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 859 [1/2] (2.32ns)   --->   "%input_33_3_0_V_lo = load i8* %input_33_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 859 'load' 'input_33_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 860 [2/2] (3.25ns)   --->   "%packed_weights_34_l = load i8* %packed_weights_34_a, align 1" [./layer.h:124]   --->   Operation 860 'load' 'packed_weights_34_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 861 [1/2] (2.32ns)   --->   "%input_34_0_0_V_lo = load i8* %input_34_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 861 'load' 'input_34_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 862 [1/2] (2.32ns)   --->   "%input_34_1_0_V_lo = load i8* %input_34_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 862 'load' 'input_34_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 863 [1/2] (2.32ns)   --->   "%input_34_2_0_V_lo = load i8* %input_34_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 863 'load' 'input_34_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 864 [1/2] (2.32ns)   --->   "%input_34_3_0_V_lo = load i8* %input_34_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 864 'load' 'input_34_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 865 [2/2] (3.25ns)   --->   "%packed_weights_35_l = load i8* %packed_weights_35_a, align 1" [./layer.h:124]   --->   Operation 865 'load' 'packed_weights_35_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 866 [1/2] (2.32ns)   --->   "%input_35_0_0_V_lo = load i8* %input_35_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 866 'load' 'input_35_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 867 [1/2] (2.32ns)   --->   "%input_35_1_0_V_lo = load i8* %input_35_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 867 'load' 'input_35_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 868 [1/2] (2.32ns)   --->   "%input_35_2_0_V_lo = load i8* %input_35_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 868 'load' 'input_35_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 869 [1/2] (2.32ns)   --->   "%input_35_3_0_V_lo = load i8* %input_35_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 869 'load' 'input_35_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 870 [2/2] (3.25ns)   --->   "%packed_weights_36_l = load i8* %packed_weights_36_a, align 1" [./layer.h:124]   --->   Operation 870 'load' 'packed_weights_36_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 871 [1/2] (2.32ns)   --->   "%input_36_0_0_V_lo = load i8* %input_36_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 871 'load' 'input_36_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 872 [1/2] (2.32ns)   --->   "%input_36_1_0_V_lo = load i8* %input_36_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 872 'load' 'input_36_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 873 [1/2] (2.32ns)   --->   "%input_36_2_0_V_lo = load i8* %input_36_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 873 'load' 'input_36_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 874 [1/2] (2.32ns)   --->   "%input_36_3_0_V_lo = load i8* %input_36_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 874 'load' 'input_36_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 875 [2/2] (3.25ns)   --->   "%packed_weights_37_l = load i8* %packed_weights_37_a, align 1" [./layer.h:124]   --->   Operation 875 'load' 'packed_weights_37_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 876 [1/2] (2.32ns)   --->   "%input_37_0_0_V_lo = load i8* %input_37_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 876 'load' 'input_37_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 877 [1/2] (2.32ns)   --->   "%input_37_1_0_V_lo = load i8* %input_37_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 877 'load' 'input_37_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 878 [1/2] (2.32ns)   --->   "%input_37_2_0_V_lo = load i8* %input_37_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 878 'load' 'input_37_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 879 [1/2] (2.32ns)   --->   "%input_37_3_0_V_lo = load i8* %input_37_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 879 'load' 'input_37_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 880 [2/2] (3.25ns)   --->   "%packed_weights_38_l = load i8* %packed_weights_38_a, align 1" [./layer.h:124]   --->   Operation 880 'load' 'packed_weights_38_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 881 [1/2] (2.32ns)   --->   "%input_38_0_0_V_lo = load i8* %input_38_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 881 'load' 'input_38_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 882 [1/2] (2.32ns)   --->   "%input_38_1_0_V_lo = load i8* %input_38_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 882 'load' 'input_38_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 883 [1/2] (2.32ns)   --->   "%input_38_2_0_V_lo = load i8* %input_38_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 883 'load' 'input_38_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 884 [1/2] (2.32ns)   --->   "%input_38_3_0_V_lo = load i8* %input_38_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 884 'load' 'input_38_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 885 [2/2] (3.25ns)   --->   "%packed_weights_39_l = load i8* %packed_weights_39_a, align 1" [./layer.h:124]   --->   Operation 885 'load' 'packed_weights_39_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 886 [1/2] (2.32ns)   --->   "%input_39_0_0_V_lo = load i8* %input_39_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 886 'load' 'input_39_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 887 [1/2] (2.32ns)   --->   "%input_39_1_0_V_lo = load i8* %input_39_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 887 'load' 'input_39_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 888 [1/2] (2.32ns)   --->   "%input_39_2_0_V_lo = load i8* %input_39_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 888 'load' 'input_39_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 889 [1/2] (2.32ns)   --->   "%input_39_3_0_V_lo = load i8* %input_39_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 889 'load' 'input_39_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 890 [2/2] (3.25ns)   --->   "%packed_weights_40_l = load i8* %packed_weights_40_a, align 1" [./layer.h:124]   --->   Operation 890 'load' 'packed_weights_40_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 891 [1/2] (2.32ns)   --->   "%input_40_0_0_V_lo = load i8* %input_40_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 891 'load' 'input_40_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 892 [1/2] (2.32ns)   --->   "%input_40_1_0_V_lo = load i8* %input_40_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 892 'load' 'input_40_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 893 [1/2] (2.32ns)   --->   "%input_40_2_0_V_lo = load i8* %input_40_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 893 'load' 'input_40_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 894 [1/2] (2.32ns)   --->   "%input_40_3_0_V_lo = load i8* %input_40_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 894 'load' 'input_40_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 895 [2/2] (3.25ns)   --->   "%packed_weights_41_l = load i8* %packed_weights_41_a, align 1" [./layer.h:124]   --->   Operation 895 'load' 'packed_weights_41_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 896 [1/2] (2.32ns)   --->   "%input_41_0_0_V_lo = load i8* %input_41_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 896 'load' 'input_41_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 897 [1/2] (2.32ns)   --->   "%input_41_1_0_V_lo = load i8* %input_41_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 897 'load' 'input_41_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 898 [1/2] (2.32ns)   --->   "%input_41_2_0_V_lo = load i8* %input_41_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 898 'load' 'input_41_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 899 [1/2] (2.32ns)   --->   "%input_41_3_0_V_lo = load i8* %input_41_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 899 'load' 'input_41_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 900 [2/2] (3.25ns)   --->   "%packed_weights_42_l = load i8* %packed_weights_42_a, align 1" [./layer.h:124]   --->   Operation 900 'load' 'packed_weights_42_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 901 [1/2] (2.32ns)   --->   "%input_42_0_0_V_lo = load i8* %input_42_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 901 'load' 'input_42_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 902 [1/2] (2.32ns)   --->   "%input_42_1_0_V_lo = load i8* %input_42_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 902 'load' 'input_42_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 903 [1/2] (2.32ns)   --->   "%input_42_2_0_V_lo = load i8* %input_42_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 903 'load' 'input_42_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 904 [1/2] (2.32ns)   --->   "%input_42_3_0_V_lo = load i8* %input_42_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 904 'load' 'input_42_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 905 [2/2] (3.25ns)   --->   "%packed_weights_43_l = load i8* %packed_weights_43_a, align 1" [./layer.h:124]   --->   Operation 905 'load' 'packed_weights_43_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 906 [1/2] (2.32ns)   --->   "%input_43_0_0_V_lo = load i8* %input_43_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 906 'load' 'input_43_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 907 [1/2] (2.32ns)   --->   "%input_43_1_0_V_lo = load i8* %input_43_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 907 'load' 'input_43_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 908 [1/2] (2.32ns)   --->   "%input_43_2_0_V_lo = load i8* %input_43_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 908 'load' 'input_43_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 909 [1/2] (2.32ns)   --->   "%input_43_3_0_V_lo = load i8* %input_43_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 909 'load' 'input_43_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 910 [2/2] (3.25ns)   --->   "%packed_weights_44_l = load i8* %packed_weights_44_a, align 1" [./layer.h:124]   --->   Operation 910 'load' 'packed_weights_44_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 911 [1/2] (2.32ns)   --->   "%input_44_0_0_V_lo = load i8* %input_44_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 911 'load' 'input_44_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 912 [1/2] (2.32ns)   --->   "%input_44_1_0_V_lo = load i8* %input_44_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 912 'load' 'input_44_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 913 [1/2] (2.32ns)   --->   "%input_44_2_0_V_lo = load i8* %input_44_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 913 'load' 'input_44_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 914 [1/2] (2.32ns)   --->   "%input_44_3_0_V_lo = load i8* %input_44_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 914 'load' 'input_44_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 915 [2/2] (3.25ns)   --->   "%packed_weights_45_l = load i8* %packed_weights_45_a, align 1" [./layer.h:124]   --->   Operation 915 'load' 'packed_weights_45_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 916 [1/2] (2.32ns)   --->   "%input_45_0_0_V_lo = load i8* %input_45_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 916 'load' 'input_45_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 917 [1/2] (2.32ns)   --->   "%input_45_1_0_V_lo = load i8* %input_45_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 917 'load' 'input_45_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 918 [1/2] (2.32ns)   --->   "%input_45_2_0_V_lo = load i8* %input_45_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 918 'load' 'input_45_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 919 [1/2] (2.32ns)   --->   "%input_45_3_0_V_lo = load i8* %input_45_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 919 'load' 'input_45_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 920 [2/2] (3.25ns)   --->   "%packed_weights_46_l = load i8* %packed_weights_46_a, align 1" [./layer.h:124]   --->   Operation 920 'load' 'packed_weights_46_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 921 [1/2] (2.32ns)   --->   "%input_46_0_0_V_lo = load i8* %input_46_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 921 'load' 'input_46_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 922 [1/2] (2.32ns)   --->   "%input_46_1_0_V_lo = load i8* %input_46_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 922 'load' 'input_46_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 923 [1/2] (2.32ns)   --->   "%input_46_2_0_V_lo = load i8* %input_46_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 923 'load' 'input_46_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 924 [1/2] (2.32ns)   --->   "%input_46_3_0_V_lo = load i8* %input_46_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 924 'load' 'input_46_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 925 [2/2] (3.25ns)   --->   "%packed_weights_47_l = load i8* %packed_weights_47_a, align 1" [./layer.h:124]   --->   Operation 925 'load' 'packed_weights_47_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 926 [1/2] (2.32ns)   --->   "%input_47_0_0_V_lo = load i8* %input_47_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 926 'load' 'input_47_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 927 [1/2] (2.32ns)   --->   "%input_47_1_0_V_lo = load i8* %input_47_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 927 'load' 'input_47_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 928 [1/2] (2.32ns)   --->   "%input_47_2_0_V_lo = load i8* %input_47_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 928 'load' 'input_47_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 929 [1/2] (2.32ns)   --->   "%input_47_3_0_V_lo = load i8* %input_47_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 929 'load' 'input_47_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 930 [2/2] (3.25ns)   --->   "%packed_weights_48_l = load i8* %packed_weights_48_a, align 1" [./layer.h:124]   --->   Operation 930 'load' 'packed_weights_48_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 931 [1/2] (2.32ns)   --->   "%input_48_0_0_V_lo = load i8* %input_48_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 931 'load' 'input_48_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 932 [1/2] (2.32ns)   --->   "%input_48_1_0_V_lo = load i8* %input_48_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 932 'load' 'input_48_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 933 [1/2] (2.32ns)   --->   "%input_48_2_0_V_lo = load i8* %input_48_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 933 'load' 'input_48_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 934 [1/2] (2.32ns)   --->   "%input_48_3_0_V_lo = load i8* %input_48_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 934 'load' 'input_48_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 935 [2/2] (3.25ns)   --->   "%packed_weights_49_l = load i8* %packed_weights_49_a, align 1" [./layer.h:124]   --->   Operation 935 'load' 'packed_weights_49_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 936 [1/2] (2.32ns)   --->   "%input_49_0_0_V_lo = load i8* %input_49_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 936 'load' 'input_49_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 937 [1/2] (2.32ns)   --->   "%input_49_1_0_V_lo = load i8* %input_49_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 937 'load' 'input_49_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 938 [1/2] (2.32ns)   --->   "%input_49_2_0_V_lo = load i8* %input_49_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 938 'load' 'input_49_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 939 [1/2] (2.32ns)   --->   "%input_49_3_0_V_lo = load i8* %input_49_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 939 'load' 'input_49_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 940 [2/2] (3.25ns)   --->   "%packed_weights_50_l = load i8* %packed_weights_50_a, align 1" [./layer.h:124]   --->   Operation 940 'load' 'packed_weights_50_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 941 [1/2] (2.32ns)   --->   "%input_50_0_0_V_lo = load i8* %input_50_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 941 'load' 'input_50_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 942 [1/2] (2.32ns)   --->   "%input_50_1_0_V_lo = load i8* %input_50_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 942 'load' 'input_50_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 943 [1/2] (2.32ns)   --->   "%input_50_2_0_V_lo = load i8* %input_50_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 943 'load' 'input_50_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 944 [1/2] (2.32ns)   --->   "%input_50_3_0_V_lo = load i8* %input_50_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 944 'load' 'input_50_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 945 [2/2] (3.25ns)   --->   "%packed_weights_51_l = load i8* %packed_weights_51_a, align 1" [./layer.h:124]   --->   Operation 945 'load' 'packed_weights_51_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 946 [1/2] (2.32ns)   --->   "%input_51_0_0_V_lo = load i8* %input_51_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 946 'load' 'input_51_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 947 [1/2] (2.32ns)   --->   "%input_51_1_0_V_lo = load i8* %input_51_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 947 'load' 'input_51_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 948 [1/2] (2.32ns)   --->   "%input_51_2_0_V_lo = load i8* %input_51_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 948 'load' 'input_51_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 949 [1/2] (2.32ns)   --->   "%input_51_3_0_V_lo = load i8* %input_51_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 949 'load' 'input_51_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 950 [2/2] (3.25ns)   --->   "%packed_weights_52_l = load i8* %packed_weights_52_a, align 1" [./layer.h:124]   --->   Operation 950 'load' 'packed_weights_52_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 951 [1/2] (2.32ns)   --->   "%input_52_0_0_V_lo = load i8* %input_52_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 951 'load' 'input_52_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 952 [1/2] (2.32ns)   --->   "%input_52_1_0_V_lo = load i8* %input_52_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 952 'load' 'input_52_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 953 [1/2] (2.32ns)   --->   "%input_52_2_0_V_lo = load i8* %input_52_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 953 'load' 'input_52_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 954 [1/2] (2.32ns)   --->   "%input_52_3_0_V_lo = load i8* %input_52_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 954 'load' 'input_52_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 955 [2/2] (3.25ns)   --->   "%packed_weights_53_l = load i8* %packed_weights_53_a, align 1" [./layer.h:124]   --->   Operation 955 'load' 'packed_weights_53_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 956 [1/2] (2.32ns)   --->   "%input_53_0_0_V_lo = load i8* %input_53_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 956 'load' 'input_53_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 957 [1/2] (2.32ns)   --->   "%input_53_1_0_V_lo = load i8* %input_53_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 957 'load' 'input_53_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 958 [1/2] (2.32ns)   --->   "%input_53_2_0_V_lo = load i8* %input_53_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 958 'load' 'input_53_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 959 [1/2] (2.32ns)   --->   "%input_53_3_0_V_lo = load i8* %input_53_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 959 'load' 'input_53_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 960 [2/2] (3.25ns)   --->   "%packed_weights_54_l = load i8* %packed_weights_54_a, align 1" [./layer.h:124]   --->   Operation 960 'load' 'packed_weights_54_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 961 [1/2] (2.32ns)   --->   "%input_54_0_0_V_lo = load i8* %input_54_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 961 'load' 'input_54_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 962 [1/2] (2.32ns)   --->   "%input_54_1_0_V_lo = load i8* %input_54_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 962 'load' 'input_54_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 963 [1/2] (2.32ns)   --->   "%input_54_2_0_V_lo = load i8* %input_54_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 963 'load' 'input_54_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 964 [1/2] (2.32ns)   --->   "%input_54_3_0_V_lo = load i8* %input_54_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 964 'load' 'input_54_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 965 [2/2] (3.25ns)   --->   "%packed_weights_55_l = load i8* %packed_weights_55_a, align 1" [./layer.h:124]   --->   Operation 965 'load' 'packed_weights_55_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 966 [1/2] (2.32ns)   --->   "%input_55_0_0_V_lo = load i8* %input_55_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 966 'load' 'input_55_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 967 [1/2] (2.32ns)   --->   "%input_55_1_0_V_lo = load i8* %input_55_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 967 'load' 'input_55_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 968 [1/2] (2.32ns)   --->   "%input_55_2_0_V_lo = load i8* %input_55_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 968 'load' 'input_55_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 969 [1/2] (2.32ns)   --->   "%input_55_3_0_V_lo = load i8* %input_55_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 969 'load' 'input_55_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 970 [2/2] (3.25ns)   --->   "%packed_weights_56_l = load i8* %packed_weights_56_a, align 1" [./layer.h:124]   --->   Operation 970 'load' 'packed_weights_56_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 971 [1/2] (2.32ns)   --->   "%input_56_0_0_V_lo = load i8* %input_56_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 971 'load' 'input_56_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 972 [1/2] (2.32ns)   --->   "%input_56_1_0_V_lo = load i8* %input_56_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 972 'load' 'input_56_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 973 [1/2] (2.32ns)   --->   "%input_56_2_0_V_lo = load i8* %input_56_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 973 'load' 'input_56_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 974 [1/2] (2.32ns)   --->   "%input_56_3_0_V_lo = load i8* %input_56_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 974 'load' 'input_56_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 975 [2/2] (3.25ns)   --->   "%packed_weights_57_l = load i8* %packed_weights_57_a, align 1" [./layer.h:124]   --->   Operation 975 'load' 'packed_weights_57_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 976 [1/2] (2.32ns)   --->   "%input_57_0_0_V_lo = load i8* %input_57_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 976 'load' 'input_57_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 977 [1/2] (2.32ns)   --->   "%input_57_1_0_V_lo = load i8* %input_57_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 977 'load' 'input_57_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 978 [1/2] (2.32ns)   --->   "%input_57_2_0_V_lo = load i8* %input_57_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 978 'load' 'input_57_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 979 [1/2] (2.32ns)   --->   "%input_57_3_0_V_lo = load i8* %input_57_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 979 'load' 'input_57_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 980 [2/2] (3.25ns)   --->   "%packed_weights_58_l = load i8* %packed_weights_58_a, align 1" [./layer.h:124]   --->   Operation 980 'load' 'packed_weights_58_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 981 [1/2] (2.32ns)   --->   "%input_58_0_0_V_lo = load i8* %input_58_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 981 'load' 'input_58_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 982 [1/2] (2.32ns)   --->   "%input_58_1_0_V_lo = load i8* %input_58_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 982 'load' 'input_58_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 983 [1/2] (2.32ns)   --->   "%input_58_2_0_V_lo = load i8* %input_58_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 983 'load' 'input_58_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 984 [1/2] (2.32ns)   --->   "%input_58_3_0_V_lo = load i8* %input_58_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 984 'load' 'input_58_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 985 [2/2] (3.25ns)   --->   "%packed_weights_59_l = load i8* %packed_weights_59_a, align 1" [./layer.h:124]   --->   Operation 985 'load' 'packed_weights_59_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 986 [1/2] (2.32ns)   --->   "%input_59_0_0_V_lo = load i8* %input_59_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 986 'load' 'input_59_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 987 [1/2] (2.32ns)   --->   "%input_59_1_0_V_lo = load i8* %input_59_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 987 'load' 'input_59_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 988 [1/2] (2.32ns)   --->   "%input_59_2_0_V_lo = load i8* %input_59_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 988 'load' 'input_59_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 989 [1/2] (2.32ns)   --->   "%input_59_3_0_V_lo = load i8* %input_59_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 989 'load' 'input_59_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 990 [2/2] (3.25ns)   --->   "%packed_weights_60_l = load i8* %packed_weights_60_a, align 1" [./layer.h:124]   --->   Operation 990 'load' 'packed_weights_60_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 991 [1/2] (2.32ns)   --->   "%input_60_0_0_V_lo = load i8* %input_60_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 991 'load' 'input_60_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 992 [1/2] (2.32ns)   --->   "%input_60_1_0_V_lo = load i8* %input_60_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 992 'load' 'input_60_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 993 [1/2] (2.32ns)   --->   "%input_60_2_0_V_lo = load i8* %input_60_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 993 'load' 'input_60_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 994 [1/2] (2.32ns)   --->   "%input_60_3_0_V_lo = load i8* %input_60_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 994 'load' 'input_60_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 995 [2/2] (3.25ns)   --->   "%packed_weights_61_l = load i8* %packed_weights_61_a, align 1" [./layer.h:124]   --->   Operation 995 'load' 'packed_weights_61_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 996 [1/2] (2.32ns)   --->   "%input_61_0_0_V_lo = load i8* %input_61_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 996 'load' 'input_61_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 997 [1/2] (2.32ns)   --->   "%input_61_1_0_V_lo = load i8* %input_61_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 997 'load' 'input_61_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 998 [1/2] (2.32ns)   --->   "%input_61_2_0_V_lo = load i8* %input_61_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 998 'load' 'input_61_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 999 [1/2] (2.32ns)   --->   "%input_61_3_0_V_lo = load i8* %input_61_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 999 'load' 'input_61_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 1000 [2/2] (3.25ns)   --->   "%packed_weights_62_l = load i8* %packed_weights_62_a, align 1" [./layer.h:124]   --->   Operation 1000 'load' 'packed_weights_62_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 1001 [1/2] (2.32ns)   --->   "%input_62_0_0_V_lo = load i8* %input_62_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 1001 'load' 'input_62_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 1002 [1/2] (2.32ns)   --->   "%input_62_1_0_V_lo = load i8* %input_62_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 1002 'load' 'input_62_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 1003 [1/2] (2.32ns)   --->   "%input_62_2_0_V_lo = load i8* %input_62_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 1003 'load' 'input_62_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 1004 [1/2] (2.32ns)   --->   "%input_62_3_0_V_lo = load i8* %input_62_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 1004 'load' 'input_62_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 1005 [2/2] (3.25ns)   --->   "%packed_weights_63_l = load i8* %packed_weights_63_a, align 1" [./layer.h:124]   --->   Operation 1005 'load' 'packed_weights_63_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 1006 [1/2] (2.32ns)   --->   "%input_63_0_0_V_lo = load i8* %input_63_0_0_V_ad, align 1" [./layer.h:128]   --->   Operation 1006 'load' 'input_63_0_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 1007 [1/2] (2.32ns)   --->   "%input_63_1_0_V_lo = load i8* %input_63_1_0_V_ad, align 1" [./layer.h:128]   --->   Operation 1007 'load' 'input_63_1_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 1008 [1/2] (2.32ns)   --->   "%input_63_2_0_V_lo = load i8* %input_63_2_0_V_ad, align 1" [./layer.h:128]   --->   Operation 1008 'load' 'input_63_2_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 1009 [1/2] (2.32ns)   --->   "%input_63_3_0_V_lo = load i8* %input_63_3_0_V_ad, align 1" [./layer.h:128]   --->   Operation 1009 'load' 'input_63_3_0_V_lo' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 4 <SV = 3> <Delay = 7.77>
ST_4 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i11 %select_ln124_1 to i64" [./layer.h:124]   --->   Operation 1010 'zext' 'zext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1011 [1/2] (3.25ns)   --->   "%packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1" [./layer.h:124]   --->   Operation 1011 'load' 'packed_weights_0_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1012 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i8 %packed_weights_0_lo to i2" [./layer.h:126]   --->   Operation 1012 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (0.95ns)   --->   "%icmp_ln128 = icmp eq i2 %trunc_ln126, 1" [./layer.h:128]   --->   Operation 1013 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1014 [1/1] (0.95ns)   --->   "%icmp_ln129 = icmp eq i2 %trunc_ln126, -2" [./layer.h:129]   --->   Operation 1014 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1015 [1/1] (1.91ns)   --->   "%sub_ln701 = sub i8 0, %input_0_0_0_V_loa" [./layer.h:129]   --->   Operation 1015 'sub' 'sub_ln701' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%xor_ln128 = xor i1 %icmp_ln128, true" [./layer.h:128]   --->   Operation 1016 'xor' 'xor_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%and_ln129 = and i1 %icmp_ln129, %xor_ln128" [./layer.h:129]   --->   Operation 1017 'and' 'and_ln129' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [1536 x i40]* %output_0_V, i64 0, i64 %zext_ln124" [./layer.h:130]   --->   Operation 1018 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1019 [2/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 1019 'load' 'output_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%select_ln128 = select i1 %icmp_ln128, i8 %input_0_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1020 'select' 'select_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1021 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln129 = select i1 %and_ln129, i8 %sub_ln701, i8 %select_ln128" [./layer.h:129]   --->   Operation 1021 'select' 'select_ln129' <Predicate = (!icmp_ln120)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln126_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1022 'partselect' 'trunc_ln126_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1023 [1/1] (0.95ns)   --->   "%icmp_ln128_1 = icmp eq i2 %trunc_ln126_3, 1" [./layer.h:128]   --->   Operation 1023 'icmp' 'icmp_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1024 [1/1] (0.95ns)   --->   "%icmp_ln129_1 = icmp eq i2 %trunc_ln126_3, -2" [./layer.h:129]   --->   Operation 1024 'icmp' 'icmp_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1025 [1/1] (1.91ns)   --->   "%sub_ln701_1 = sub i8 0, %input_0_1_0_V_loa" [./layer.h:129]   --->   Operation 1025 'sub' 'sub_ln701_1' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%xor_ln128_1 = xor i1 %icmp_ln128_1, true" [./layer.h:128]   --->   Operation 1026 'xor' 'xor_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%and_ln129_1 = and i1 %icmp_ln129_1, %xor_ln128_1" [./layer.h:129]   --->   Operation 1027 'and' 'and_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%select_ln128_1 = select i1 %icmp_ln128_1, i8 %input_0_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1028 'select' 'select_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%select_ln129_1 = select i1 %and_ln129_1, i8 %sub_ln701_1, i8 %select_ln128_1" [./layer.h:129]   --->   Operation 1029 'select' 'select_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%shl_ln703_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_1, i16 0)" [./layer.h:130]   --->   Operation 1030 'bitconcatenate' 'shl_ln703_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%sext_ln703_1 = sext i24 %shl_ln703_1 to i25" [./layer.h:130]   --->   Operation 1031 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln126_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1032 'partselect' 'trunc_ln126_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1033 [1/1] (0.95ns)   --->   "%icmp_ln128_2 = icmp eq i2 %trunc_ln126_4, 1" [./layer.h:128]   --->   Operation 1033 'icmp' 'icmp_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1034 [1/1] (0.95ns)   --->   "%icmp_ln129_2 = icmp eq i2 %trunc_ln126_4, -2" [./layer.h:129]   --->   Operation 1034 'icmp' 'icmp_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1035 [1/1] (1.91ns)   --->   "%sub_ln701_2 = sub i8 0, %input_0_2_0_V_loa" [./layer.h:129]   --->   Operation 1035 'sub' 'sub_ln701_2' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%xor_ln128_2 = xor i1 %icmp_ln128_2, true" [./layer.h:128]   --->   Operation 1036 'xor' 'xor_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%and_ln129_2 = and i1 %icmp_ln129_2, %xor_ln128_2" [./layer.h:129]   --->   Operation 1037 'and' 'and_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%select_ln128_2 = select i1 %icmp_ln128_2, i8 %input_0_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1038 'select' 'select_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%select_ln129_2 = select i1 %and_ln129_2, i8 %sub_ln701_2, i8 %select_ln128_2" [./layer.h:129]   --->   Operation 1039 'select' 'select_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1040 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_2, i16 0)" [./layer.h:130]   --->   Operation 1040 'bitconcatenate' 'shl_ln703_2' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%sext_ln703_2 = sext i24 %shl_ln703_2 to i25" [./layer.h:130]   --->   Operation 1041 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1042 'partselect' 'trunc_ln' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1043 [1/2] (3.25ns)   --->   "%packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1" [./layer.h:124]   --->   Operation 1043 'load' 'packed_weights_1_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln126_2 = trunc i8 %packed_weights_1_lo to i2" [./layer.h:126]   --->   Operation 1044 'trunc' 'trunc_ln126_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1045 [1/1] (0.00ns)   --->   "%trunc_ln126_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1045 'partselect' 'trunc_ln126_8' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln126_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1046 'partselect' 'trunc_ln126_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln128_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1047 'partselect' 'trunc_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1048 [1/1] (0.95ns)   --->   "%icmp_ln128_7 = icmp eq i2 %trunc_ln128_1, 1" [./layer.h:128]   --->   Operation 1048 'icmp' 'icmp_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1049 [1/1] (0.95ns)   --->   "%icmp_ln129_7 = icmp eq i2 %trunc_ln128_1, -2" [./layer.h:129]   --->   Operation 1049 'icmp' 'icmp_ln129_7' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1050 [1/1] (1.91ns)   --->   "%sub_ln701_7 = sub i8 0, %input_1_3_0_V_loa" [./layer.h:129]   --->   Operation 1050 'sub' 'sub_ln701_7' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%xor_ln128_7 = xor i1 %icmp_ln128_7, true" [./layer.h:128]   --->   Operation 1051 'xor' 'xor_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%and_ln129_7 = and i1 %icmp_ln129_7, %xor_ln128_7" [./layer.h:129]   --->   Operation 1052 'and' 'and_ln129_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%select_ln128_7 = select i1 %icmp_ln128_7, i8 %input_1_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1053 'select' 'select_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%select_ln129_7 = select i1 %and_ln129_7, i8 %sub_ln701_7, i8 %select_ln128_7" [./layer.h:129]   --->   Operation 1054 'select' 'select_ln129_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%shl_ln703_7 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_7, i16 0)" [./layer.h:130]   --->   Operation 1055 'bitconcatenate' 'shl_ln703_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%sext_ln703_7 = sext i24 %shl_ln703_7 to i25" [./layer.h:130]   --->   Operation 1056 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1057 [1/2] (3.25ns)   --->   "%packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1" [./layer.h:124]   --->   Operation 1057 'load' 'packed_weights_2_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln126_6 = trunc i8 %packed_weights_2_lo to i2" [./layer.h:126]   --->   Operation 1058 'trunc' 'trunc_ln126_6' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1059 [1/1] (0.95ns)   --->   "%icmp_ln128_8 = icmp eq i2 %trunc_ln126_6, 1" [./layer.h:128]   --->   Operation 1059 'icmp' 'icmp_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1060 [1/1] (0.95ns)   --->   "%icmp_ln129_8 = icmp eq i2 %trunc_ln126_6, -2" [./layer.h:129]   --->   Operation 1060 'icmp' 'icmp_ln129_8' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1061 [1/1] (1.91ns)   --->   "%sub_ln701_8 = sub i8 0, %input_2_0_0_V_loa" [./layer.h:129]   --->   Operation 1061 'sub' 'sub_ln701_8' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%xor_ln128_8 = xor i1 %icmp_ln128_8, true" [./layer.h:128]   --->   Operation 1062 'xor' 'xor_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%and_ln129_8 = and i1 %icmp_ln129_8, %xor_ln128_8" [./layer.h:129]   --->   Operation 1063 'and' 'and_ln129_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%select_ln128_8 = select i1 %icmp_ln128_8, i8 %input_2_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1064 'select' 'select_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%select_ln129_8 = select i1 %and_ln129_8, i8 %sub_ln701_8, i8 %select_ln128_8" [./layer.h:129]   --->   Operation 1065 'select' 'select_ln129_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1066 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_8 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_8, i16 0)" [./layer.h:130]   --->   Operation 1066 'bitconcatenate' 'shl_ln703_8' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%sext_ln703_8 = sext i24 %shl_ln703_8 to i25" [./layer.h:130]   --->   Operation 1067 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1068 'partselect' 'trunc_ln126_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1069 [1/1] (0.95ns)   --->   "%icmp_ln128_9 = icmp eq i2 %trunc_ln126_1, 1" [./layer.h:128]   --->   Operation 1069 'icmp' 'icmp_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1070 [1/1] (0.95ns)   --->   "%icmp_ln129_9 = icmp eq i2 %trunc_ln126_1, -2" [./layer.h:129]   --->   Operation 1070 'icmp' 'icmp_ln129_9' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1071 [1/1] (1.91ns)   --->   "%sub_ln701_9 = sub i8 0, %input_2_1_0_V_loa" [./layer.h:129]   --->   Operation 1071 'sub' 'sub_ln701_9' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%xor_ln128_9 = xor i1 %icmp_ln128_9, true" [./layer.h:128]   --->   Operation 1072 'xor' 'xor_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%and_ln129_9 = and i1 %icmp_ln129_9, %xor_ln128_9" [./layer.h:129]   --->   Operation 1073 'and' 'and_ln129_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%select_ln128_9 = select i1 %icmp_ln128_9, i8 %input_2_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1074 'select' 'select_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%select_ln129_9 = select i1 %and_ln129_9, i8 %sub_ln701_9, i8 %select_ln128_9" [./layer.h:129]   --->   Operation 1075 'select' 'select_ln129_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%shl_ln703_9 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_9, i16 0)" [./layer.h:130]   --->   Operation 1076 'bitconcatenate' 'shl_ln703_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%sext_ln703_9 = sext i24 %shl_ln703_9 to i25" [./layer.h:130]   --->   Operation 1077 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln126_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1078 'partselect' 'trunc_ln126_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1079 [1/1] (0.95ns)   --->   "%icmp_ln128_10 = icmp eq i2 %trunc_ln126_5, 1" [./layer.h:128]   --->   Operation 1079 'icmp' 'icmp_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1080 [1/1] (0.95ns)   --->   "%icmp_ln129_10 = icmp eq i2 %trunc_ln126_5, -2" [./layer.h:129]   --->   Operation 1080 'icmp' 'icmp_ln129_10' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1081 [1/1] (1.91ns)   --->   "%sub_ln701_10 = sub i8 0, %input_2_2_0_V_loa" [./layer.h:129]   --->   Operation 1081 'sub' 'sub_ln701_10' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%xor_ln128_10 = xor i1 %icmp_ln128_10, true" [./layer.h:128]   --->   Operation 1082 'xor' 'xor_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%and_ln129_10 = and i1 %icmp_ln129_10, %xor_ln128_10" [./layer.h:129]   --->   Operation 1083 'and' 'and_ln129_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%select_ln128_10 = select i1 %icmp_ln128_10, i8 %input_2_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1084 'select' 'select_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%select_ln129_10 = select i1 %and_ln129_10, i8 %sub_ln701_10, i8 %select_ln128_10" [./layer.h:129]   --->   Operation 1085 'select' 'select_ln129_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1086 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_s = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_10, i16 0)" [./layer.h:130]   --->   Operation 1086 'bitconcatenate' 'shl_ln703_s' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%sext_ln703_10 = sext i24 %shl_ln703_s to i25" [./layer.h:130]   --->   Operation 1087 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln128_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1088 'partselect' 'trunc_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (0.95ns)   --->   "%icmp_ln128_11 = icmp eq i2 %trunc_ln128_2, 1" [./layer.h:128]   --->   Operation 1089 'icmp' 'icmp_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1090 [1/1] (0.95ns)   --->   "%icmp_ln129_11 = icmp eq i2 %trunc_ln128_2, -2" [./layer.h:129]   --->   Operation 1090 'icmp' 'icmp_ln129_11' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1091 [1/1] (1.91ns)   --->   "%sub_ln701_11 = sub i8 0, %input_2_3_0_V_loa" [./layer.h:129]   --->   Operation 1091 'sub' 'sub_ln701_11' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%xor_ln128_11 = xor i1 %icmp_ln128_11, true" [./layer.h:128]   --->   Operation 1092 'xor' 'xor_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%and_ln129_11 = and i1 %icmp_ln129_11, %xor_ln128_11" [./layer.h:129]   --->   Operation 1093 'and' 'and_ln129_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%select_ln128_11 = select i1 %icmp_ln128_11, i8 %input_2_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1094 'select' 'select_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%select_ln129_11 = select i1 %and_ln129_11, i8 %sub_ln701_11, i8 %select_ln128_11" [./layer.h:129]   --->   Operation 1095 'select' 'select_ln129_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%shl_ln703_10 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_11, i16 0)" [./layer.h:130]   --->   Operation 1096 'bitconcatenate' 'shl_ln703_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%sext_ln703_11 = sext i24 %shl_ln703_10 to i25" [./layer.h:130]   --->   Operation 1097 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1098 [1/2] (3.25ns)   --->   "%packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1" [./layer.h:124]   --->   Operation 1098 'load' 'packed_weights_3_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln126_7 = trunc i8 %packed_weights_3_lo to i2" [./layer.h:126]   --->   Operation 1099 'trunc' 'trunc_ln126_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1100 [1/1] (0.95ns)   --->   "%icmp_ln128_12 = icmp eq i2 %trunc_ln126_7, 1" [./layer.h:128]   --->   Operation 1100 'icmp' 'icmp_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1101 [1/1] (0.95ns)   --->   "%icmp_ln129_12 = icmp eq i2 %trunc_ln126_7, -2" [./layer.h:129]   --->   Operation 1101 'icmp' 'icmp_ln129_12' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1102 [1/1] (1.91ns)   --->   "%sub_ln701_12 = sub i8 0, %input_3_0_0_V_loa" [./layer.h:129]   --->   Operation 1102 'sub' 'sub_ln701_12' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%xor_ln128_12 = xor i1 %icmp_ln128_12, true" [./layer.h:128]   --->   Operation 1103 'xor' 'xor_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%and_ln129_12 = and i1 %icmp_ln129_12, %xor_ln128_12" [./layer.h:129]   --->   Operation 1104 'and' 'and_ln129_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%select_ln128_12 = select i1 %icmp_ln128_12, i8 %input_3_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1105 'select' 'select_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%select_ln129_12 = select i1 %and_ln129_12, i8 %sub_ln701_12, i8 %select_ln128_12" [./layer.h:129]   --->   Operation 1106 'select' 'select_ln129_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1107 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_11 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_12, i16 0)" [./layer.h:130]   --->   Operation 1107 'bitconcatenate' 'shl_ln703_11' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%sext_ln703_12 = sext i24 %shl_ln703_11 to i25" [./layer.h:130]   --->   Operation 1108 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1109 [1/1] (0.00ns)   --->   "%trunc_ln126_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1109 'partselect' 'trunc_ln126_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1110 [1/1] (0.95ns)   --->   "%icmp_ln128_13 = icmp eq i2 %trunc_ln126_s, 1" [./layer.h:128]   --->   Operation 1110 'icmp' 'icmp_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1111 [1/1] (0.95ns)   --->   "%icmp_ln129_13 = icmp eq i2 %trunc_ln126_s, -2" [./layer.h:129]   --->   Operation 1111 'icmp' 'icmp_ln129_13' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1112 [1/1] (1.91ns)   --->   "%sub_ln701_13 = sub i8 0, %input_3_1_0_V_loa" [./layer.h:129]   --->   Operation 1112 'sub' 'sub_ln701_13' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%xor_ln128_13 = xor i1 %icmp_ln128_13, true" [./layer.h:128]   --->   Operation 1113 'xor' 'xor_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%and_ln129_13 = and i1 %icmp_ln129_13, %xor_ln128_13" [./layer.h:129]   --->   Operation 1114 'and' 'and_ln129_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%select_ln128_13 = select i1 %icmp_ln128_13, i8 %input_3_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1115 'select' 'select_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%select_ln129_13 = select i1 %and_ln129_13, i8 %sub_ln701_13, i8 %select_ln128_13" [./layer.h:129]   --->   Operation 1116 'select' 'select_ln129_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%shl_ln703_12 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_13, i16 0)" [./layer.h:130]   --->   Operation 1117 'bitconcatenate' 'shl_ln703_12' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%sext_ln703_13 = sext i24 %shl_ln703_12 to i25" [./layer.h:130]   --->   Operation 1118 'sext' 'sext_ln703_13' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1119 [1/1] (0.00ns)   --->   "%trunc_ln126_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1119 'partselect' 'trunc_ln126_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1120 [1/1] (0.95ns)   --->   "%icmp_ln128_14 = icmp eq i2 %trunc_ln126_10, 1" [./layer.h:128]   --->   Operation 1120 'icmp' 'icmp_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1121 [1/1] (0.95ns)   --->   "%icmp_ln129_14 = icmp eq i2 %trunc_ln126_10, -2" [./layer.h:129]   --->   Operation 1121 'icmp' 'icmp_ln129_14' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1122 [1/1] (1.91ns)   --->   "%sub_ln701_14 = sub i8 0, %input_3_2_0_V_loa" [./layer.h:129]   --->   Operation 1122 'sub' 'sub_ln701_14' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_13)   --->   "%xor_ln128_14 = xor i1 %icmp_ln128_14, true" [./layer.h:128]   --->   Operation 1123 'xor' 'xor_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_13)   --->   "%and_ln129_14 = and i1 %icmp_ln129_14, %xor_ln128_14" [./layer.h:129]   --->   Operation 1124 'and' 'and_ln129_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_13)   --->   "%select_ln128_14 = select i1 %icmp_ln128_14, i8 %input_3_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1125 'select' 'select_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_13)   --->   "%select_ln129_14 = select i1 %and_ln129_14, i8 %sub_ln701_14, i8 %select_ln128_14" [./layer.h:129]   --->   Operation 1126 'select' 'select_ln129_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1127 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_13 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_14, i16 0)" [./layer.h:130]   --->   Operation 1127 'bitconcatenate' 'shl_ln703_13' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%sext_ln703_14 = sext i24 %shl_ln703_13 to i25" [./layer.h:130]   --->   Operation 1128 'sext' 'sext_ln703_14' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln128_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1129 'partselect' 'trunc_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1130 [1/1] (0.95ns)   --->   "%icmp_ln128_15 = icmp eq i2 %trunc_ln128_3, 1" [./layer.h:128]   --->   Operation 1130 'icmp' 'icmp_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1131 [1/1] (0.95ns)   --->   "%icmp_ln129_15 = icmp eq i2 %trunc_ln128_3, -2" [./layer.h:129]   --->   Operation 1131 'icmp' 'icmp_ln129_15' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1132 [1/1] (1.91ns)   --->   "%sub_ln701_15 = sub i8 0, %input_3_3_0_V_loa" [./layer.h:129]   --->   Operation 1132 'sub' 'sub_ln701_15' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%xor_ln128_15 = xor i1 %icmp_ln128_15, true" [./layer.h:128]   --->   Operation 1133 'xor' 'xor_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%and_ln129_15 = and i1 %icmp_ln129_15, %xor_ln128_15" [./layer.h:129]   --->   Operation 1134 'and' 'and_ln129_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%select_ln128_15 = select i1 %icmp_ln128_15, i8 %input_3_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1135 'select' 'select_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%select_ln129_15 = select i1 %and_ln129_15, i8 %sub_ln701_15, i8 %select_ln128_15" [./layer.h:129]   --->   Operation 1136 'select' 'select_ln129_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%shl_ln703_14 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_15, i16 0)" [./layer.h:130]   --->   Operation 1137 'bitconcatenate' 'shl_ln703_14' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%sext_ln703_15 = sext i24 %shl_ln703_14 to i25" [./layer.h:130]   --->   Operation 1138 'sext' 'sext_ln703_15' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1139 [1/2] (3.25ns)   --->   "%packed_weights_4_lo = load i8* %packed_weights_4_ad, align 1" [./layer.h:124]   --->   Operation 1139 'load' 'packed_weights_4_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln126_11 = trunc i8 %packed_weights_4_lo to i2" [./layer.h:126]   --->   Operation 1140 'trunc' 'trunc_ln126_11' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1141 [1/1] (0.95ns)   --->   "%icmp_ln128_16 = icmp eq i2 %trunc_ln126_11, 1" [./layer.h:128]   --->   Operation 1141 'icmp' 'icmp_ln128_16' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1142 [1/1] (0.95ns)   --->   "%icmp_ln129_16 = icmp eq i2 %trunc_ln126_11, -2" [./layer.h:129]   --->   Operation 1142 'icmp' 'icmp_ln129_16' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1143 [1/1] (1.91ns)   --->   "%sub_ln701_16 = sub i8 0, %input_4_0_0_V_loa" [./layer.h:129]   --->   Operation 1143 'sub' 'sub_ln701_16' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_15)   --->   "%xor_ln128_16 = xor i1 %icmp_ln128_16, true" [./layer.h:128]   --->   Operation 1144 'xor' 'xor_ln128_16' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_15)   --->   "%and_ln129_16 = and i1 %icmp_ln129_16, %xor_ln128_16" [./layer.h:129]   --->   Operation 1145 'and' 'and_ln129_16' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_15)   --->   "%select_ln128_16 = select i1 %icmp_ln128_16, i8 %input_4_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1146 'select' 'select_ln128_16' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_15)   --->   "%select_ln129_16 = select i1 %and_ln129_16, i8 %sub_ln701_16, i8 %select_ln128_16" [./layer.h:129]   --->   Operation 1147 'select' 'select_ln129_16' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1148 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_15 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_16, i16 0)" [./layer.h:130]   --->   Operation 1148 'bitconcatenate' 'shl_ln703_15' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_41)   --->   "%sext_ln703_16 = sext i24 %shl_ln703_15 to i25" [./layer.h:130]   --->   Operation 1149 'sext' 'sext_ln703_16' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (0.00ns)   --->   "%trunc_ln126_12 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_4_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1150 'partselect' 'trunc_ln126_12' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1151 [1/1] (0.95ns)   --->   "%icmp_ln128_17 = icmp eq i2 %trunc_ln126_12, 1" [./layer.h:128]   --->   Operation 1151 'icmp' 'icmp_ln128_17' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1152 [1/1] (0.95ns)   --->   "%icmp_ln129_17 = icmp eq i2 %trunc_ln126_12, -2" [./layer.h:129]   --->   Operation 1152 'icmp' 'icmp_ln129_17' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1153 [1/1] (1.91ns)   --->   "%sub_ln701_17 = sub i8 0, %input_4_1_0_V_loa" [./layer.h:129]   --->   Operation 1153 'sub' 'sub_ln701_17' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%xor_ln128_17 = xor i1 %icmp_ln128_17, true" [./layer.h:128]   --->   Operation 1154 'xor' 'xor_ln128_17' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%and_ln129_17 = and i1 %icmp_ln129_17, %xor_ln128_17" [./layer.h:129]   --->   Operation 1155 'and' 'and_ln129_17' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%select_ln128_17 = select i1 %icmp_ln128_17, i8 %input_4_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1156 'select' 'select_ln128_17' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%select_ln129_17 = select i1 %and_ln129_17, i8 %sub_ln701_17, i8 %select_ln128_17" [./layer.h:129]   --->   Operation 1157 'select' 'select_ln129_17' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%shl_ln703_16 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_17, i16 0)" [./layer.h:130]   --->   Operation 1158 'bitconcatenate' 'shl_ln703_16' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%sext_ln703_17 = sext i24 %shl_ln703_16 to i25" [./layer.h:130]   --->   Operation 1159 'sext' 'sext_ln703_17' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1160 [1/1] (0.00ns)   --->   "%trunc_ln126_13 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_4_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1160 'partselect' 'trunc_ln126_13' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1161 [1/1] (0.95ns)   --->   "%icmp_ln128_18 = icmp eq i2 %trunc_ln126_13, 1" [./layer.h:128]   --->   Operation 1161 'icmp' 'icmp_ln128_18' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1162 [1/1] (0.95ns)   --->   "%icmp_ln129_18 = icmp eq i2 %trunc_ln126_13, -2" [./layer.h:129]   --->   Operation 1162 'icmp' 'icmp_ln129_18' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1163 [1/1] (1.91ns)   --->   "%sub_ln701_18 = sub i8 0, %input_4_2_0_V_loa" [./layer.h:129]   --->   Operation 1163 'sub' 'sub_ln701_18' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_17)   --->   "%xor_ln128_18 = xor i1 %icmp_ln128_18, true" [./layer.h:128]   --->   Operation 1164 'xor' 'xor_ln128_18' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_17)   --->   "%and_ln129_18 = and i1 %icmp_ln129_18, %xor_ln128_18" [./layer.h:129]   --->   Operation 1165 'and' 'and_ln129_18' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_17)   --->   "%select_ln128_18 = select i1 %icmp_ln128_18, i8 %input_4_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1166 'select' 'select_ln128_18' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_17)   --->   "%select_ln129_18 = select i1 %and_ln129_18, i8 %sub_ln701_18, i8 %select_ln128_18" [./layer.h:129]   --->   Operation 1167 'select' 'select_ln129_18' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1168 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_17 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_18, i16 0)" [./layer.h:130]   --->   Operation 1168 'bitconcatenate' 'shl_ln703_17' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%sext_ln703_18 = sext i24 %shl_ln703_17 to i25" [./layer.h:130]   --->   Operation 1169 'sext' 'sext_ln703_18' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1170 [1/1] (0.00ns)   --->   "%trunc_ln128_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_4_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1170 'partselect' 'trunc_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1171 [1/1] (0.95ns)   --->   "%icmp_ln128_19 = icmp eq i2 %trunc_ln128_4, 1" [./layer.h:128]   --->   Operation 1171 'icmp' 'icmp_ln128_19' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1172 [1/1] (0.95ns)   --->   "%icmp_ln129_19 = icmp eq i2 %trunc_ln128_4, -2" [./layer.h:129]   --->   Operation 1172 'icmp' 'icmp_ln129_19' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1173 [1/1] (1.91ns)   --->   "%sub_ln701_19 = sub i8 0, %input_4_3_0_V_loa" [./layer.h:129]   --->   Operation 1173 'sub' 'sub_ln701_19' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%xor_ln128_19 = xor i1 %icmp_ln128_19, true" [./layer.h:128]   --->   Operation 1174 'xor' 'xor_ln128_19' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%and_ln129_19 = and i1 %icmp_ln129_19, %xor_ln128_19" [./layer.h:129]   --->   Operation 1175 'and' 'and_ln129_19' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%select_ln128_19 = select i1 %icmp_ln128_19, i8 %input_4_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1176 'select' 'select_ln128_19' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%select_ln129_19 = select i1 %and_ln129_19, i8 %sub_ln701_19, i8 %select_ln128_19" [./layer.h:129]   --->   Operation 1177 'select' 'select_ln129_19' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%shl_ln703_18 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_19, i16 0)" [./layer.h:130]   --->   Operation 1178 'bitconcatenate' 'shl_ln703_18' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%sext_ln703_19 = sext i24 %shl_ln703_18 to i25" [./layer.h:130]   --->   Operation 1179 'sext' 'sext_ln703_19' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1180 [1/2] (3.25ns)   --->   "%packed_weights_5_lo = load i8* %packed_weights_5_ad, align 1" [./layer.h:124]   --->   Operation 1180 'load' 'packed_weights_5_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln126_14 = trunc i8 %packed_weights_5_lo to i2" [./layer.h:126]   --->   Operation 1181 'trunc' 'trunc_ln126_14' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1182 [1/1] (0.95ns)   --->   "%icmp_ln128_20 = icmp eq i2 %trunc_ln126_14, 1" [./layer.h:128]   --->   Operation 1182 'icmp' 'icmp_ln128_20' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1183 [1/1] (0.95ns)   --->   "%icmp_ln129_20 = icmp eq i2 %trunc_ln126_14, -2" [./layer.h:129]   --->   Operation 1183 'icmp' 'icmp_ln129_20' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1184 [1/1] (1.91ns)   --->   "%sub_ln701_20 = sub i8 0, %input_5_0_0_V_loa" [./layer.h:129]   --->   Operation 1184 'sub' 'sub_ln701_20' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_19)   --->   "%xor_ln128_20 = xor i1 %icmp_ln128_20, true" [./layer.h:128]   --->   Operation 1185 'xor' 'xor_ln128_20' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_19)   --->   "%and_ln129_20 = and i1 %icmp_ln129_20, %xor_ln128_20" [./layer.h:129]   --->   Operation 1186 'and' 'and_ln129_20' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_19)   --->   "%select_ln128_20 = select i1 %icmp_ln128_20, i8 %input_5_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1187 'select' 'select_ln128_20' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_19)   --->   "%select_ln129_20 = select i1 %and_ln129_20, i8 %sub_ln701_20, i8 %select_ln128_20" [./layer.h:129]   --->   Operation 1188 'select' 'select_ln129_20' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1189 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_19 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_20, i16 0)" [./layer.h:130]   --->   Operation 1189 'bitconcatenate' 'shl_ln703_19' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%sext_ln703_20 = sext i24 %shl_ln703_19 to i25" [./layer.h:130]   --->   Operation 1190 'sext' 'sext_ln703_20' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln126_15 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_5_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1191 'partselect' 'trunc_ln126_15' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1192 [1/1] (0.95ns)   --->   "%icmp_ln128_21 = icmp eq i2 %trunc_ln126_15, 1" [./layer.h:128]   --->   Operation 1192 'icmp' 'icmp_ln128_21' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1193 [1/1] (0.95ns)   --->   "%icmp_ln129_21 = icmp eq i2 %trunc_ln126_15, -2" [./layer.h:129]   --->   Operation 1193 'icmp' 'icmp_ln129_21' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1194 [1/1] (1.91ns)   --->   "%sub_ln701_21 = sub i8 0, %input_5_1_0_V_loa" [./layer.h:129]   --->   Operation 1194 'sub' 'sub_ln701_21' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%xor_ln128_21 = xor i1 %icmp_ln128_21, true" [./layer.h:128]   --->   Operation 1195 'xor' 'xor_ln128_21' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%and_ln129_21 = and i1 %icmp_ln129_21, %xor_ln128_21" [./layer.h:129]   --->   Operation 1196 'and' 'and_ln129_21' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%select_ln128_21 = select i1 %icmp_ln128_21, i8 %input_5_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1197 'select' 'select_ln128_21' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%select_ln129_21 = select i1 %and_ln129_21, i8 %sub_ln701_21, i8 %select_ln128_21" [./layer.h:129]   --->   Operation 1198 'select' 'select_ln129_21' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%shl_ln703_20 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_21, i16 0)" [./layer.h:130]   --->   Operation 1199 'bitconcatenate' 'shl_ln703_20' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%sext_ln703_21 = sext i24 %shl_ln703_20 to i25" [./layer.h:130]   --->   Operation 1200 'sext' 'sext_ln703_21' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1201 [1/1] (0.00ns)   --->   "%trunc_ln126_16 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_5_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1201 'partselect' 'trunc_ln126_16' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1202 [1/1] (0.95ns)   --->   "%icmp_ln128_22 = icmp eq i2 %trunc_ln126_16, 1" [./layer.h:128]   --->   Operation 1202 'icmp' 'icmp_ln128_22' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1203 [1/1] (0.95ns)   --->   "%icmp_ln129_22 = icmp eq i2 %trunc_ln126_16, -2" [./layer.h:129]   --->   Operation 1203 'icmp' 'icmp_ln129_22' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1204 [1/1] (1.91ns)   --->   "%sub_ln701_22 = sub i8 0, %input_5_2_0_V_loa" [./layer.h:129]   --->   Operation 1204 'sub' 'sub_ln701_22' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_21)   --->   "%xor_ln128_22 = xor i1 %icmp_ln128_22, true" [./layer.h:128]   --->   Operation 1205 'xor' 'xor_ln128_22' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_21)   --->   "%and_ln129_22 = and i1 %icmp_ln129_22, %xor_ln128_22" [./layer.h:129]   --->   Operation 1206 'and' 'and_ln129_22' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_21)   --->   "%select_ln128_22 = select i1 %icmp_ln128_22, i8 %input_5_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1207 'select' 'select_ln128_22' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_21)   --->   "%select_ln129_22 = select i1 %and_ln129_22, i8 %sub_ln701_22, i8 %select_ln128_22" [./layer.h:129]   --->   Operation 1208 'select' 'select_ln129_22' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1209 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_21 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_22, i16 0)" [./layer.h:130]   --->   Operation 1209 'bitconcatenate' 'shl_ln703_21' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_45)   --->   "%sext_ln703_22 = sext i24 %shl_ln703_21 to i25" [./layer.h:130]   --->   Operation 1210 'sext' 'sext_ln703_22' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln128_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_5_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1211 'partselect' 'trunc_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1212 [1/1] (0.95ns)   --->   "%icmp_ln128_23 = icmp eq i2 %trunc_ln128_5, 1" [./layer.h:128]   --->   Operation 1212 'icmp' 'icmp_ln128_23' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1213 [1/1] (0.95ns)   --->   "%icmp_ln129_23 = icmp eq i2 %trunc_ln128_5, -2" [./layer.h:129]   --->   Operation 1213 'icmp' 'icmp_ln129_23' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1214 [1/1] (1.91ns)   --->   "%sub_ln701_23 = sub i8 0, %input_5_3_0_V_loa" [./layer.h:129]   --->   Operation 1214 'sub' 'sub_ln701_23' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%xor_ln128_23 = xor i1 %icmp_ln128_23, true" [./layer.h:128]   --->   Operation 1215 'xor' 'xor_ln128_23' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%and_ln129_23 = and i1 %icmp_ln129_23, %xor_ln128_23" [./layer.h:129]   --->   Operation 1216 'and' 'and_ln129_23' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%select_ln128_23 = select i1 %icmp_ln128_23, i8 %input_5_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1217 'select' 'select_ln128_23' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%select_ln129_23 = select i1 %and_ln129_23, i8 %sub_ln701_23, i8 %select_ln128_23" [./layer.h:129]   --->   Operation 1218 'select' 'select_ln129_23' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%shl_ln703_22 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_23, i16 0)" [./layer.h:130]   --->   Operation 1219 'bitconcatenate' 'shl_ln703_22' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%sext_ln703_23 = sext i24 %shl_ln703_22 to i25" [./layer.h:130]   --->   Operation 1220 'sext' 'sext_ln703_23' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1221 [1/2] (3.25ns)   --->   "%packed_weights_6_lo = load i8* %packed_weights_6_ad, align 1" [./layer.h:124]   --->   Operation 1221 'load' 'packed_weights_6_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln126_17 = trunc i8 %packed_weights_6_lo to i2" [./layer.h:126]   --->   Operation 1222 'trunc' 'trunc_ln126_17' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1223 [1/1] (0.95ns)   --->   "%icmp_ln128_24 = icmp eq i2 %trunc_ln126_17, 1" [./layer.h:128]   --->   Operation 1223 'icmp' 'icmp_ln128_24' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1224 [1/1] (0.95ns)   --->   "%icmp_ln129_24 = icmp eq i2 %trunc_ln126_17, -2" [./layer.h:129]   --->   Operation 1224 'icmp' 'icmp_ln129_24' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1225 [1/1] (1.91ns)   --->   "%sub_ln701_24 = sub i8 0, %input_6_0_0_V_loa" [./layer.h:129]   --->   Operation 1225 'sub' 'sub_ln701_24' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_23)   --->   "%xor_ln128_24 = xor i1 %icmp_ln128_24, true" [./layer.h:128]   --->   Operation 1226 'xor' 'xor_ln128_24' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_23)   --->   "%and_ln129_24 = and i1 %icmp_ln129_24, %xor_ln128_24" [./layer.h:129]   --->   Operation 1227 'and' 'and_ln129_24' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_23)   --->   "%select_ln128_24 = select i1 %icmp_ln128_24, i8 %input_6_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1228 'select' 'select_ln128_24' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_23)   --->   "%select_ln129_24 = select i1 %and_ln129_24, i8 %sub_ln701_24, i8 %select_ln128_24" [./layer.h:129]   --->   Operation 1229 'select' 'select_ln129_24' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1230 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_23 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_24, i16 0)" [./layer.h:130]   --->   Operation 1230 'bitconcatenate' 'shl_ln703_23' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_48)   --->   "%sext_ln703_24 = sext i24 %shl_ln703_23 to i25" [./layer.h:130]   --->   Operation 1231 'sext' 'sext_ln703_24' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1232 [1/1] (0.00ns)   --->   "%trunc_ln126_18 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_6_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1232 'partselect' 'trunc_ln126_18' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1233 [1/1] (0.95ns)   --->   "%icmp_ln128_25 = icmp eq i2 %trunc_ln126_18, 1" [./layer.h:128]   --->   Operation 1233 'icmp' 'icmp_ln128_25' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1234 [1/1] (0.95ns)   --->   "%icmp_ln129_25 = icmp eq i2 %trunc_ln126_18, -2" [./layer.h:129]   --->   Operation 1234 'icmp' 'icmp_ln129_25' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1235 [1/1] (1.91ns)   --->   "%sub_ln701_25 = sub i8 0, %input_6_1_0_V_loa" [./layer.h:129]   --->   Operation 1235 'sub' 'sub_ln701_25' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%xor_ln128_25 = xor i1 %icmp_ln128_25, true" [./layer.h:128]   --->   Operation 1236 'xor' 'xor_ln128_25' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%and_ln129_25 = and i1 %icmp_ln129_25, %xor_ln128_25" [./layer.h:129]   --->   Operation 1237 'and' 'and_ln129_25' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%select_ln128_25 = select i1 %icmp_ln128_25, i8 %input_6_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1238 'select' 'select_ln128_25' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%select_ln129_25 = select i1 %and_ln129_25, i8 %sub_ln701_25, i8 %select_ln128_25" [./layer.h:129]   --->   Operation 1239 'select' 'select_ln129_25' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%shl_ln703_24 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_25, i16 0)" [./layer.h:130]   --->   Operation 1240 'bitconcatenate' 'shl_ln703_24' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%sext_ln703_25 = sext i24 %shl_ln703_24 to i25" [./layer.h:130]   --->   Operation 1241 'sext' 'sext_ln703_25' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1242 [1/1] (0.00ns)   --->   "%trunc_ln126_19 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_6_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1242 'partselect' 'trunc_ln126_19' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1243 [1/1] (0.95ns)   --->   "%icmp_ln128_26 = icmp eq i2 %trunc_ln126_19, 1" [./layer.h:128]   --->   Operation 1243 'icmp' 'icmp_ln128_26' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1244 [1/1] (0.95ns)   --->   "%icmp_ln129_26 = icmp eq i2 %trunc_ln126_19, -2" [./layer.h:129]   --->   Operation 1244 'icmp' 'icmp_ln129_26' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1245 [1/1] (1.91ns)   --->   "%sub_ln701_26 = sub i8 0, %input_6_2_0_V_loa" [./layer.h:129]   --->   Operation 1245 'sub' 'sub_ln701_26' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_25)   --->   "%xor_ln128_26 = xor i1 %icmp_ln128_26, true" [./layer.h:128]   --->   Operation 1246 'xor' 'xor_ln128_26' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_25)   --->   "%and_ln129_26 = and i1 %icmp_ln129_26, %xor_ln128_26" [./layer.h:129]   --->   Operation 1247 'and' 'and_ln129_26' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_25)   --->   "%select_ln128_26 = select i1 %icmp_ln128_26, i8 %input_6_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1248 'select' 'select_ln128_26' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_25)   --->   "%select_ln129_26 = select i1 %and_ln129_26, i8 %sub_ln701_26, i8 %select_ln128_26" [./layer.h:129]   --->   Operation 1249 'select' 'select_ln129_26' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1250 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_25 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_26, i16 0)" [./layer.h:130]   --->   Operation 1250 'bitconcatenate' 'shl_ln703_25' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_49)   --->   "%sext_ln703_26 = sext i24 %shl_ln703_25 to i25" [./layer.h:130]   --->   Operation 1251 'sext' 'sext_ln703_26' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln128_6 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_6_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1252 'partselect' 'trunc_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1253 [1/1] (0.95ns)   --->   "%icmp_ln128_27 = icmp eq i2 %trunc_ln128_6, 1" [./layer.h:128]   --->   Operation 1253 'icmp' 'icmp_ln128_27' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1254 [1/1] (0.95ns)   --->   "%icmp_ln129_27 = icmp eq i2 %trunc_ln128_6, -2" [./layer.h:129]   --->   Operation 1254 'icmp' 'icmp_ln129_27' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1255 [1/1] (1.91ns)   --->   "%sub_ln701_27 = sub i8 0, %input_6_3_0_V_loa" [./layer.h:129]   --->   Operation 1255 'sub' 'sub_ln701_27' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%xor_ln128_27 = xor i1 %icmp_ln128_27, true" [./layer.h:128]   --->   Operation 1256 'xor' 'xor_ln128_27' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%and_ln129_27 = and i1 %icmp_ln129_27, %xor_ln128_27" [./layer.h:129]   --->   Operation 1257 'and' 'and_ln129_27' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%select_ln128_27 = select i1 %icmp_ln128_27, i8 %input_6_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1258 'select' 'select_ln128_27' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%select_ln129_27 = select i1 %and_ln129_27, i8 %sub_ln701_27, i8 %select_ln128_27" [./layer.h:129]   --->   Operation 1259 'select' 'select_ln129_27' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%shl_ln703_26 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_27, i16 0)" [./layer.h:130]   --->   Operation 1260 'bitconcatenate' 'shl_ln703_26' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%sext_ln703_27 = sext i24 %shl_ln703_26 to i25" [./layer.h:130]   --->   Operation 1261 'sext' 'sext_ln703_27' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1262 [1/2] (3.25ns)   --->   "%packed_weights_7_lo = load i8* %packed_weights_7_ad, align 1" [./layer.h:124]   --->   Operation 1262 'load' 'packed_weights_7_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln126_20 = trunc i8 %packed_weights_7_lo to i2" [./layer.h:126]   --->   Operation 1263 'trunc' 'trunc_ln126_20' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1264 [1/1] (0.95ns)   --->   "%icmp_ln128_28 = icmp eq i2 %trunc_ln126_20, 1" [./layer.h:128]   --->   Operation 1264 'icmp' 'icmp_ln128_28' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1265 [1/1] (0.95ns)   --->   "%icmp_ln129_28 = icmp eq i2 %trunc_ln126_20, -2" [./layer.h:129]   --->   Operation 1265 'icmp' 'icmp_ln129_28' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1266 [1/1] (1.91ns)   --->   "%sub_ln701_28 = sub i8 0, %input_7_0_0_V_loa" [./layer.h:129]   --->   Operation 1266 'sub' 'sub_ln701_28' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_27)   --->   "%xor_ln128_28 = xor i1 %icmp_ln128_28, true" [./layer.h:128]   --->   Operation 1267 'xor' 'xor_ln128_28' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_27)   --->   "%and_ln129_28 = and i1 %icmp_ln129_28, %xor_ln128_28" [./layer.h:129]   --->   Operation 1268 'and' 'and_ln129_28' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_27)   --->   "%select_ln128_28 = select i1 %icmp_ln128_28, i8 %input_7_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1269 'select' 'select_ln128_28' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_27)   --->   "%select_ln129_28 = select i1 %and_ln129_28, i8 %sub_ln701_28, i8 %select_ln128_28" [./layer.h:129]   --->   Operation 1270 'select' 'select_ln129_28' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1271 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_27 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_28, i16 0)" [./layer.h:130]   --->   Operation 1271 'bitconcatenate' 'shl_ln703_27' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_51)   --->   "%sext_ln703_28 = sext i24 %shl_ln703_27 to i25" [./layer.h:130]   --->   Operation 1272 'sext' 'sext_ln703_28' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln126_21 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_7_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1273 'partselect' 'trunc_ln126_21' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1274 [1/1] (0.95ns)   --->   "%icmp_ln128_29 = icmp eq i2 %trunc_ln126_21, 1" [./layer.h:128]   --->   Operation 1274 'icmp' 'icmp_ln128_29' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1275 [1/1] (0.95ns)   --->   "%icmp_ln129_29 = icmp eq i2 %trunc_ln126_21, -2" [./layer.h:129]   --->   Operation 1275 'icmp' 'icmp_ln129_29' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1276 [1/1] (1.91ns)   --->   "%sub_ln701_29 = sub i8 0, %input_7_1_0_V_loa" [./layer.h:129]   --->   Operation 1276 'sub' 'sub_ln701_29' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%xor_ln128_29 = xor i1 %icmp_ln128_29, true" [./layer.h:128]   --->   Operation 1277 'xor' 'xor_ln128_29' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%and_ln129_29 = and i1 %icmp_ln129_29, %xor_ln128_29" [./layer.h:129]   --->   Operation 1278 'and' 'and_ln129_29' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%select_ln128_29 = select i1 %icmp_ln128_29, i8 %input_7_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1279 'select' 'select_ln128_29' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%select_ln129_29 = select i1 %and_ln129_29, i8 %sub_ln701_29, i8 %select_ln128_29" [./layer.h:129]   --->   Operation 1280 'select' 'select_ln129_29' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%shl_ln703_28 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_29, i16 0)" [./layer.h:130]   --->   Operation 1281 'bitconcatenate' 'shl_ln703_28' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%sext_ln703_29 = sext i24 %shl_ln703_28 to i25" [./layer.h:130]   --->   Operation 1282 'sext' 'sext_ln703_29' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1283 [1/1] (0.00ns)   --->   "%trunc_ln126_22 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_7_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1283 'partselect' 'trunc_ln126_22' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1284 [1/1] (0.95ns)   --->   "%icmp_ln128_30 = icmp eq i2 %trunc_ln126_22, 1" [./layer.h:128]   --->   Operation 1284 'icmp' 'icmp_ln128_30' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1285 [1/1] (0.95ns)   --->   "%icmp_ln129_30 = icmp eq i2 %trunc_ln126_22, -2" [./layer.h:129]   --->   Operation 1285 'icmp' 'icmp_ln129_30' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1286 [1/1] (1.91ns)   --->   "%sub_ln701_30 = sub i8 0, %input_7_2_0_V_loa" [./layer.h:129]   --->   Operation 1286 'sub' 'sub_ln701_30' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_29)   --->   "%xor_ln128_30 = xor i1 %icmp_ln128_30, true" [./layer.h:128]   --->   Operation 1287 'xor' 'xor_ln128_30' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_29)   --->   "%and_ln129_30 = and i1 %icmp_ln129_30, %xor_ln128_30" [./layer.h:129]   --->   Operation 1288 'and' 'and_ln129_30' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_29)   --->   "%select_ln128_30 = select i1 %icmp_ln128_30, i8 %input_7_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1289 'select' 'select_ln128_30' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_29)   --->   "%select_ln129_30 = select i1 %and_ln129_30, i8 %sub_ln701_30, i8 %select_ln128_30" [./layer.h:129]   --->   Operation 1290 'select' 'select_ln129_30' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1291 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_29 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_30, i16 0)" [./layer.h:130]   --->   Operation 1291 'bitconcatenate' 'shl_ln703_29' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_52)   --->   "%sext_ln703_30 = sext i24 %shl_ln703_29 to i25" [./layer.h:130]   --->   Operation 1292 'sext' 'sext_ln703_30' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1293 [1/1] (0.00ns)   --->   "%trunc_ln128_7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_7_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1293 'partselect' 'trunc_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1294 [1/1] (0.95ns)   --->   "%icmp_ln128_31 = icmp eq i2 %trunc_ln128_7, 1" [./layer.h:128]   --->   Operation 1294 'icmp' 'icmp_ln128_31' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1295 [1/1] (0.95ns)   --->   "%icmp_ln129_31 = icmp eq i2 %trunc_ln128_7, -2" [./layer.h:129]   --->   Operation 1295 'icmp' 'icmp_ln129_31' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1296 [1/1] (1.91ns)   --->   "%sub_ln701_31 = sub i8 0, %input_7_3_0_V_loa" [./layer.h:129]   --->   Operation 1296 'sub' 'sub_ln701_31' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%xor_ln128_31 = xor i1 %icmp_ln128_31, true" [./layer.h:128]   --->   Operation 1297 'xor' 'xor_ln128_31' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%and_ln129_31 = and i1 %icmp_ln129_31, %xor_ln128_31" [./layer.h:129]   --->   Operation 1298 'and' 'and_ln129_31' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%select_ln128_31 = select i1 %icmp_ln128_31, i8 %input_7_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1299 'select' 'select_ln128_31' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%select_ln129_31 = select i1 %and_ln129_31, i8 %sub_ln701_31, i8 %select_ln128_31" [./layer.h:129]   --->   Operation 1300 'select' 'select_ln129_31' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%shl_ln703_30 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_31, i16 0)" [./layer.h:130]   --->   Operation 1301 'bitconcatenate' 'shl_ln703_30' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%sext_ln703_31 = sext i24 %shl_ln703_30 to i25" [./layer.h:130]   --->   Operation 1302 'sext' 'sext_ln703_31' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1303 [1/2] (3.25ns)   --->   "%packed_weights_8_lo = load i8* %packed_weights_8_ad, align 1" [./layer.h:124]   --->   Operation 1303 'load' 'packed_weights_8_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1304 [1/1] (0.00ns)   --->   "%trunc_ln126_23 = trunc i8 %packed_weights_8_lo to i2" [./layer.h:126]   --->   Operation 1304 'trunc' 'trunc_ln126_23' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1305 [1/1] (0.95ns)   --->   "%icmp_ln128_32 = icmp eq i2 %trunc_ln126_23, 1" [./layer.h:128]   --->   Operation 1305 'icmp' 'icmp_ln128_32' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1306 [1/1] (0.95ns)   --->   "%icmp_ln129_32 = icmp eq i2 %trunc_ln126_23, -2" [./layer.h:129]   --->   Operation 1306 'icmp' 'icmp_ln129_32' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1307 [1/1] (1.91ns)   --->   "%sub_ln701_32 = sub i8 0, %input_8_0_0_V_loa" [./layer.h:129]   --->   Operation 1307 'sub' 'sub_ln701_32' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_31)   --->   "%xor_ln128_32 = xor i1 %icmp_ln128_32, true" [./layer.h:128]   --->   Operation 1308 'xor' 'xor_ln128_32' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_31)   --->   "%and_ln129_32 = and i1 %icmp_ln129_32, %xor_ln128_32" [./layer.h:129]   --->   Operation 1309 'and' 'and_ln129_32' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_31)   --->   "%select_ln128_32 = select i1 %icmp_ln128_32, i8 %input_8_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1310 'select' 'select_ln128_32' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_31)   --->   "%select_ln129_32 = select i1 %and_ln129_32, i8 %sub_ln701_32, i8 %select_ln128_32" [./layer.h:129]   --->   Operation 1311 'select' 'select_ln129_32' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1312 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_31 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_32, i16 0)" [./layer.h:130]   --->   Operation 1312 'bitconcatenate' 'shl_ln703_31' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_57)   --->   "%sext_ln703_32 = sext i24 %shl_ln703_31 to i25" [./layer.h:130]   --->   Operation 1313 'sext' 'sext_ln703_32' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln126_24 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_8_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1314 'partselect' 'trunc_ln126_24' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1315 [1/1] (0.95ns)   --->   "%icmp_ln128_33 = icmp eq i2 %trunc_ln126_24, 1" [./layer.h:128]   --->   Operation 1315 'icmp' 'icmp_ln128_33' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1316 [1/1] (0.95ns)   --->   "%icmp_ln129_33 = icmp eq i2 %trunc_ln126_24, -2" [./layer.h:129]   --->   Operation 1316 'icmp' 'icmp_ln129_33' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1317 [1/1] (1.91ns)   --->   "%sub_ln701_33 = sub i8 0, %input_8_1_0_V_loa" [./layer.h:129]   --->   Operation 1317 'sub' 'sub_ln701_33' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%xor_ln128_33 = xor i1 %icmp_ln128_33, true" [./layer.h:128]   --->   Operation 1318 'xor' 'xor_ln128_33' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%and_ln129_33 = and i1 %icmp_ln129_33, %xor_ln128_33" [./layer.h:129]   --->   Operation 1319 'and' 'and_ln129_33' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%select_ln128_33 = select i1 %icmp_ln128_33, i8 %input_8_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1320 'select' 'select_ln128_33' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%select_ln129_33 = select i1 %and_ln129_33, i8 %sub_ln701_33, i8 %select_ln128_33" [./layer.h:129]   --->   Operation 1321 'select' 'select_ln129_33' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%shl_ln703_32 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_33, i16 0)" [./layer.h:130]   --->   Operation 1322 'bitconcatenate' 'shl_ln703_32' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%sext_ln703_33 = sext i24 %shl_ln703_32 to i25" [./layer.h:130]   --->   Operation 1323 'sext' 'sext_ln703_33' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln126_25 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_8_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1324 'partselect' 'trunc_ln126_25' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1325 [1/1] (0.95ns)   --->   "%icmp_ln128_34 = icmp eq i2 %trunc_ln126_25, 1" [./layer.h:128]   --->   Operation 1325 'icmp' 'icmp_ln128_34' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1326 [1/1] (0.95ns)   --->   "%icmp_ln129_34 = icmp eq i2 %trunc_ln126_25, -2" [./layer.h:129]   --->   Operation 1326 'icmp' 'icmp_ln129_34' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1327 [1/1] (1.91ns)   --->   "%sub_ln701_34 = sub i8 0, %input_8_2_0_V_loa" [./layer.h:129]   --->   Operation 1327 'sub' 'sub_ln701_34' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_33)   --->   "%xor_ln128_34 = xor i1 %icmp_ln128_34, true" [./layer.h:128]   --->   Operation 1328 'xor' 'xor_ln128_34' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_33)   --->   "%and_ln129_34 = and i1 %icmp_ln129_34, %xor_ln128_34" [./layer.h:129]   --->   Operation 1329 'and' 'and_ln129_34' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_33)   --->   "%select_ln128_34 = select i1 %icmp_ln128_34, i8 %input_8_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1330 'select' 'select_ln128_34' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_33)   --->   "%select_ln129_34 = select i1 %and_ln129_34, i8 %sub_ln701_34, i8 %select_ln128_34" [./layer.h:129]   --->   Operation 1331 'select' 'select_ln129_34' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1332 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_33 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_34, i16 0)" [./layer.h:130]   --->   Operation 1332 'bitconcatenate' 'shl_ln703_33' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_58)   --->   "%sext_ln703_34 = sext i24 %shl_ln703_33 to i25" [./layer.h:130]   --->   Operation 1333 'sext' 'sext_ln703_34' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1334 [1/1] (0.00ns)   --->   "%trunc_ln128_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_8_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1334 'partselect' 'trunc_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1335 [1/1] (0.95ns)   --->   "%icmp_ln128_35 = icmp eq i2 %trunc_ln128_8, 1" [./layer.h:128]   --->   Operation 1335 'icmp' 'icmp_ln128_35' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1336 [1/1] (0.95ns)   --->   "%icmp_ln129_35 = icmp eq i2 %trunc_ln128_8, -2" [./layer.h:129]   --->   Operation 1336 'icmp' 'icmp_ln129_35' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1337 [1/1] (1.91ns)   --->   "%sub_ln701_35 = sub i8 0, %input_8_3_0_V_loa" [./layer.h:129]   --->   Operation 1337 'sub' 'sub_ln701_35' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%xor_ln128_35 = xor i1 %icmp_ln128_35, true" [./layer.h:128]   --->   Operation 1338 'xor' 'xor_ln128_35' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%and_ln129_35 = and i1 %icmp_ln129_35, %xor_ln128_35" [./layer.h:129]   --->   Operation 1339 'and' 'and_ln129_35' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%select_ln128_35 = select i1 %icmp_ln128_35, i8 %input_8_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1340 'select' 'select_ln128_35' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%select_ln129_35 = select i1 %and_ln129_35, i8 %sub_ln701_35, i8 %select_ln128_35" [./layer.h:129]   --->   Operation 1341 'select' 'select_ln129_35' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%shl_ln703_34 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_35, i16 0)" [./layer.h:130]   --->   Operation 1342 'bitconcatenate' 'shl_ln703_34' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%sext_ln703_35 = sext i24 %shl_ln703_34 to i25" [./layer.h:130]   --->   Operation 1343 'sext' 'sext_ln703_35' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1344 [1/2] (3.25ns)   --->   "%packed_weights_9_lo = load i8* %packed_weights_9_ad, align 1" [./layer.h:124]   --->   Operation 1344 'load' 'packed_weights_9_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1345 [1/1] (0.00ns)   --->   "%trunc_ln126_26 = trunc i8 %packed_weights_9_lo to i2" [./layer.h:126]   --->   Operation 1345 'trunc' 'trunc_ln126_26' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1346 [1/1] (0.95ns)   --->   "%icmp_ln128_36 = icmp eq i2 %trunc_ln126_26, 1" [./layer.h:128]   --->   Operation 1346 'icmp' 'icmp_ln128_36' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1347 [1/1] (0.95ns)   --->   "%icmp_ln129_36 = icmp eq i2 %trunc_ln126_26, -2" [./layer.h:129]   --->   Operation 1347 'icmp' 'icmp_ln129_36' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1348 [1/1] (1.91ns)   --->   "%sub_ln701_36 = sub i8 0, %input_9_0_0_V_loa" [./layer.h:129]   --->   Operation 1348 'sub' 'sub_ln701_36' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_35)   --->   "%xor_ln128_36 = xor i1 %icmp_ln128_36, true" [./layer.h:128]   --->   Operation 1349 'xor' 'xor_ln128_36' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_35)   --->   "%and_ln129_36 = and i1 %icmp_ln129_36, %xor_ln128_36" [./layer.h:129]   --->   Operation 1350 'and' 'and_ln129_36' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_35)   --->   "%select_ln128_36 = select i1 %icmp_ln128_36, i8 %input_9_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1351 'select' 'select_ln128_36' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_35)   --->   "%select_ln129_36 = select i1 %and_ln129_36, i8 %sub_ln701_36, i8 %select_ln128_36" [./layer.h:129]   --->   Operation 1352 'select' 'select_ln129_36' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1353 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_35 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_36, i16 0)" [./layer.h:130]   --->   Operation 1353 'bitconcatenate' 'shl_ln703_35' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_60)   --->   "%sext_ln703_36 = sext i24 %shl_ln703_35 to i25" [./layer.h:130]   --->   Operation 1354 'sext' 'sext_ln703_36' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1355 [1/1] (0.00ns)   --->   "%trunc_ln126_27 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_9_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1355 'partselect' 'trunc_ln126_27' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1356 [1/1] (0.95ns)   --->   "%icmp_ln128_37 = icmp eq i2 %trunc_ln126_27, 1" [./layer.h:128]   --->   Operation 1356 'icmp' 'icmp_ln128_37' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1357 [1/1] (0.95ns)   --->   "%icmp_ln129_37 = icmp eq i2 %trunc_ln126_27, -2" [./layer.h:129]   --->   Operation 1357 'icmp' 'icmp_ln129_37' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1358 [1/1] (1.91ns)   --->   "%sub_ln701_37 = sub i8 0, %input_9_1_0_V_loa" [./layer.h:129]   --->   Operation 1358 'sub' 'sub_ln701_37' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%xor_ln128_37 = xor i1 %icmp_ln128_37, true" [./layer.h:128]   --->   Operation 1359 'xor' 'xor_ln128_37' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%and_ln129_37 = and i1 %icmp_ln129_37, %xor_ln128_37" [./layer.h:129]   --->   Operation 1360 'and' 'and_ln129_37' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%select_ln128_37 = select i1 %icmp_ln128_37, i8 %input_9_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1361 'select' 'select_ln128_37' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%select_ln129_37 = select i1 %and_ln129_37, i8 %sub_ln701_37, i8 %select_ln128_37" [./layer.h:129]   --->   Operation 1362 'select' 'select_ln129_37' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%shl_ln703_36 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_37, i16 0)" [./layer.h:130]   --->   Operation 1363 'bitconcatenate' 'shl_ln703_36' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%sext_ln703_37 = sext i24 %shl_ln703_36 to i25" [./layer.h:130]   --->   Operation 1364 'sext' 'sext_ln703_37' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1365 [1/1] (0.00ns)   --->   "%trunc_ln126_28 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_9_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1365 'partselect' 'trunc_ln126_28' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1366 [1/1] (0.95ns)   --->   "%icmp_ln128_38 = icmp eq i2 %trunc_ln126_28, 1" [./layer.h:128]   --->   Operation 1366 'icmp' 'icmp_ln128_38' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1367 [1/1] (0.95ns)   --->   "%icmp_ln129_38 = icmp eq i2 %trunc_ln126_28, -2" [./layer.h:129]   --->   Operation 1367 'icmp' 'icmp_ln129_38' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1368 [1/1] (1.91ns)   --->   "%sub_ln701_38 = sub i8 0, %input_9_2_0_V_loa" [./layer.h:129]   --->   Operation 1368 'sub' 'sub_ln701_38' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_37)   --->   "%xor_ln128_38 = xor i1 %icmp_ln128_38, true" [./layer.h:128]   --->   Operation 1369 'xor' 'xor_ln128_38' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_37)   --->   "%and_ln129_38 = and i1 %icmp_ln129_38, %xor_ln128_38" [./layer.h:129]   --->   Operation 1370 'and' 'and_ln129_38' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_37)   --->   "%select_ln128_38 = select i1 %icmp_ln128_38, i8 %input_9_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1371 'select' 'select_ln128_38' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_37)   --->   "%select_ln129_38 = select i1 %and_ln129_38, i8 %sub_ln701_38, i8 %select_ln128_38" [./layer.h:129]   --->   Operation 1372 'select' 'select_ln129_38' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1373 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_37 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_38, i16 0)" [./layer.h:130]   --->   Operation 1373 'bitconcatenate' 'shl_ln703_37' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_61)   --->   "%sext_ln703_38 = sext i24 %shl_ln703_37 to i25" [./layer.h:130]   --->   Operation 1374 'sext' 'sext_ln703_38' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln128_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_9_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1375 'partselect' 'trunc_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1376 [1/1] (0.95ns)   --->   "%icmp_ln128_39 = icmp eq i2 %trunc_ln128_9, 1" [./layer.h:128]   --->   Operation 1376 'icmp' 'icmp_ln128_39' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1377 [1/1] (0.95ns)   --->   "%icmp_ln129_39 = icmp eq i2 %trunc_ln128_9, -2" [./layer.h:129]   --->   Operation 1377 'icmp' 'icmp_ln129_39' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1378 [1/1] (1.91ns)   --->   "%sub_ln701_39 = sub i8 0, %input_9_3_0_V_loa" [./layer.h:129]   --->   Operation 1378 'sub' 'sub_ln701_39' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%xor_ln128_39 = xor i1 %icmp_ln128_39, true" [./layer.h:128]   --->   Operation 1379 'xor' 'xor_ln128_39' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%and_ln129_39 = and i1 %icmp_ln129_39, %xor_ln128_39" [./layer.h:129]   --->   Operation 1380 'and' 'and_ln129_39' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%select_ln128_39 = select i1 %icmp_ln128_39, i8 %input_9_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 1381 'select' 'select_ln128_39' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%select_ln129_39 = select i1 %and_ln129_39, i8 %sub_ln701_39, i8 %select_ln128_39" [./layer.h:129]   --->   Operation 1382 'select' 'select_ln129_39' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%shl_ln703_38 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_39, i16 0)" [./layer.h:130]   --->   Operation 1383 'bitconcatenate' 'shl_ln703_38' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%sext_ln703_39 = sext i24 %shl_ln703_38 to i25" [./layer.h:130]   --->   Operation 1384 'sext' 'sext_ln703_39' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1385 [1/2] (3.25ns)   --->   "%packed_weights_10_l = load i8* %packed_weights_10_a, align 1" [./layer.h:124]   --->   Operation 1385 'load' 'packed_weights_10_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln126_29 = trunc i8 %packed_weights_10_l to i2" [./layer.h:126]   --->   Operation 1386 'trunc' 'trunc_ln126_29' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1387 [1/1] (0.95ns)   --->   "%icmp_ln128_40 = icmp eq i2 %trunc_ln126_29, 1" [./layer.h:128]   --->   Operation 1387 'icmp' 'icmp_ln128_40' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1388 [1/1] (0.95ns)   --->   "%icmp_ln129_40 = icmp eq i2 %trunc_ln126_29, -2" [./layer.h:129]   --->   Operation 1388 'icmp' 'icmp_ln129_40' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1389 [1/1] (1.91ns)   --->   "%sub_ln701_40 = sub i8 0, %input_10_0_0_V_lo" [./layer.h:129]   --->   Operation 1389 'sub' 'sub_ln701_40' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_39)   --->   "%xor_ln128_40 = xor i1 %icmp_ln128_40, true" [./layer.h:128]   --->   Operation 1390 'xor' 'xor_ln128_40' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_39)   --->   "%and_ln129_40 = and i1 %icmp_ln129_40, %xor_ln128_40" [./layer.h:129]   --->   Operation 1391 'and' 'and_ln129_40' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_39)   --->   "%select_ln128_40 = select i1 %icmp_ln128_40, i8 %input_10_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1392 'select' 'select_ln128_40' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_39)   --->   "%select_ln129_40 = select i1 %and_ln129_40, i8 %sub_ln701_40, i8 %select_ln128_40" [./layer.h:129]   --->   Operation 1393 'select' 'select_ln129_40' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1394 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_39 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_40, i16 0)" [./layer.h:130]   --->   Operation 1394 'bitconcatenate' 'shl_ln703_39' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_64)   --->   "%sext_ln703_40 = sext i24 %shl_ln703_39 to i25" [./layer.h:130]   --->   Operation 1395 'sext' 'sext_ln703_40' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1396 [1/1] (0.00ns)   --->   "%trunc_ln126_30 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_10_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1396 'partselect' 'trunc_ln126_30' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1397 [1/1] (0.95ns)   --->   "%icmp_ln128_41 = icmp eq i2 %trunc_ln126_30, 1" [./layer.h:128]   --->   Operation 1397 'icmp' 'icmp_ln128_41' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1398 [1/1] (0.95ns)   --->   "%icmp_ln129_41 = icmp eq i2 %trunc_ln126_30, -2" [./layer.h:129]   --->   Operation 1398 'icmp' 'icmp_ln129_41' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1399 [1/1] (1.91ns)   --->   "%sub_ln701_41 = sub i8 0, %input_10_1_0_V_lo" [./layer.h:129]   --->   Operation 1399 'sub' 'sub_ln701_41' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%xor_ln128_41 = xor i1 %icmp_ln128_41, true" [./layer.h:128]   --->   Operation 1400 'xor' 'xor_ln128_41' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%and_ln129_41 = and i1 %icmp_ln129_41, %xor_ln128_41" [./layer.h:129]   --->   Operation 1401 'and' 'and_ln129_41' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%select_ln128_41 = select i1 %icmp_ln128_41, i8 %input_10_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1402 'select' 'select_ln128_41' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%select_ln129_41 = select i1 %and_ln129_41, i8 %sub_ln701_41, i8 %select_ln128_41" [./layer.h:129]   --->   Operation 1403 'select' 'select_ln129_41' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%shl_ln703_40 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_41, i16 0)" [./layer.h:130]   --->   Operation 1404 'bitconcatenate' 'shl_ln703_40' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%sext_ln703_41 = sext i24 %shl_ln703_40 to i25" [./layer.h:130]   --->   Operation 1405 'sext' 'sext_ln703_41' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln126_31 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_10_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1406 'partselect' 'trunc_ln126_31' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1407 [1/1] (0.95ns)   --->   "%icmp_ln128_42 = icmp eq i2 %trunc_ln126_31, 1" [./layer.h:128]   --->   Operation 1407 'icmp' 'icmp_ln128_42' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1408 [1/1] (0.95ns)   --->   "%icmp_ln129_42 = icmp eq i2 %trunc_ln126_31, -2" [./layer.h:129]   --->   Operation 1408 'icmp' 'icmp_ln129_42' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1409 [1/1] (1.91ns)   --->   "%sub_ln701_42 = sub i8 0, %input_10_2_0_V_lo" [./layer.h:129]   --->   Operation 1409 'sub' 'sub_ln701_42' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_41)   --->   "%xor_ln128_42 = xor i1 %icmp_ln128_42, true" [./layer.h:128]   --->   Operation 1410 'xor' 'xor_ln128_42' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_41)   --->   "%and_ln129_42 = and i1 %icmp_ln129_42, %xor_ln128_42" [./layer.h:129]   --->   Operation 1411 'and' 'and_ln129_42' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_41)   --->   "%select_ln128_42 = select i1 %icmp_ln128_42, i8 %input_10_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1412 'select' 'select_ln128_42' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_41)   --->   "%select_ln129_42 = select i1 %and_ln129_42, i8 %sub_ln701_42, i8 %select_ln128_42" [./layer.h:129]   --->   Operation 1413 'select' 'select_ln129_42' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1414 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_41 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_42, i16 0)" [./layer.h:130]   --->   Operation 1414 'bitconcatenate' 'shl_ln703_41' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_65)   --->   "%sext_ln703_42 = sext i24 %shl_ln703_41 to i25" [./layer.h:130]   --->   Operation 1415 'sext' 'sext_ln703_42' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1416 [1/1] (0.00ns)   --->   "%trunc_ln128_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_10_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1416 'partselect' 'trunc_ln128_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1417 [1/1] (0.95ns)   --->   "%icmp_ln128_43 = icmp eq i2 %trunc_ln128_s, 1" [./layer.h:128]   --->   Operation 1417 'icmp' 'icmp_ln128_43' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1418 [1/1] (0.95ns)   --->   "%icmp_ln129_43 = icmp eq i2 %trunc_ln128_s, -2" [./layer.h:129]   --->   Operation 1418 'icmp' 'icmp_ln129_43' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1419 [1/1] (1.91ns)   --->   "%sub_ln701_43 = sub i8 0, %input_10_3_0_V_lo" [./layer.h:129]   --->   Operation 1419 'sub' 'sub_ln701_43' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%xor_ln128_43 = xor i1 %icmp_ln128_43, true" [./layer.h:128]   --->   Operation 1420 'xor' 'xor_ln128_43' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%and_ln129_43 = and i1 %icmp_ln129_43, %xor_ln128_43" [./layer.h:129]   --->   Operation 1421 'and' 'and_ln129_43' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%select_ln128_43 = select i1 %icmp_ln128_43, i8 %input_10_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1422 'select' 'select_ln128_43' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%select_ln129_43 = select i1 %and_ln129_43, i8 %sub_ln701_43, i8 %select_ln128_43" [./layer.h:129]   --->   Operation 1423 'select' 'select_ln129_43' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%shl_ln703_42 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_43, i16 0)" [./layer.h:130]   --->   Operation 1424 'bitconcatenate' 'shl_ln703_42' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%sext_ln703_43 = sext i24 %shl_ln703_42 to i25" [./layer.h:130]   --->   Operation 1425 'sext' 'sext_ln703_43' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1426 [1/2] (3.25ns)   --->   "%packed_weights_11_l = load i8* %packed_weights_11_a, align 1" [./layer.h:124]   --->   Operation 1426 'load' 'packed_weights_11_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1427 [1/1] (0.00ns)   --->   "%trunc_ln126_32 = trunc i8 %packed_weights_11_l to i2" [./layer.h:126]   --->   Operation 1427 'trunc' 'trunc_ln126_32' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1428 [1/1] (0.95ns)   --->   "%icmp_ln128_44 = icmp eq i2 %trunc_ln126_32, 1" [./layer.h:128]   --->   Operation 1428 'icmp' 'icmp_ln128_44' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1429 [1/1] (0.95ns)   --->   "%icmp_ln129_44 = icmp eq i2 %trunc_ln126_32, -2" [./layer.h:129]   --->   Operation 1429 'icmp' 'icmp_ln129_44' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1430 [1/1] (1.91ns)   --->   "%sub_ln701_44 = sub i8 0, %input_11_0_0_V_lo" [./layer.h:129]   --->   Operation 1430 'sub' 'sub_ln701_44' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_43)   --->   "%xor_ln128_44 = xor i1 %icmp_ln128_44, true" [./layer.h:128]   --->   Operation 1431 'xor' 'xor_ln128_44' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_43)   --->   "%and_ln129_44 = and i1 %icmp_ln129_44, %xor_ln128_44" [./layer.h:129]   --->   Operation 1432 'and' 'and_ln129_44' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_43)   --->   "%select_ln128_44 = select i1 %icmp_ln128_44, i8 %input_11_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1433 'select' 'select_ln128_44' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_43)   --->   "%select_ln129_44 = select i1 %and_ln129_44, i8 %sub_ln701_44, i8 %select_ln128_44" [./layer.h:129]   --->   Operation 1434 'select' 'select_ln129_44' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1435 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_43 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_44, i16 0)" [./layer.h:130]   --->   Operation 1435 'bitconcatenate' 'shl_ln703_43' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_67)   --->   "%sext_ln703_44 = sext i24 %shl_ln703_43 to i25" [./layer.h:130]   --->   Operation 1436 'sext' 'sext_ln703_44' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1437 [1/1] (0.00ns)   --->   "%trunc_ln126_33 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_11_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1437 'partselect' 'trunc_ln126_33' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1438 [1/1] (0.95ns)   --->   "%icmp_ln128_45 = icmp eq i2 %trunc_ln126_33, 1" [./layer.h:128]   --->   Operation 1438 'icmp' 'icmp_ln128_45' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1439 [1/1] (0.95ns)   --->   "%icmp_ln129_45 = icmp eq i2 %trunc_ln126_33, -2" [./layer.h:129]   --->   Operation 1439 'icmp' 'icmp_ln129_45' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1440 [1/1] (1.91ns)   --->   "%sub_ln701_45 = sub i8 0, %input_11_1_0_V_lo" [./layer.h:129]   --->   Operation 1440 'sub' 'sub_ln701_45' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%xor_ln128_45 = xor i1 %icmp_ln128_45, true" [./layer.h:128]   --->   Operation 1441 'xor' 'xor_ln128_45' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%and_ln129_45 = and i1 %icmp_ln129_45, %xor_ln128_45" [./layer.h:129]   --->   Operation 1442 'and' 'and_ln129_45' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%select_ln128_45 = select i1 %icmp_ln128_45, i8 %input_11_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1443 'select' 'select_ln128_45' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%select_ln129_45 = select i1 %and_ln129_45, i8 %sub_ln701_45, i8 %select_ln128_45" [./layer.h:129]   --->   Operation 1444 'select' 'select_ln129_45' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%shl_ln703_44 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_45, i16 0)" [./layer.h:130]   --->   Operation 1445 'bitconcatenate' 'shl_ln703_44' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%sext_ln703_45 = sext i24 %shl_ln703_44 to i25" [./layer.h:130]   --->   Operation 1446 'sext' 'sext_ln703_45' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1447 [1/1] (0.00ns)   --->   "%trunc_ln126_34 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_11_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1447 'partselect' 'trunc_ln126_34' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1448 [1/1] (0.95ns)   --->   "%icmp_ln128_46 = icmp eq i2 %trunc_ln126_34, 1" [./layer.h:128]   --->   Operation 1448 'icmp' 'icmp_ln128_46' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1449 [1/1] (0.95ns)   --->   "%icmp_ln129_46 = icmp eq i2 %trunc_ln126_34, -2" [./layer.h:129]   --->   Operation 1449 'icmp' 'icmp_ln129_46' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1450 [1/1] (1.91ns)   --->   "%sub_ln701_46 = sub i8 0, %input_11_2_0_V_lo" [./layer.h:129]   --->   Operation 1450 'sub' 'sub_ln701_46' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_45)   --->   "%xor_ln128_46 = xor i1 %icmp_ln128_46, true" [./layer.h:128]   --->   Operation 1451 'xor' 'xor_ln128_46' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_45)   --->   "%and_ln129_46 = and i1 %icmp_ln129_46, %xor_ln128_46" [./layer.h:129]   --->   Operation 1452 'and' 'and_ln129_46' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_45)   --->   "%select_ln128_46 = select i1 %icmp_ln128_46, i8 %input_11_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1453 'select' 'select_ln128_46' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_45)   --->   "%select_ln129_46 = select i1 %and_ln129_46, i8 %sub_ln701_46, i8 %select_ln128_46" [./layer.h:129]   --->   Operation 1454 'select' 'select_ln129_46' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1455 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_45 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_46, i16 0)" [./layer.h:130]   --->   Operation 1455 'bitconcatenate' 'shl_ln703_45' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_68)   --->   "%sext_ln703_46 = sext i24 %shl_ln703_45 to i25" [./layer.h:130]   --->   Operation 1456 'sext' 'sext_ln703_46' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1457 [1/1] (0.00ns)   --->   "%trunc_ln128_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_11_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1457 'partselect' 'trunc_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1458 [1/1] (0.95ns)   --->   "%icmp_ln128_47 = icmp eq i2 %trunc_ln128_10, 1" [./layer.h:128]   --->   Operation 1458 'icmp' 'icmp_ln128_47' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1459 [1/1] (0.95ns)   --->   "%icmp_ln129_47 = icmp eq i2 %trunc_ln128_10, -2" [./layer.h:129]   --->   Operation 1459 'icmp' 'icmp_ln129_47' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1460 [1/1] (1.91ns)   --->   "%sub_ln701_47 = sub i8 0, %input_11_3_0_V_lo" [./layer.h:129]   --->   Operation 1460 'sub' 'sub_ln701_47' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%xor_ln128_47 = xor i1 %icmp_ln128_47, true" [./layer.h:128]   --->   Operation 1461 'xor' 'xor_ln128_47' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%and_ln129_47 = and i1 %icmp_ln129_47, %xor_ln128_47" [./layer.h:129]   --->   Operation 1462 'and' 'and_ln129_47' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%select_ln128_47 = select i1 %icmp_ln128_47, i8 %input_11_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1463 'select' 'select_ln128_47' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%select_ln129_47 = select i1 %and_ln129_47, i8 %sub_ln701_47, i8 %select_ln128_47" [./layer.h:129]   --->   Operation 1464 'select' 'select_ln129_47' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%shl_ln703_46 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_47, i16 0)" [./layer.h:130]   --->   Operation 1465 'bitconcatenate' 'shl_ln703_46' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%sext_ln703_47 = sext i24 %shl_ln703_46 to i25" [./layer.h:130]   --->   Operation 1466 'sext' 'sext_ln703_47' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1467 [1/2] (3.25ns)   --->   "%packed_weights_12_l = load i8* %packed_weights_12_a, align 1" [./layer.h:124]   --->   Operation 1467 'load' 'packed_weights_12_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1468 [1/1] (0.00ns)   --->   "%trunc_ln126_35 = trunc i8 %packed_weights_12_l to i2" [./layer.h:126]   --->   Operation 1468 'trunc' 'trunc_ln126_35' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1469 [1/1] (0.95ns)   --->   "%icmp_ln128_48 = icmp eq i2 %trunc_ln126_35, 1" [./layer.h:128]   --->   Operation 1469 'icmp' 'icmp_ln128_48' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1470 [1/1] (0.95ns)   --->   "%icmp_ln129_48 = icmp eq i2 %trunc_ln126_35, -2" [./layer.h:129]   --->   Operation 1470 'icmp' 'icmp_ln129_48' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1471 [1/1] (1.91ns)   --->   "%sub_ln701_48 = sub i8 0, %input_12_0_0_V_lo" [./layer.h:129]   --->   Operation 1471 'sub' 'sub_ln701_48' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_47)   --->   "%xor_ln128_48 = xor i1 %icmp_ln128_48, true" [./layer.h:128]   --->   Operation 1472 'xor' 'xor_ln128_48' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_47)   --->   "%and_ln129_48 = and i1 %icmp_ln129_48, %xor_ln128_48" [./layer.h:129]   --->   Operation 1473 'and' 'and_ln129_48' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_47)   --->   "%select_ln128_48 = select i1 %icmp_ln128_48, i8 %input_12_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1474 'select' 'select_ln128_48' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_47)   --->   "%select_ln129_48 = select i1 %and_ln129_48, i8 %sub_ln701_48, i8 %select_ln128_48" [./layer.h:129]   --->   Operation 1475 'select' 'select_ln129_48' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1476 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_47 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_48, i16 0)" [./layer.h:130]   --->   Operation 1476 'bitconcatenate' 'shl_ln703_47' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_72)   --->   "%sext_ln703_48 = sext i24 %shl_ln703_47 to i25" [./layer.h:130]   --->   Operation 1477 'sext' 'sext_ln703_48' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1478 [1/1] (0.00ns)   --->   "%trunc_ln126_36 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_12_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1478 'partselect' 'trunc_ln126_36' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1479 [1/1] (0.95ns)   --->   "%icmp_ln128_49 = icmp eq i2 %trunc_ln126_36, 1" [./layer.h:128]   --->   Operation 1479 'icmp' 'icmp_ln128_49' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1480 [1/1] (0.95ns)   --->   "%icmp_ln129_49 = icmp eq i2 %trunc_ln126_36, -2" [./layer.h:129]   --->   Operation 1480 'icmp' 'icmp_ln129_49' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1481 [1/1] (1.91ns)   --->   "%sub_ln701_49 = sub i8 0, %input_12_1_0_V_lo" [./layer.h:129]   --->   Operation 1481 'sub' 'sub_ln701_49' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%xor_ln128_49 = xor i1 %icmp_ln128_49, true" [./layer.h:128]   --->   Operation 1482 'xor' 'xor_ln128_49' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%and_ln129_49 = and i1 %icmp_ln129_49, %xor_ln128_49" [./layer.h:129]   --->   Operation 1483 'and' 'and_ln129_49' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%select_ln128_49 = select i1 %icmp_ln128_49, i8 %input_12_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1484 'select' 'select_ln128_49' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%select_ln129_49 = select i1 %and_ln129_49, i8 %sub_ln701_49, i8 %select_ln128_49" [./layer.h:129]   --->   Operation 1485 'select' 'select_ln129_49' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%shl_ln703_48 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_49, i16 0)" [./layer.h:130]   --->   Operation 1486 'bitconcatenate' 'shl_ln703_48' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%sext_ln703_49 = sext i24 %shl_ln703_48 to i25" [./layer.h:130]   --->   Operation 1487 'sext' 'sext_ln703_49' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1488 [1/1] (0.00ns)   --->   "%trunc_ln126_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_12_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1488 'partselect' 'trunc_ln126_37' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1489 [1/1] (0.95ns)   --->   "%icmp_ln128_50 = icmp eq i2 %trunc_ln126_37, 1" [./layer.h:128]   --->   Operation 1489 'icmp' 'icmp_ln128_50' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1490 [1/1] (0.95ns)   --->   "%icmp_ln129_50 = icmp eq i2 %trunc_ln126_37, -2" [./layer.h:129]   --->   Operation 1490 'icmp' 'icmp_ln129_50' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1491 [1/1] (1.91ns)   --->   "%sub_ln701_50 = sub i8 0, %input_12_2_0_V_lo" [./layer.h:129]   --->   Operation 1491 'sub' 'sub_ln701_50' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_49)   --->   "%xor_ln128_50 = xor i1 %icmp_ln128_50, true" [./layer.h:128]   --->   Operation 1492 'xor' 'xor_ln128_50' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_49)   --->   "%and_ln129_50 = and i1 %icmp_ln129_50, %xor_ln128_50" [./layer.h:129]   --->   Operation 1493 'and' 'and_ln129_50' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_49)   --->   "%select_ln128_50 = select i1 %icmp_ln128_50, i8 %input_12_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1494 'select' 'select_ln128_50' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_49)   --->   "%select_ln129_50 = select i1 %and_ln129_50, i8 %sub_ln701_50, i8 %select_ln128_50" [./layer.h:129]   --->   Operation 1495 'select' 'select_ln129_50' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1496 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_49 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_50, i16 0)" [./layer.h:130]   --->   Operation 1496 'bitconcatenate' 'shl_ln703_49' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_73)   --->   "%sext_ln703_50 = sext i24 %shl_ln703_49 to i25" [./layer.h:130]   --->   Operation 1497 'sext' 'sext_ln703_50' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1498 [1/1] (0.00ns)   --->   "%trunc_ln128_11 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_12_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1498 'partselect' 'trunc_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1499 [1/1] (0.95ns)   --->   "%icmp_ln128_51 = icmp eq i2 %trunc_ln128_11, 1" [./layer.h:128]   --->   Operation 1499 'icmp' 'icmp_ln128_51' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1500 [1/1] (0.95ns)   --->   "%icmp_ln129_51 = icmp eq i2 %trunc_ln128_11, -2" [./layer.h:129]   --->   Operation 1500 'icmp' 'icmp_ln129_51' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1501 [1/1] (1.91ns)   --->   "%sub_ln701_51 = sub i8 0, %input_12_3_0_V_lo" [./layer.h:129]   --->   Operation 1501 'sub' 'sub_ln701_51' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%xor_ln128_51 = xor i1 %icmp_ln128_51, true" [./layer.h:128]   --->   Operation 1502 'xor' 'xor_ln128_51' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%and_ln129_51 = and i1 %icmp_ln129_51, %xor_ln128_51" [./layer.h:129]   --->   Operation 1503 'and' 'and_ln129_51' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%select_ln128_51 = select i1 %icmp_ln128_51, i8 %input_12_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1504 'select' 'select_ln128_51' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%select_ln129_51 = select i1 %and_ln129_51, i8 %sub_ln701_51, i8 %select_ln128_51" [./layer.h:129]   --->   Operation 1505 'select' 'select_ln129_51' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%shl_ln703_50 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_51, i16 0)" [./layer.h:130]   --->   Operation 1506 'bitconcatenate' 'shl_ln703_50' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%sext_ln703_51 = sext i24 %shl_ln703_50 to i25" [./layer.h:130]   --->   Operation 1507 'sext' 'sext_ln703_51' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1508 [1/2] (3.25ns)   --->   "%packed_weights_13_l = load i8* %packed_weights_13_a, align 1" [./layer.h:124]   --->   Operation 1508 'load' 'packed_weights_13_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1509 [1/1] (0.00ns)   --->   "%trunc_ln126_38 = trunc i8 %packed_weights_13_l to i2" [./layer.h:126]   --->   Operation 1509 'trunc' 'trunc_ln126_38' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1510 [1/1] (0.95ns)   --->   "%icmp_ln128_52 = icmp eq i2 %trunc_ln126_38, 1" [./layer.h:128]   --->   Operation 1510 'icmp' 'icmp_ln128_52' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1511 [1/1] (0.95ns)   --->   "%icmp_ln129_52 = icmp eq i2 %trunc_ln126_38, -2" [./layer.h:129]   --->   Operation 1511 'icmp' 'icmp_ln129_52' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1512 [1/1] (1.91ns)   --->   "%sub_ln701_52 = sub i8 0, %input_13_0_0_V_lo" [./layer.h:129]   --->   Operation 1512 'sub' 'sub_ln701_52' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_51)   --->   "%xor_ln128_52 = xor i1 %icmp_ln128_52, true" [./layer.h:128]   --->   Operation 1513 'xor' 'xor_ln128_52' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_51)   --->   "%and_ln129_52 = and i1 %icmp_ln129_52, %xor_ln128_52" [./layer.h:129]   --->   Operation 1514 'and' 'and_ln129_52' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_51)   --->   "%select_ln128_52 = select i1 %icmp_ln128_52, i8 %input_13_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1515 'select' 'select_ln128_52' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_51)   --->   "%select_ln129_52 = select i1 %and_ln129_52, i8 %sub_ln701_52, i8 %select_ln128_52" [./layer.h:129]   --->   Operation 1516 'select' 'select_ln129_52' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1517 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_51 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_52, i16 0)" [./layer.h:130]   --->   Operation 1517 'bitconcatenate' 'shl_ln703_51' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_75)   --->   "%sext_ln703_52 = sext i24 %shl_ln703_51 to i25" [./layer.h:130]   --->   Operation 1518 'sext' 'sext_ln703_52' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln126_39 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_13_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1519 'partselect' 'trunc_ln126_39' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1520 [1/1] (0.95ns)   --->   "%icmp_ln128_53 = icmp eq i2 %trunc_ln126_39, 1" [./layer.h:128]   --->   Operation 1520 'icmp' 'icmp_ln128_53' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1521 [1/1] (0.95ns)   --->   "%icmp_ln129_53 = icmp eq i2 %trunc_ln126_39, -2" [./layer.h:129]   --->   Operation 1521 'icmp' 'icmp_ln129_53' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1522 [1/1] (1.91ns)   --->   "%sub_ln701_53 = sub i8 0, %input_13_1_0_V_lo" [./layer.h:129]   --->   Operation 1522 'sub' 'sub_ln701_53' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%xor_ln128_53 = xor i1 %icmp_ln128_53, true" [./layer.h:128]   --->   Operation 1523 'xor' 'xor_ln128_53' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%and_ln129_53 = and i1 %icmp_ln129_53, %xor_ln128_53" [./layer.h:129]   --->   Operation 1524 'and' 'and_ln129_53' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%select_ln128_53 = select i1 %icmp_ln128_53, i8 %input_13_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1525 'select' 'select_ln128_53' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%select_ln129_53 = select i1 %and_ln129_53, i8 %sub_ln701_53, i8 %select_ln128_53" [./layer.h:129]   --->   Operation 1526 'select' 'select_ln129_53' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%shl_ln703_52 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_53, i16 0)" [./layer.h:130]   --->   Operation 1527 'bitconcatenate' 'shl_ln703_52' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%sext_ln703_53 = sext i24 %shl_ln703_52 to i25" [./layer.h:130]   --->   Operation 1528 'sext' 'sext_ln703_53' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1529 [1/1] (0.00ns)   --->   "%trunc_ln126_40 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_13_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1529 'partselect' 'trunc_ln126_40' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1530 [1/1] (0.95ns)   --->   "%icmp_ln128_54 = icmp eq i2 %trunc_ln126_40, 1" [./layer.h:128]   --->   Operation 1530 'icmp' 'icmp_ln128_54' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1531 [1/1] (0.95ns)   --->   "%icmp_ln129_54 = icmp eq i2 %trunc_ln126_40, -2" [./layer.h:129]   --->   Operation 1531 'icmp' 'icmp_ln129_54' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1532 [1/1] (1.91ns)   --->   "%sub_ln701_54 = sub i8 0, %input_13_2_0_V_lo" [./layer.h:129]   --->   Operation 1532 'sub' 'sub_ln701_54' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_53)   --->   "%xor_ln128_54 = xor i1 %icmp_ln128_54, true" [./layer.h:128]   --->   Operation 1533 'xor' 'xor_ln128_54' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_53)   --->   "%and_ln129_54 = and i1 %icmp_ln129_54, %xor_ln128_54" [./layer.h:129]   --->   Operation 1534 'and' 'and_ln129_54' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_53)   --->   "%select_ln128_54 = select i1 %icmp_ln128_54, i8 %input_13_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1535 'select' 'select_ln128_54' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_53)   --->   "%select_ln129_54 = select i1 %and_ln129_54, i8 %sub_ln701_54, i8 %select_ln128_54" [./layer.h:129]   --->   Operation 1536 'select' 'select_ln129_54' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1537 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_53 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_54, i16 0)" [./layer.h:130]   --->   Operation 1537 'bitconcatenate' 'shl_ln703_53' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_76)   --->   "%sext_ln703_54 = sext i24 %shl_ln703_53 to i25" [./layer.h:130]   --->   Operation 1538 'sext' 'sext_ln703_54' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1539 [1/1] (0.00ns)   --->   "%trunc_ln128_12 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_13_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1539 'partselect' 'trunc_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1540 [1/1] (0.95ns)   --->   "%icmp_ln128_55 = icmp eq i2 %trunc_ln128_12, 1" [./layer.h:128]   --->   Operation 1540 'icmp' 'icmp_ln128_55' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1541 [1/1] (0.95ns)   --->   "%icmp_ln129_55 = icmp eq i2 %trunc_ln128_12, -2" [./layer.h:129]   --->   Operation 1541 'icmp' 'icmp_ln129_55' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1542 [1/1] (1.91ns)   --->   "%sub_ln701_55 = sub i8 0, %input_13_3_0_V_lo" [./layer.h:129]   --->   Operation 1542 'sub' 'sub_ln701_55' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%xor_ln128_55 = xor i1 %icmp_ln128_55, true" [./layer.h:128]   --->   Operation 1543 'xor' 'xor_ln128_55' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%and_ln129_55 = and i1 %icmp_ln129_55, %xor_ln128_55" [./layer.h:129]   --->   Operation 1544 'and' 'and_ln129_55' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%select_ln128_55 = select i1 %icmp_ln128_55, i8 %input_13_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1545 'select' 'select_ln128_55' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%select_ln129_55 = select i1 %and_ln129_55, i8 %sub_ln701_55, i8 %select_ln128_55" [./layer.h:129]   --->   Operation 1546 'select' 'select_ln129_55' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%shl_ln703_54 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_55, i16 0)" [./layer.h:130]   --->   Operation 1547 'bitconcatenate' 'shl_ln703_54' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%sext_ln703_55 = sext i24 %shl_ln703_54 to i25" [./layer.h:130]   --->   Operation 1548 'sext' 'sext_ln703_55' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1549 [1/2] (3.25ns)   --->   "%packed_weights_14_l = load i8* %packed_weights_14_a, align 1" [./layer.h:124]   --->   Operation 1549 'load' 'packed_weights_14_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1550 [1/1] (0.00ns)   --->   "%trunc_ln126_41 = trunc i8 %packed_weights_14_l to i2" [./layer.h:126]   --->   Operation 1550 'trunc' 'trunc_ln126_41' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1551 [1/1] (0.95ns)   --->   "%icmp_ln128_56 = icmp eq i2 %trunc_ln126_41, 1" [./layer.h:128]   --->   Operation 1551 'icmp' 'icmp_ln128_56' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1552 [1/1] (0.95ns)   --->   "%icmp_ln129_56 = icmp eq i2 %trunc_ln126_41, -2" [./layer.h:129]   --->   Operation 1552 'icmp' 'icmp_ln129_56' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1553 [1/1] (1.91ns)   --->   "%sub_ln701_56 = sub i8 0, %input_14_0_0_V_lo" [./layer.h:129]   --->   Operation 1553 'sub' 'sub_ln701_56' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_55)   --->   "%xor_ln128_56 = xor i1 %icmp_ln128_56, true" [./layer.h:128]   --->   Operation 1554 'xor' 'xor_ln128_56' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_55)   --->   "%and_ln129_56 = and i1 %icmp_ln129_56, %xor_ln128_56" [./layer.h:129]   --->   Operation 1555 'and' 'and_ln129_56' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_55)   --->   "%select_ln128_56 = select i1 %icmp_ln128_56, i8 %input_14_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1556 'select' 'select_ln128_56' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_55)   --->   "%select_ln129_56 = select i1 %and_ln129_56, i8 %sub_ln701_56, i8 %select_ln128_56" [./layer.h:129]   --->   Operation 1557 'select' 'select_ln129_56' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1558 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_55 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_56, i16 0)" [./layer.h:130]   --->   Operation 1558 'bitconcatenate' 'shl_ln703_55' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_79)   --->   "%sext_ln703_56 = sext i24 %shl_ln703_55 to i25" [./layer.h:130]   --->   Operation 1559 'sext' 'sext_ln703_56' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1560 [1/1] (0.00ns)   --->   "%trunc_ln126_42 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_14_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1560 'partselect' 'trunc_ln126_42' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1561 [1/1] (0.95ns)   --->   "%icmp_ln128_57 = icmp eq i2 %trunc_ln126_42, 1" [./layer.h:128]   --->   Operation 1561 'icmp' 'icmp_ln128_57' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1562 [1/1] (0.95ns)   --->   "%icmp_ln129_57 = icmp eq i2 %trunc_ln126_42, -2" [./layer.h:129]   --->   Operation 1562 'icmp' 'icmp_ln129_57' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1563 [1/1] (1.91ns)   --->   "%sub_ln701_57 = sub i8 0, %input_14_1_0_V_lo" [./layer.h:129]   --->   Operation 1563 'sub' 'sub_ln701_57' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%xor_ln128_57 = xor i1 %icmp_ln128_57, true" [./layer.h:128]   --->   Operation 1564 'xor' 'xor_ln128_57' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%and_ln129_57 = and i1 %icmp_ln129_57, %xor_ln128_57" [./layer.h:129]   --->   Operation 1565 'and' 'and_ln129_57' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%select_ln128_57 = select i1 %icmp_ln128_57, i8 %input_14_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1566 'select' 'select_ln128_57' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%select_ln129_57 = select i1 %and_ln129_57, i8 %sub_ln701_57, i8 %select_ln128_57" [./layer.h:129]   --->   Operation 1567 'select' 'select_ln129_57' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%shl_ln703_56 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_57, i16 0)" [./layer.h:130]   --->   Operation 1568 'bitconcatenate' 'shl_ln703_56' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%sext_ln703_57 = sext i24 %shl_ln703_56 to i25" [./layer.h:130]   --->   Operation 1569 'sext' 'sext_ln703_57' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1570 [1/1] (0.00ns)   --->   "%trunc_ln126_43 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_14_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1570 'partselect' 'trunc_ln126_43' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1571 [1/1] (0.95ns)   --->   "%icmp_ln128_58 = icmp eq i2 %trunc_ln126_43, 1" [./layer.h:128]   --->   Operation 1571 'icmp' 'icmp_ln128_58' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1572 [1/1] (0.95ns)   --->   "%icmp_ln129_58 = icmp eq i2 %trunc_ln126_43, -2" [./layer.h:129]   --->   Operation 1572 'icmp' 'icmp_ln129_58' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1573 [1/1] (1.91ns)   --->   "%sub_ln701_58 = sub i8 0, %input_14_2_0_V_lo" [./layer.h:129]   --->   Operation 1573 'sub' 'sub_ln701_58' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_57)   --->   "%xor_ln128_58 = xor i1 %icmp_ln128_58, true" [./layer.h:128]   --->   Operation 1574 'xor' 'xor_ln128_58' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_57)   --->   "%and_ln129_58 = and i1 %icmp_ln129_58, %xor_ln128_58" [./layer.h:129]   --->   Operation 1575 'and' 'and_ln129_58' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_57)   --->   "%select_ln128_58 = select i1 %icmp_ln128_58, i8 %input_14_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1576 'select' 'select_ln128_58' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_57)   --->   "%select_ln129_58 = select i1 %and_ln129_58, i8 %sub_ln701_58, i8 %select_ln128_58" [./layer.h:129]   --->   Operation 1577 'select' 'select_ln129_58' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1578 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_57 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_58, i16 0)" [./layer.h:130]   --->   Operation 1578 'bitconcatenate' 'shl_ln703_57' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_80)   --->   "%sext_ln703_58 = sext i24 %shl_ln703_57 to i25" [./layer.h:130]   --->   Operation 1579 'sext' 'sext_ln703_58' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln128_13 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_14_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1580 'partselect' 'trunc_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1581 [1/1] (0.95ns)   --->   "%icmp_ln128_59 = icmp eq i2 %trunc_ln128_13, 1" [./layer.h:128]   --->   Operation 1581 'icmp' 'icmp_ln128_59' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1582 [1/1] (0.95ns)   --->   "%icmp_ln129_59 = icmp eq i2 %trunc_ln128_13, -2" [./layer.h:129]   --->   Operation 1582 'icmp' 'icmp_ln129_59' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1583 [1/1] (1.91ns)   --->   "%sub_ln701_59 = sub i8 0, %input_14_3_0_V_lo" [./layer.h:129]   --->   Operation 1583 'sub' 'sub_ln701_59' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%xor_ln128_59 = xor i1 %icmp_ln128_59, true" [./layer.h:128]   --->   Operation 1584 'xor' 'xor_ln128_59' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%and_ln129_59 = and i1 %icmp_ln129_59, %xor_ln128_59" [./layer.h:129]   --->   Operation 1585 'and' 'and_ln129_59' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%select_ln128_59 = select i1 %icmp_ln128_59, i8 %input_14_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1586 'select' 'select_ln128_59' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%select_ln129_59 = select i1 %and_ln129_59, i8 %sub_ln701_59, i8 %select_ln128_59" [./layer.h:129]   --->   Operation 1587 'select' 'select_ln129_59' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%shl_ln703_58 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_59, i16 0)" [./layer.h:130]   --->   Operation 1588 'bitconcatenate' 'shl_ln703_58' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%sext_ln703_59 = sext i24 %shl_ln703_58 to i25" [./layer.h:130]   --->   Operation 1589 'sext' 'sext_ln703_59' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1590 [1/2] (3.25ns)   --->   "%packed_weights_15_l = load i8* %packed_weights_15_a, align 1" [./layer.h:124]   --->   Operation 1590 'load' 'packed_weights_15_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1591 [1/1] (0.00ns)   --->   "%trunc_ln126_44 = trunc i8 %packed_weights_15_l to i2" [./layer.h:126]   --->   Operation 1591 'trunc' 'trunc_ln126_44' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1592 [1/1] (0.95ns)   --->   "%icmp_ln128_60 = icmp eq i2 %trunc_ln126_44, 1" [./layer.h:128]   --->   Operation 1592 'icmp' 'icmp_ln128_60' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1593 [1/1] (0.95ns)   --->   "%icmp_ln129_60 = icmp eq i2 %trunc_ln126_44, -2" [./layer.h:129]   --->   Operation 1593 'icmp' 'icmp_ln129_60' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1594 [1/1] (1.91ns)   --->   "%sub_ln701_60 = sub i8 0, %input_15_0_0_V_lo" [./layer.h:129]   --->   Operation 1594 'sub' 'sub_ln701_60' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_59)   --->   "%xor_ln128_60 = xor i1 %icmp_ln128_60, true" [./layer.h:128]   --->   Operation 1595 'xor' 'xor_ln128_60' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_59)   --->   "%and_ln129_60 = and i1 %icmp_ln129_60, %xor_ln128_60" [./layer.h:129]   --->   Operation 1596 'and' 'and_ln129_60' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_59)   --->   "%select_ln128_60 = select i1 %icmp_ln128_60, i8 %input_15_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1597 'select' 'select_ln128_60' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_59)   --->   "%select_ln129_60 = select i1 %and_ln129_60, i8 %sub_ln701_60, i8 %select_ln128_60" [./layer.h:129]   --->   Operation 1598 'select' 'select_ln129_60' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1599 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_59 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_60, i16 0)" [./layer.h:130]   --->   Operation 1599 'bitconcatenate' 'shl_ln703_59' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_82)   --->   "%sext_ln703_60 = sext i24 %shl_ln703_59 to i25" [./layer.h:130]   --->   Operation 1600 'sext' 'sext_ln703_60' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln126_45 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_15_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1601 'partselect' 'trunc_ln126_45' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1602 [1/1] (0.95ns)   --->   "%icmp_ln128_61 = icmp eq i2 %trunc_ln126_45, 1" [./layer.h:128]   --->   Operation 1602 'icmp' 'icmp_ln128_61' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1603 [1/1] (0.95ns)   --->   "%icmp_ln129_61 = icmp eq i2 %trunc_ln126_45, -2" [./layer.h:129]   --->   Operation 1603 'icmp' 'icmp_ln129_61' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1604 [1/1] (1.91ns)   --->   "%sub_ln701_61 = sub i8 0, %input_15_1_0_V_lo" [./layer.h:129]   --->   Operation 1604 'sub' 'sub_ln701_61' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%xor_ln128_61 = xor i1 %icmp_ln128_61, true" [./layer.h:128]   --->   Operation 1605 'xor' 'xor_ln128_61' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%and_ln129_61 = and i1 %icmp_ln129_61, %xor_ln128_61" [./layer.h:129]   --->   Operation 1606 'and' 'and_ln129_61' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%select_ln128_61 = select i1 %icmp_ln128_61, i8 %input_15_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1607 'select' 'select_ln128_61' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%select_ln129_61 = select i1 %and_ln129_61, i8 %sub_ln701_61, i8 %select_ln128_61" [./layer.h:129]   --->   Operation 1608 'select' 'select_ln129_61' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%shl_ln703_60 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_61, i16 0)" [./layer.h:130]   --->   Operation 1609 'bitconcatenate' 'shl_ln703_60' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%sext_ln703_61 = sext i24 %shl_ln703_60 to i25" [./layer.h:130]   --->   Operation 1610 'sext' 'sext_ln703_61' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1611 [1/1] (0.00ns)   --->   "%trunc_ln126_46 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_15_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1611 'partselect' 'trunc_ln126_46' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1612 [1/1] (0.95ns)   --->   "%icmp_ln128_62 = icmp eq i2 %trunc_ln126_46, 1" [./layer.h:128]   --->   Operation 1612 'icmp' 'icmp_ln128_62' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1613 [1/1] (0.95ns)   --->   "%icmp_ln129_62 = icmp eq i2 %trunc_ln126_46, -2" [./layer.h:129]   --->   Operation 1613 'icmp' 'icmp_ln129_62' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1614 [1/1] (1.91ns)   --->   "%sub_ln701_62 = sub i8 0, %input_15_2_0_V_lo" [./layer.h:129]   --->   Operation 1614 'sub' 'sub_ln701_62' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_61)   --->   "%xor_ln128_62 = xor i1 %icmp_ln128_62, true" [./layer.h:128]   --->   Operation 1615 'xor' 'xor_ln128_62' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_61)   --->   "%and_ln129_62 = and i1 %icmp_ln129_62, %xor_ln128_62" [./layer.h:129]   --->   Operation 1616 'and' 'and_ln129_62' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_61)   --->   "%select_ln128_62 = select i1 %icmp_ln128_62, i8 %input_15_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1617 'select' 'select_ln128_62' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_61)   --->   "%select_ln129_62 = select i1 %and_ln129_62, i8 %sub_ln701_62, i8 %select_ln128_62" [./layer.h:129]   --->   Operation 1618 'select' 'select_ln129_62' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1619 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_61 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_62, i16 0)" [./layer.h:130]   --->   Operation 1619 'bitconcatenate' 'shl_ln703_61' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_83)   --->   "%sext_ln703_62 = sext i24 %shl_ln703_61 to i25" [./layer.h:130]   --->   Operation 1620 'sext' 'sext_ln703_62' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln128_14 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_15_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1621 'partselect' 'trunc_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1622 [1/1] (0.95ns)   --->   "%icmp_ln128_63 = icmp eq i2 %trunc_ln128_14, 1" [./layer.h:128]   --->   Operation 1622 'icmp' 'icmp_ln128_63' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1623 [1/1] (0.95ns)   --->   "%icmp_ln129_63 = icmp eq i2 %trunc_ln128_14, -2" [./layer.h:129]   --->   Operation 1623 'icmp' 'icmp_ln129_63' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1624 [1/1] (1.91ns)   --->   "%sub_ln701_63 = sub i8 0, %input_15_3_0_V_lo" [./layer.h:129]   --->   Operation 1624 'sub' 'sub_ln701_63' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_89)   --->   "%xor_ln128_63 = xor i1 %icmp_ln128_63, true" [./layer.h:128]   --->   Operation 1625 'xor' 'xor_ln128_63' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_89)   --->   "%and_ln129_63 = and i1 %icmp_ln129_63, %xor_ln128_63" [./layer.h:129]   --->   Operation 1626 'and' 'and_ln129_63' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_89)   --->   "%select_ln128_63 = select i1 %icmp_ln128_63, i8 %input_15_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1627 'select' 'select_ln128_63' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_89)   --->   "%select_ln129_63 = select i1 %and_ln129_63, i8 %sub_ln701_63, i8 %select_ln128_63" [./layer.h:129]   --->   Operation 1628 'select' 'select_ln129_63' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_89)   --->   "%shl_ln703_62 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_63, i16 0)" [./layer.h:130]   --->   Operation 1629 'bitconcatenate' 'shl_ln703_62' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_89)   --->   "%sext_ln703_63 = sext i24 %shl_ln703_62 to i25" [./layer.h:130]   --->   Operation 1630 'sext' 'sext_ln703_63' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1631 [1/2] (3.25ns)   --->   "%packed_weights_16_l = load i8* %packed_weights_16_a, align 1" [./layer.h:124]   --->   Operation 1631 'load' 'packed_weights_16_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1632 [1/1] (0.00ns)   --->   "%trunc_ln126_47 = trunc i8 %packed_weights_16_l to i2" [./layer.h:126]   --->   Operation 1632 'trunc' 'trunc_ln126_47' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1633 [1/1] (0.95ns)   --->   "%icmp_ln128_64 = icmp eq i2 %trunc_ln126_47, 1" [./layer.h:128]   --->   Operation 1633 'icmp' 'icmp_ln128_64' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1634 [1/1] (0.95ns)   --->   "%icmp_ln129_64 = icmp eq i2 %trunc_ln126_47, -2" [./layer.h:129]   --->   Operation 1634 'icmp' 'icmp_ln129_64' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1635 [1/1] (1.91ns)   --->   "%sub_ln701_64 = sub i8 0, %input_16_0_0_V_lo" [./layer.h:129]   --->   Operation 1635 'sub' 'sub_ln701_64' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_63)   --->   "%xor_ln128_64 = xor i1 %icmp_ln128_64, true" [./layer.h:128]   --->   Operation 1636 'xor' 'xor_ln128_64' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_63)   --->   "%and_ln129_64 = and i1 %icmp_ln129_64, %xor_ln128_64" [./layer.h:129]   --->   Operation 1637 'and' 'and_ln129_64' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_63)   --->   "%select_ln128_64 = select i1 %icmp_ln128_64, i8 %input_16_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1638 'select' 'select_ln128_64' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_63)   --->   "%select_ln129_64 = select i1 %and_ln129_64, i8 %sub_ln701_64, i8 %select_ln128_64" [./layer.h:129]   --->   Operation 1639 'select' 'select_ln129_64' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1640 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_63 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_64, i16 0)" [./layer.h:130]   --->   Operation 1640 'bitconcatenate' 'shl_ln703_63' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_89)   --->   "%sext_ln703_64 = sext i24 %shl_ln703_63 to i25" [./layer.h:130]   --->   Operation 1641 'sext' 'sext_ln703_64' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1642 [1/1] (0.00ns)   --->   "%trunc_ln126_48 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_16_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1642 'partselect' 'trunc_ln126_48' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1643 [1/1] (0.95ns)   --->   "%icmp_ln128_65 = icmp eq i2 %trunc_ln126_48, 1" [./layer.h:128]   --->   Operation 1643 'icmp' 'icmp_ln128_65' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1644 [1/1] (0.95ns)   --->   "%icmp_ln129_65 = icmp eq i2 %trunc_ln126_48, -2" [./layer.h:129]   --->   Operation 1644 'icmp' 'icmp_ln129_65' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1645 [1/1] (1.91ns)   --->   "%sub_ln701_65 = sub i8 0, %input_16_1_0_V_lo" [./layer.h:129]   --->   Operation 1645 'sub' 'sub_ln701_65' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_90)   --->   "%xor_ln128_65 = xor i1 %icmp_ln128_65, true" [./layer.h:128]   --->   Operation 1646 'xor' 'xor_ln128_65' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_90)   --->   "%and_ln129_65 = and i1 %icmp_ln129_65, %xor_ln128_65" [./layer.h:129]   --->   Operation 1647 'and' 'and_ln129_65' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_90)   --->   "%select_ln128_65 = select i1 %icmp_ln128_65, i8 %input_16_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1648 'select' 'select_ln128_65' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_90)   --->   "%select_ln129_65 = select i1 %and_ln129_65, i8 %sub_ln701_65, i8 %select_ln128_65" [./layer.h:129]   --->   Operation 1649 'select' 'select_ln129_65' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_90)   --->   "%shl_ln703_64 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_65, i16 0)" [./layer.h:130]   --->   Operation 1650 'bitconcatenate' 'shl_ln703_64' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_90)   --->   "%sext_ln703_65 = sext i24 %shl_ln703_64 to i25" [./layer.h:130]   --->   Operation 1651 'sext' 'sext_ln703_65' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1652 [1/1] (0.00ns)   --->   "%trunc_ln126_49 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_16_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1652 'partselect' 'trunc_ln126_49' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1653 [1/1] (0.95ns)   --->   "%icmp_ln128_66 = icmp eq i2 %trunc_ln126_49, 1" [./layer.h:128]   --->   Operation 1653 'icmp' 'icmp_ln128_66' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1654 [1/1] (0.95ns)   --->   "%icmp_ln129_66 = icmp eq i2 %trunc_ln126_49, -2" [./layer.h:129]   --->   Operation 1654 'icmp' 'icmp_ln129_66' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1655 [1/1] (1.91ns)   --->   "%sub_ln701_66 = sub i8 0, %input_16_2_0_V_lo" [./layer.h:129]   --->   Operation 1655 'sub' 'sub_ln701_66' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_65)   --->   "%xor_ln128_66 = xor i1 %icmp_ln128_66, true" [./layer.h:128]   --->   Operation 1656 'xor' 'xor_ln128_66' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_65)   --->   "%and_ln129_66 = and i1 %icmp_ln129_66, %xor_ln128_66" [./layer.h:129]   --->   Operation 1657 'and' 'and_ln129_66' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_65)   --->   "%select_ln128_66 = select i1 %icmp_ln128_66, i8 %input_16_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1658 'select' 'select_ln128_66' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_65)   --->   "%select_ln129_66 = select i1 %and_ln129_66, i8 %sub_ln701_66, i8 %select_ln128_66" [./layer.h:129]   --->   Operation 1659 'select' 'select_ln129_66' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1660 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_65 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_66, i16 0)" [./layer.h:130]   --->   Operation 1660 'bitconcatenate' 'shl_ln703_65' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_90)   --->   "%sext_ln703_66 = sext i24 %shl_ln703_65 to i25" [./layer.h:130]   --->   Operation 1661 'sext' 'sext_ln703_66' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1662 [1/1] (0.00ns)   --->   "%trunc_ln128_15 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_16_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1662 'partselect' 'trunc_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1663 [1/1] (0.95ns)   --->   "%icmp_ln128_67 = icmp eq i2 %trunc_ln128_15, 1" [./layer.h:128]   --->   Operation 1663 'icmp' 'icmp_ln128_67' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1664 [1/1] (0.95ns)   --->   "%icmp_ln129_67 = icmp eq i2 %trunc_ln128_15, -2" [./layer.h:129]   --->   Operation 1664 'icmp' 'icmp_ln129_67' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1665 [1/1] (1.91ns)   --->   "%sub_ln701_67 = sub i8 0, %input_16_3_0_V_lo" [./layer.h:129]   --->   Operation 1665 'sub' 'sub_ln701_67' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_92)   --->   "%xor_ln128_67 = xor i1 %icmp_ln128_67, true" [./layer.h:128]   --->   Operation 1666 'xor' 'xor_ln128_67' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_92)   --->   "%and_ln129_67 = and i1 %icmp_ln129_67, %xor_ln128_67" [./layer.h:129]   --->   Operation 1667 'and' 'and_ln129_67' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_92)   --->   "%select_ln128_67 = select i1 %icmp_ln128_67, i8 %input_16_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1668 'select' 'select_ln128_67' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_92)   --->   "%select_ln129_67 = select i1 %and_ln129_67, i8 %sub_ln701_67, i8 %select_ln128_67" [./layer.h:129]   --->   Operation 1669 'select' 'select_ln129_67' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_92)   --->   "%shl_ln703_66 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_67, i16 0)" [./layer.h:130]   --->   Operation 1670 'bitconcatenate' 'shl_ln703_66' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_92)   --->   "%sext_ln703_67 = sext i24 %shl_ln703_66 to i25" [./layer.h:130]   --->   Operation 1671 'sext' 'sext_ln703_67' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1672 [1/2] (3.25ns)   --->   "%packed_weights_17_l = load i8* %packed_weights_17_a, align 1" [./layer.h:124]   --->   Operation 1672 'load' 'packed_weights_17_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1673 [1/1] (0.00ns)   --->   "%trunc_ln126_50 = trunc i8 %packed_weights_17_l to i2" [./layer.h:126]   --->   Operation 1673 'trunc' 'trunc_ln126_50' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1674 [1/1] (0.95ns)   --->   "%icmp_ln128_68 = icmp eq i2 %trunc_ln126_50, 1" [./layer.h:128]   --->   Operation 1674 'icmp' 'icmp_ln128_68' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1675 [1/1] (0.95ns)   --->   "%icmp_ln129_68 = icmp eq i2 %trunc_ln126_50, -2" [./layer.h:129]   --->   Operation 1675 'icmp' 'icmp_ln129_68' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1676 [1/1] (1.91ns)   --->   "%sub_ln701_68 = sub i8 0, %input_17_0_0_V_lo" [./layer.h:129]   --->   Operation 1676 'sub' 'sub_ln701_68' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_67)   --->   "%xor_ln128_68 = xor i1 %icmp_ln128_68, true" [./layer.h:128]   --->   Operation 1677 'xor' 'xor_ln128_68' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_67)   --->   "%and_ln129_68 = and i1 %icmp_ln129_68, %xor_ln128_68" [./layer.h:129]   --->   Operation 1678 'and' 'and_ln129_68' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_67)   --->   "%select_ln128_68 = select i1 %icmp_ln128_68, i8 %input_17_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1679 'select' 'select_ln128_68' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_67)   --->   "%select_ln129_68 = select i1 %and_ln129_68, i8 %sub_ln701_68, i8 %select_ln128_68" [./layer.h:129]   --->   Operation 1680 'select' 'select_ln129_68' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1681 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_67 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_68, i16 0)" [./layer.h:130]   --->   Operation 1681 'bitconcatenate' 'shl_ln703_67' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_92)   --->   "%sext_ln703_68 = sext i24 %shl_ln703_67 to i25" [./layer.h:130]   --->   Operation 1682 'sext' 'sext_ln703_68' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1683 [1/1] (0.00ns)   --->   "%trunc_ln126_51 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_17_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1683 'partselect' 'trunc_ln126_51' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1684 [1/1] (0.95ns)   --->   "%icmp_ln128_69 = icmp eq i2 %trunc_ln126_51, 1" [./layer.h:128]   --->   Operation 1684 'icmp' 'icmp_ln128_69' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1685 [1/1] (0.95ns)   --->   "%icmp_ln129_69 = icmp eq i2 %trunc_ln126_51, -2" [./layer.h:129]   --->   Operation 1685 'icmp' 'icmp_ln129_69' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1686 [1/1] (1.91ns)   --->   "%sub_ln701_69 = sub i8 0, %input_17_1_0_V_lo" [./layer.h:129]   --->   Operation 1686 'sub' 'sub_ln701_69' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_93)   --->   "%xor_ln128_69 = xor i1 %icmp_ln128_69, true" [./layer.h:128]   --->   Operation 1687 'xor' 'xor_ln128_69' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_93)   --->   "%and_ln129_69 = and i1 %icmp_ln129_69, %xor_ln128_69" [./layer.h:129]   --->   Operation 1688 'and' 'and_ln129_69' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_93)   --->   "%select_ln128_69 = select i1 %icmp_ln128_69, i8 %input_17_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1689 'select' 'select_ln128_69' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_93)   --->   "%select_ln129_69 = select i1 %and_ln129_69, i8 %sub_ln701_69, i8 %select_ln128_69" [./layer.h:129]   --->   Operation 1690 'select' 'select_ln129_69' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_93)   --->   "%shl_ln703_68 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_69, i16 0)" [./layer.h:130]   --->   Operation 1691 'bitconcatenate' 'shl_ln703_68' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_93)   --->   "%sext_ln703_69 = sext i24 %shl_ln703_68 to i25" [./layer.h:130]   --->   Operation 1692 'sext' 'sext_ln703_69' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1693 [1/1] (0.00ns)   --->   "%trunc_ln126_52 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_17_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1693 'partselect' 'trunc_ln126_52' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1694 [1/1] (0.95ns)   --->   "%icmp_ln128_70 = icmp eq i2 %trunc_ln126_52, 1" [./layer.h:128]   --->   Operation 1694 'icmp' 'icmp_ln128_70' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1695 [1/1] (0.95ns)   --->   "%icmp_ln129_70 = icmp eq i2 %trunc_ln126_52, -2" [./layer.h:129]   --->   Operation 1695 'icmp' 'icmp_ln129_70' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1696 [1/1] (1.91ns)   --->   "%sub_ln701_70 = sub i8 0, %input_17_2_0_V_lo" [./layer.h:129]   --->   Operation 1696 'sub' 'sub_ln701_70' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_69)   --->   "%xor_ln128_70 = xor i1 %icmp_ln128_70, true" [./layer.h:128]   --->   Operation 1697 'xor' 'xor_ln128_70' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_69)   --->   "%and_ln129_70 = and i1 %icmp_ln129_70, %xor_ln128_70" [./layer.h:129]   --->   Operation 1698 'and' 'and_ln129_70' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_69)   --->   "%select_ln128_70 = select i1 %icmp_ln128_70, i8 %input_17_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1699 'select' 'select_ln128_70' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_69)   --->   "%select_ln129_70 = select i1 %and_ln129_70, i8 %sub_ln701_70, i8 %select_ln128_70" [./layer.h:129]   --->   Operation 1700 'select' 'select_ln129_70' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1701 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_69 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_70, i16 0)" [./layer.h:130]   --->   Operation 1701 'bitconcatenate' 'shl_ln703_69' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_93)   --->   "%sext_ln703_70 = sext i24 %shl_ln703_69 to i25" [./layer.h:130]   --->   Operation 1702 'sext' 'sext_ln703_70' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1703 [1/1] (0.00ns)   --->   "%trunc_ln128_16 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_17_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1703 'partselect' 'trunc_ln128_16' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1704 [1/1] (0.95ns)   --->   "%icmp_ln128_71 = icmp eq i2 %trunc_ln128_16, 1" [./layer.h:128]   --->   Operation 1704 'icmp' 'icmp_ln128_71' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1705 [1/1] (0.95ns)   --->   "%icmp_ln129_71 = icmp eq i2 %trunc_ln128_16, -2" [./layer.h:129]   --->   Operation 1705 'icmp' 'icmp_ln129_71' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1706 [1/1] (1.91ns)   --->   "%sub_ln701_71 = sub i8 0, %input_17_3_0_V_lo" [./layer.h:129]   --->   Operation 1706 'sub' 'sub_ln701_71' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_96)   --->   "%xor_ln128_71 = xor i1 %icmp_ln128_71, true" [./layer.h:128]   --->   Operation 1707 'xor' 'xor_ln128_71' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_96)   --->   "%and_ln129_71 = and i1 %icmp_ln129_71, %xor_ln128_71" [./layer.h:129]   --->   Operation 1708 'and' 'and_ln129_71' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_96)   --->   "%select_ln128_71 = select i1 %icmp_ln128_71, i8 %input_17_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1709 'select' 'select_ln128_71' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_96)   --->   "%select_ln129_71 = select i1 %and_ln129_71, i8 %sub_ln701_71, i8 %select_ln128_71" [./layer.h:129]   --->   Operation 1710 'select' 'select_ln129_71' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_96)   --->   "%shl_ln703_70 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_71, i16 0)" [./layer.h:130]   --->   Operation 1711 'bitconcatenate' 'shl_ln703_70' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_96)   --->   "%sext_ln703_71 = sext i24 %shl_ln703_70 to i25" [./layer.h:130]   --->   Operation 1712 'sext' 'sext_ln703_71' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1713 [1/2] (3.25ns)   --->   "%packed_weights_18_l = load i8* %packed_weights_18_a, align 1" [./layer.h:124]   --->   Operation 1713 'load' 'packed_weights_18_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1714 [1/1] (0.00ns)   --->   "%trunc_ln126_53 = trunc i8 %packed_weights_18_l to i2" [./layer.h:126]   --->   Operation 1714 'trunc' 'trunc_ln126_53' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1715 [1/1] (0.95ns)   --->   "%icmp_ln128_72 = icmp eq i2 %trunc_ln126_53, 1" [./layer.h:128]   --->   Operation 1715 'icmp' 'icmp_ln128_72' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1716 [1/1] (0.95ns)   --->   "%icmp_ln129_72 = icmp eq i2 %trunc_ln126_53, -2" [./layer.h:129]   --->   Operation 1716 'icmp' 'icmp_ln129_72' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1717 [1/1] (1.91ns)   --->   "%sub_ln701_72 = sub i8 0, %input_18_0_0_V_lo" [./layer.h:129]   --->   Operation 1717 'sub' 'sub_ln701_72' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_71)   --->   "%xor_ln128_72 = xor i1 %icmp_ln128_72, true" [./layer.h:128]   --->   Operation 1718 'xor' 'xor_ln128_72' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_71)   --->   "%and_ln129_72 = and i1 %icmp_ln129_72, %xor_ln128_72" [./layer.h:129]   --->   Operation 1719 'and' 'and_ln129_72' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_71)   --->   "%select_ln128_72 = select i1 %icmp_ln128_72, i8 %input_18_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1720 'select' 'select_ln128_72' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_71)   --->   "%select_ln129_72 = select i1 %and_ln129_72, i8 %sub_ln701_72, i8 %select_ln128_72" [./layer.h:129]   --->   Operation 1721 'select' 'select_ln129_72' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1722 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_71 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_72, i16 0)" [./layer.h:130]   --->   Operation 1722 'bitconcatenate' 'shl_ln703_71' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_96)   --->   "%sext_ln703_72 = sext i24 %shl_ln703_71 to i25" [./layer.h:130]   --->   Operation 1723 'sext' 'sext_ln703_72' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1724 [1/1] (0.00ns)   --->   "%trunc_ln126_54 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_18_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1724 'partselect' 'trunc_ln126_54' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1725 [1/1] (0.95ns)   --->   "%icmp_ln128_73 = icmp eq i2 %trunc_ln126_54, 1" [./layer.h:128]   --->   Operation 1725 'icmp' 'icmp_ln128_73' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1726 [1/1] (0.95ns)   --->   "%icmp_ln129_73 = icmp eq i2 %trunc_ln126_54, -2" [./layer.h:129]   --->   Operation 1726 'icmp' 'icmp_ln129_73' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1727 [1/1] (1.91ns)   --->   "%sub_ln701_73 = sub i8 0, %input_18_1_0_V_lo" [./layer.h:129]   --->   Operation 1727 'sub' 'sub_ln701_73' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_97)   --->   "%xor_ln128_73 = xor i1 %icmp_ln128_73, true" [./layer.h:128]   --->   Operation 1728 'xor' 'xor_ln128_73' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_97)   --->   "%and_ln129_73 = and i1 %icmp_ln129_73, %xor_ln128_73" [./layer.h:129]   --->   Operation 1729 'and' 'and_ln129_73' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_97)   --->   "%select_ln128_73 = select i1 %icmp_ln128_73, i8 %input_18_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1730 'select' 'select_ln128_73' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_97)   --->   "%select_ln129_73 = select i1 %and_ln129_73, i8 %sub_ln701_73, i8 %select_ln128_73" [./layer.h:129]   --->   Operation 1731 'select' 'select_ln129_73' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_97)   --->   "%shl_ln703_72 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_73, i16 0)" [./layer.h:130]   --->   Operation 1732 'bitconcatenate' 'shl_ln703_72' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_97)   --->   "%sext_ln703_73 = sext i24 %shl_ln703_72 to i25" [./layer.h:130]   --->   Operation 1733 'sext' 'sext_ln703_73' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1734 [1/1] (0.00ns)   --->   "%trunc_ln126_55 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_18_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1734 'partselect' 'trunc_ln126_55' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1735 [1/1] (0.95ns)   --->   "%icmp_ln128_74 = icmp eq i2 %trunc_ln126_55, 1" [./layer.h:128]   --->   Operation 1735 'icmp' 'icmp_ln128_74' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1736 [1/1] (0.95ns)   --->   "%icmp_ln129_74 = icmp eq i2 %trunc_ln126_55, -2" [./layer.h:129]   --->   Operation 1736 'icmp' 'icmp_ln129_74' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1737 [1/1] (1.91ns)   --->   "%sub_ln701_74 = sub i8 0, %input_18_2_0_V_lo" [./layer.h:129]   --->   Operation 1737 'sub' 'sub_ln701_74' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_73)   --->   "%xor_ln128_74 = xor i1 %icmp_ln128_74, true" [./layer.h:128]   --->   Operation 1738 'xor' 'xor_ln128_74' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_73)   --->   "%and_ln129_74 = and i1 %icmp_ln129_74, %xor_ln128_74" [./layer.h:129]   --->   Operation 1739 'and' 'and_ln129_74' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_73)   --->   "%select_ln128_74 = select i1 %icmp_ln128_74, i8 %input_18_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1740 'select' 'select_ln128_74' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_73)   --->   "%select_ln129_74 = select i1 %and_ln129_74, i8 %sub_ln701_74, i8 %select_ln128_74" [./layer.h:129]   --->   Operation 1741 'select' 'select_ln129_74' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1742 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_73 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_74, i16 0)" [./layer.h:130]   --->   Operation 1742 'bitconcatenate' 'shl_ln703_73' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_97)   --->   "%sext_ln703_74 = sext i24 %shl_ln703_73 to i25" [./layer.h:130]   --->   Operation 1743 'sext' 'sext_ln703_74' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1744 [1/1] (0.00ns)   --->   "%trunc_ln128_17 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_18_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1744 'partselect' 'trunc_ln128_17' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1745 [1/1] (0.95ns)   --->   "%icmp_ln128_75 = icmp eq i2 %trunc_ln128_17, 1" [./layer.h:128]   --->   Operation 1745 'icmp' 'icmp_ln128_75' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1746 [1/1] (0.95ns)   --->   "%icmp_ln129_75 = icmp eq i2 %trunc_ln128_17, -2" [./layer.h:129]   --->   Operation 1746 'icmp' 'icmp_ln129_75' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1747 [1/1] (1.91ns)   --->   "%sub_ln701_75 = sub i8 0, %input_18_3_0_V_lo" [./layer.h:129]   --->   Operation 1747 'sub' 'sub_ln701_75' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_99)   --->   "%xor_ln128_75 = xor i1 %icmp_ln128_75, true" [./layer.h:128]   --->   Operation 1748 'xor' 'xor_ln128_75' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_99)   --->   "%and_ln129_75 = and i1 %icmp_ln129_75, %xor_ln128_75" [./layer.h:129]   --->   Operation 1749 'and' 'and_ln129_75' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_99)   --->   "%select_ln128_75 = select i1 %icmp_ln128_75, i8 %input_18_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1750 'select' 'select_ln128_75' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_99)   --->   "%select_ln129_75 = select i1 %and_ln129_75, i8 %sub_ln701_75, i8 %select_ln128_75" [./layer.h:129]   --->   Operation 1751 'select' 'select_ln129_75' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_99)   --->   "%shl_ln703_74 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_75, i16 0)" [./layer.h:130]   --->   Operation 1752 'bitconcatenate' 'shl_ln703_74' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_99)   --->   "%sext_ln703_75 = sext i24 %shl_ln703_74 to i25" [./layer.h:130]   --->   Operation 1753 'sext' 'sext_ln703_75' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1754 [1/2] (3.25ns)   --->   "%packed_weights_19_l = load i8* %packed_weights_19_a, align 1" [./layer.h:124]   --->   Operation 1754 'load' 'packed_weights_19_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1755 [1/1] (0.00ns)   --->   "%trunc_ln126_56 = trunc i8 %packed_weights_19_l to i2" [./layer.h:126]   --->   Operation 1755 'trunc' 'trunc_ln126_56' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1756 [1/1] (0.95ns)   --->   "%icmp_ln128_76 = icmp eq i2 %trunc_ln126_56, 1" [./layer.h:128]   --->   Operation 1756 'icmp' 'icmp_ln128_76' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1757 [1/1] (0.95ns)   --->   "%icmp_ln129_76 = icmp eq i2 %trunc_ln126_56, -2" [./layer.h:129]   --->   Operation 1757 'icmp' 'icmp_ln129_76' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1758 [1/1] (1.91ns)   --->   "%sub_ln701_76 = sub i8 0, %input_19_0_0_V_lo" [./layer.h:129]   --->   Operation 1758 'sub' 'sub_ln701_76' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_75)   --->   "%xor_ln128_76 = xor i1 %icmp_ln128_76, true" [./layer.h:128]   --->   Operation 1759 'xor' 'xor_ln128_76' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_75)   --->   "%and_ln129_76 = and i1 %icmp_ln129_76, %xor_ln128_76" [./layer.h:129]   --->   Operation 1760 'and' 'and_ln129_76' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_75)   --->   "%select_ln128_76 = select i1 %icmp_ln128_76, i8 %input_19_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1761 'select' 'select_ln128_76' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_75)   --->   "%select_ln129_76 = select i1 %and_ln129_76, i8 %sub_ln701_76, i8 %select_ln128_76" [./layer.h:129]   --->   Operation 1762 'select' 'select_ln129_76' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1763 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_75 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_76, i16 0)" [./layer.h:130]   --->   Operation 1763 'bitconcatenate' 'shl_ln703_75' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_99)   --->   "%sext_ln703_76 = sext i24 %shl_ln703_75 to i25" [./layer.h:130]   --->   Operation 1764 'sext' 'sext_ln703_76' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1765 [1/1] (0.00ns)   --->   "%trunc_ln126_57 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_19_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1765 'partselect' 'trunc_ln126_57' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1766 [1/1] (0.95ns)   --->   "%icmp_ln128_77 = icmp eq i2 %trunc_ln126_57, 1" [./layer.h:128]   --->   Operation 1766 'icmp' 'icmp_ln128_77' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1767 [1/1] (0.95ns)   --->   "%icmp_ln129_77 = icmp eq i2 %trunc_ln126_57, -2" [./layer.h:129]   --->   Operation 1767 'icmp' 'icmp_ln129_77' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1768 [1/1] (1.91ns)   --->   "%sub_ln701_77 = sub i8 0, %input_19_1_0_V_lo" [./layer.h:129]   --->   Operation 1768 'sub' 'sub_ln701_77' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_100)   --->   "%xor_ln128_77 = xor i1 %icmp_ln128_77, true" [./layer.h:128]   --->   Operation 1769 'xor' 'xor_ln128_77' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_100)   --->   "%and_ln129_77 = and i1 %icmp_ln129_77, %xor_ln128_77" [./layer.h:129]   --->   Operation 1770 'and' 'and_ln129_77' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_100)   --->   "%select_ln128_77 = select i1 %icmp_ln128_77, i8 %input_19_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1771 'select' 'select_ln128_77' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_100)   --->   "%select_ln129_77 = select i1 %and_ln129_77, i8 %sub_ln701_77, i8 %select_ln128_77" [./layer.h:129]   --->   Operation 1772 'select' 'select_ln129_77' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_100)   --->   "%shl_ln703_76 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_77, i16 0)" [./layer.h:130]   --->   Operation 1773 'bitconcatenate' 'shl_ln703_76' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_100)   --->   "%sext_ln703_77 = sext i24 %shl_ln703_76 to i25" [./layer.h:130]   --->   Operation 1774 'sext' 'sext_ln703_77' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1775 [1/1] (0.00ns)   --->   "%trunc_ln126_58 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_19_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1775 'partselect' 'trunc_ln126_58' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1776 [1/1] (0.95ns)   --->   "%icmp_ln128_78 = icmp eq i2 %trunc_ln126_58, 1" [./layer.h:128]   --->   Operation 1776 'icmp' 'icmp_ln128_78' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1777 [1/1] (0.95ns)   --->   "%icmp_ln129_78 = icmp eq i2 %trunc_ln126_58, -2" [./layer.h:129]   --->   Operation 1777 'icmp' 'icmp_ln129_78' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1778 [1/1] (1.91ns)   --->   "%sub_ln701_78 = sub i8 0, %input_19_2_0_V_lo" [./layer.h:129]   --->   Operation 1778 'sub' 'sub_ln701_78' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_77)   --->   "%xor_ln128_78 = xor i1 %icmp_ln128_78, true" [./layer.h:128]   --->   Operation 1779 'xor' 'xor_ln128_78' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_77)   --->   "%and_ln129_78 = and i1 %icmp_ln129_78, %xor_ln128_78" [./layer.h:129]   --->   Operation 1780 'and' 'and_ln129_78' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_77)   --->   "%select_ln128_78 = select i1 %icmp_ln128_78, i8 %input_19_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1781 'select' 'select_ln128_78' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_77)   --->   "%select_ln129_78 = select i1 %and_ln129_78, i8 %sub_ln701_78, i8 %select_ln128_78" [./layer.h:129]   --->   Operation 1782 'select' 'select_ln129_78' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1783 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_77 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_78, i16 0)" [./layer.h:130]   --->   Operation 1783 'bitconcatenate' 'shl_ln703_77' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_100)   --->   "%sext_ln703_78 = sext i24 %shl_ln703_77 to i25" [./layer.h:130]   --->   Operation 1784 'sext' 'sext_ln703_78' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1785 [1/1] (0.00ns)   --->   "%trunc_ln128_18 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_19_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1785 'partselect' 'trunc_ln128_18' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1786 [1/1] (0.95ns)   --->   "%icmp_ln128_79 = icmp eq i2 %trunc_ln128_18, 1" [./layer.h:128]   --->   Operation 1786 'icmp' 'icmp_ln128_79' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1787 [1/1] (0.95ns)   --->   "%icmp_ln129_79 = icmp eq i2 %trunc_ln128_18, -2" [./layer.h:129]   --->   Operation 1787 'icmp' 'icmp_ln129_79' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1788 [1/1] (1.91ns)   --->   "%sub_ln701_79 = sub i8 0, %input_19_3_0_V_lo" [./layer.h:129]   --->   Operation 1788 'sub' 'sub_ln701_79' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_104)   --->   "%xor_ln128_79 = xor i1 %icmp_ln128_79, true" [./layer.h:128]   --->   Operation 1789 'xor' 'xor_ln128_79' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_104)   --->   "%and_ln129_79 = and i1 %icmp_ln129_79, %xor_ln128_79" [./layer.h:129]   --->   Operation 1790 'and' 'and_ln129_79' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_104)   --->   "%select_ln128_79 = select i1 %icmp_ln128_79, i8 %input_19_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1791 'select' 'select_ln128_79' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_104)   --->   "%select_ln129_79 = select i1 %and_ln129_79, i8 %sub_ln701_79, i8 %select_ln128_79" [./layer.h:129]   --->   Operation 1792 'select' 'select_ln129_79' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_104)   --->   "%shl_ln703_78 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_79, i16 0)" [./layer.h:130]   --->   Operation 1793 'bitconcatenate' 'shl_ln703_78' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_104)   --->   "%sext_ln703_79 = sext i24 %shl_ln703_78 to i25" [./layer.h:130]   --->   Operation 1794 'sext' 'sext_ln703_79' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1795 [1/2] (3.25ns)   --->   "%packed_weights_20_l = load i8* %packed_weights_20_a, align 1" [./layer.h:124]   --->   Operation 1795 'load' 'packed_weights_20_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1796 [1/1] (0.00ns)   --->   "%trunc_ln126_59 = trunc i8 %packed_weights_20_l to i2" [./layer.h:126]   --->   Operation 1796 'trunc' 'trunc_ln126_59' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1797 [1/1] (0.95ns)   --->   "%icmp_ln128_80 = icmp eq i2 %trunc_ln126_59, 1" [./layer.h:128]   --->   Operation 1797 'icmp' 'icmp_ln128_80' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1798 [1/1] (0.95ns)   --->   "%icmp_ln129_80 = icmp eq i2 %trunc_ln126_59, -2" [./layer.h:129]   --->   Operation 1798 'icmp' 'icmp_ln129_80' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1799 [1/1] (1.91ns)   --->   "%sub_ln701_80 = sub i8 0, %input_20_0_0_V_lo" [./layer.h:129]   --->   Operation 1799 'sub' 'sub_ln701_80' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_79)   --->   "%xor_ln128_80 = xor i1 %icmp_ln128_80, true" [./layer.h:128]   --->   Operation 1800 'xor' 'xor_ln128_80' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_79)   --->   "%and_ln129_80 = and i1 %icmp_ln129_80, %xor_ln128_80" [./layer.h:129]   --->   Operation 1801 'and' 'and_ln129_80' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_79)   --->   "%select_ln128_80 = select i1 %icmp_ln128_80, i8 %input_20_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1802 'select' 'select_ln128_80' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_79)   --->   "%select_ln129_80 = select i1 %and_ln129_80, i8 %sub_ln701_80, i8 %select_ln128_80" [./layer.h:129]   --->   Operation 1803 'select' 'select_ln129_80' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1804 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_79 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_80, i16 0)" [./layer.h:130]   --->   Operation 1804 'bitconcatenate' 'shl_ln703_79' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_104)   --->   "%sext_ln703_80 = sext i24 %shl_ln703_79 to i25" [./layer.h:130]   --->   Operation 1805 'sext' 'sext_ln703_80' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln126_60 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_20_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1806 'partselect' 'trunc_ln126_60' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1807 [1/1] (0.95ns)   --->   "%icmp_ln128_81 = icmp eq i2 %trunc_ln126_60, 1" [./layer.h:128]   --->   Operation 1807 'icmp' 'icmp_ln128_81' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1808 [1/1] (0.95ns)   --->   "%icmp_ln129_81 = icmp eq i2 %trunc_ln126_60, -2" [./layer.h:129]   --->   Operation 1808 'icmp' 'icmp_ln129_81' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1809 [1/1] (1.91ns)   --->   "%sub_ln701_81 = sub i8 0, %input_20_1_0_V_lo" [./layer.h:129]   --->   Operation 1809 'sub' 'sub_ln701_81' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_105)   --->   "%xor_ln128_81 = xor i1 %icmp_ln128_81, true" [./layer.h:128]   --->   Operation 1810 'xor' 'xor_ln128_81' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_105)   --->   "%and_ln129_81 = and i1 %icmp_ln129_81, %xor_ln128_81" [./layer.h:129]   --->   Operation 1811 'and' 'and_ln129_81' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_105)   --->   "%select_ln128_81 = select i1 %icmp_ln128_81, i8 %input_20_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1812 'select' 'select_ln128_81' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_105)   --->   "%select_ln129_81 = select i1 %and_ln129_81, i8 %sub_ln701_81, i8 %select_ln128_81" [./layer.h:129]   --->   Operation 1813 'select' 'select_ln129_81' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_105)   --->   "%shl_ln703_80 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_81, i16 0)" [./layer.h:130]   --->   Operation 1814 'bitconcatenate' 'shl_ln703_80' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_105)   --->   "%sext_ln703_81 = sext i24 %shl_ln703_80 to i25" [./layer.h:130]   --->   Operation 1815 'sext' 'sext_ln703_81' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1816 [1/1] (0.00ns)   --->   "%trunc_ln126_61 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_20_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1816 'partselect' 'trunc_ln126_61' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1817 [1/1] (0.95ns)   --->   "%icmp_ln128_82 = icmp eq i2 %trunc_ln126_61, 1" [./layer.h:128]   --->   Operation 1817 'icmp' 'icmp_ln128_82' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1818 [1/1] (0.95ns)   --->   "%icmp_ln129_82 = icmp eq i2 %trunc_ln126_61, -2" [./layer.h:129]   --->   Operation 1818 'icmp' 'icmp_ln129_82' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1819 [1/1] (1.91ns)   --->   "%sub_ln701_82 = sub i8 0, %input_20_2_0_V_lo" [./layer.h:129]   --->   Operation 1819 'sub' 'sub_ln701_82' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_81)   --->   "%xor_ln128_82 = xor i1 %icmp_ln128_82, true" [./layer.h:128]   --->   Operation 1820 'xor' 'xor_ln128_82' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_81)   --->   "%and_ln129_82 = and i1 %icmp_ln129_82, %xor_ln128_82" [./layer.h:129]   --->   Operation 1821 'and' 'and_ln129_82' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_81)   --->   "%select_ln128_82 = select i1 %icmp_ln128_82, i8 %input_20_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1822 'select' 'select_ln128_82' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_81)   --->   "%select_ln129_82 = select i1 %and_ln129_82, i8 %sub_ln701_82, i8 %select_ln128_82" [./layer.h:129]   --->   Operation 1823 'select' 'select_ln129_82' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1824 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_81 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_82, i16 0)" [./layer.h:130]   --->   Operation 1824 'bitconcatenate' 'shl_ln703_81' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_105)   --->   "%sext_ln703_82 = sext i24 %shl_ln703_81 to i25" [./layer.h:130]   --->   Operation 1825 'sext' 'sext_ln703_82' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1826 [1/1] (0.00ns)   --->   "%trunc_ln128_19 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_20_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1826 'partselect' 'trunc_ln128_19' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1827 [1/1] (0.95ns)   --->   "%icmp_ln128_83 = icmp eq i2 %trunc_ln128_19, 1" [./layer.h:128]   --->   Operation 1827 'icmp' 'icmp_ln128_83' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1828 [1/1] (0.95ns)   --->   "%icmp_ln129_83 = icmp eq i2 %trunc_ln128_19, -2" [./layer.h:129]   --->   Operation 1828 'icmp' 'icmp_ln129_83' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1829 [1/1] (1.91ns)   --->   "%sub_ln701_83 = sub i8 0, %input_20_3_0_V_lo" [./layer.h:129]   --->   Operation 1829 'sub' 'sub_ln701_83' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_107)   --->   "%xor_ln128_83 = xor i1 %icmp_ln128_83, true" [./layer.h:128]   --->   Operation 1830 'xor' 'xor_ln128_83' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_107)   --->   "%and_ln129_83 = and i1 %icmp_ln129_83, %xor_ln128_83" [./layer.h:129]   --->   Operation 1831 'and' 'and_ln129_83' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_107)   --->   "%select_ln128_83 = select i1 %icmp_ln128_83, i8 %input_20_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1832 'select' 'select_ln128_83' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_107)   --->   "%select_ln129_83 = select i1 %and_ln129_83, i8 %sub_ln701_83, i8 %select_ln128_83" [./layer.h:129]   --->   Operation 1833 'select' 'select_ln129_83' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_107)   --->   "%shl_ln703_82 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_83, i16 0)" [./layer.h:130]   --->   Operation 1834 'bitconcatenate' 'shl_ln703_82' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_107)   --->   "%sext_ln703_83 = sext i24 %shl_ln703_82 to i25" [./layer.h:130]   --->   Operation 1835 'sext' 'sext_ln703_83' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1836 [1/2] (3.25ns)   --->   "%packed_weights_21_l = load i8* %packed_weights_21_a, align 1" [./layer.h:124]   --->   Operation 1836 'load' 'packed_weights_21_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1837 [1/1] (0.00ns)   --->   "%trunc_ln126_62 = trunc i8 %packed_weights_21_l to i2" [./layer.h:126]   --->   Operation 1837 'trunc' 'trunc_ln126_62' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1838 [1/1] (0.95ns)   --->   "%icmp_ln128_84 = icmp eq i2 %trunc_ln126_62, 1" [./layer.h:128]   --->   Operation 1838 'icmp' 'icmp_ln128_84' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1839 [1/1] (0.95ns)   --->   "%icmp_ln129_84 = icmp eq i2 %trunc_ln126_62, -2" [./layer.h:129]   --->   Operation 1839 'icmp' 'icmp_ln129_84' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1840 [1/1] (1.91ns)   --->   "%sub_ln701_84 = sub i8 0, %input_21_0_0_V_lo" [./layer.h:129]   --->   Operation 1840 'sub' 'sub_ln701_84' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_83)   --->   "%xor_ln128_84 = xor i1 %icmp_ln128_84, true" [./layer.h:128]   --->   Operation 1841 'xor' 'xor_ln128_84' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_83)   --->   "%and_ln129_84 = and i1 %icmp_ln129_84, %xor_ln128_84" [./layer.h:129]   --->   Operation 1842 'and' 'and_ln129_84' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_83)   --->   "%select_ln128_84 = select i1 %icmp_ln128_84, i8 %input_21_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1843 'select' 'select_ln128_84' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_83)   --->   "%select_ln129_84 = select i1 %and_ln129_84, i8 %sub_ln701_84, i8 %select_ln128_84" [./layer.h:129]   --->   Operation 1844 'select' 'select_ln129_84' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1845 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_83 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_84, i16 0)" [./layer.h:130]   --->   Operation 1845 'bitconcatenate' 'shl_ln703_83' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_107)   --->   "%sext_ln703_84 = sext i24 %shl_ln703_83 to i25" [./layer.h:130]   --->   Operation 1846 'sext' 'sext_ln703_84' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1847 [1/1] (0.00ns)   --->   "%trunc_ln126_63 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_21_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1847 'partselect' 'trunc_ln126_63' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1848 [1/1] (0.95ns)   --->   "%icmp_ln128_85 = icmp eq i2 %trunc_ln126_63, 1" [./layer.h:128]   --->   Operation 1848 'icmp' 'icmp_ln128_85' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1849 [1/1] (0.95ns)   --->   "%icmp_ln129_85 = icmp eq i2 %trunc_ln126_63, -2" [./layer.h:129]   --->   Operation 1849 'icmp' 'icmp_ln129_85' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1850 [1/1] (1.91ns)   --->   "%sub_ln701_85 = sub i8 0, %input_21_1_0_V_lo" [./layer.h:129]   --->   Operation 1850 'sub' 'sub_ln701_85' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_108)   --->   "%xor_ln128_85 = xor i1 %icmp_ln128_85, true" [./layer.h:128]   --->   Operation 1851 'xor' 'xor_ln128_85' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_108)   --->   "%and_ln129_85 = and i1 %icmp_ln129_85, %xor_ln128_85" [./layer.h:129]   --->   Operation 1852 'and' 'and_ln129_85' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_108)   --->   "%select_ln128_85 = select i1 %icmp_ln128_85, i8 %input_21_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1853 'select' 'select_ln128_85' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_108)   --->   "%select_ln129_85 = select i1 %and_ln129_85, i8 %sub_ln701_85, i8 %select_ln128_85" [./layer.h:129]   --->   Operation 1854 'select' 'select_ln129_85' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_108)   --->   "%shl_ln703_84 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_85, i16 0)" [./layer.h:130]   --->   Operation 1855 'bitconcatenate' 'shl_ln703_84' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_108)   --->   "%sext_ln703_85 = sext i24 %shl_ln703_84 to i25" [./layer.h:130]   --->   Operation 1856 'sext' 'sext_ln703_85' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1857 [1/1] (0.00ns)   --->   "%trunc_ln126_64 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_21_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1857 'partselect' 'trunc_ln126_64' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1858 [1/1] (0.95ns)   --->   "%icmp_ln128_86 = icmp eq i2 %trunc_ln126_64, 1" [./layer.h:128]   --->   Operation 1858 'icmp' 'icmp_ln128_86' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1859 [1/1] (0.95ns)   --->   "%icmp_ln129_86 = icmp eq i2 %trunc_ln126_64, -2" [./layer.h:129]   --->   Operation 1859 'icmp' 'icmp_ln129_86' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1860 [1/1] (1.91ns)   --->   "%sub_ln701_86 = sub i8 0, %input_21_2_0_V_lo" [./layer.h:129]   --->   Operation 1860 'sub' 'sub_ln701_86' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_85)   --->   "%xor_ln128_86 = xor i1 %icmp_ln128_86, true" [./layer.h:128]   --->   Operation 1861 'xor' 'xor_ln128_86' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_85)   --->   "%and_ln129_86 = and i1 %icmp_ln129_86, %xor_ln128_86" [./layer.h:129]   --->   Operation 1862 'and' 'and_ln129_86' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_85)   --->   "%select_ln128_86 = select i1 %icmp_ln128_86, i8 %input_21_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1863 'select' 'select_ln128_86' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_85)   --->   "%select_ln129_86 = select i1 %and_ln129_86, i8 %sub_ln701_86, i8 %select_ln128_86" [./layer.h:129]   --->   Operation 1864 'select' 'select_ln129_86' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1865 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_85 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_86, i16 0)" [./layer.h:130]   --->   Operation 1865 'bitconcatenate' 'shl_ln703_85' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_108)   --->   "%sext_ln703_86 = sext i24 %shl_ln703_85 to i25" [./layer.h:130]   --->   Operation 1866 'sext' 'sext_ln703_86' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1867 [1/1] (0.00ns)   --->   "%trunc_ln128_20 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_21_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1867 'partselect' 'trunc_ln128_20' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1868 [1/1] (0.95ns)   --->   "%icmp_ln128_87 = icmp eq i2 %trunc_ln128_20, 1" [./layer.h:128]   --->   Operation 1868 'icmp' 'icmp_ln128_87' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1869 [1/1] (0.95ns)   --->   "%icmp_ln129_87 = icmp eq i2 %trunc_ln128_20, -2" [./layer.h:129]   --->   Operation 1869 'icmp' 'icmp_ln129_87' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1870 [1/1] (1.91ns)   --->   "%sub_ln701_87 = sub i8 0, %input_21_3_0_V_lo" [./layer.h:129]   --->   Operation 1870 'sub' 'sub_ln701_87' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_111)   --->   "%xor_ln128_87 = xor i1 %icmp_ln128_87, true" [./layer.h:128]   --->   Operation 1871 'xor' 'xor_ln128_87' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_111)   --->   "%and_ln129_87 = and i1 %icmp_ln129_87, %xor_ln128_87" [./layer.h:129]   --->   Operation 1872 'and' 'and_ln129_87' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_111)   --->   "%select_ln128_87 = select i1 %icmp_ln128_87, i8 %input_21_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1873 'select' 'select_ln128_87' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_111)   --->   "%select_ln129_87 = select i1 %and_ln129_87, i8 %sub_ln701_87, i8 %select_ln128_87" [./layer.h:129]   --->   Operation 1874 'select' 'select_ln129_87' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_111)   --->   "%shl_ln703_86 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_87, i16 0)" [./layer.h:130]   --->   Operation 1875 'bitconcatenate' 'shl_ln703_86' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_111)   --->   "%sext_ln703_87 = sext i24 %shl_ln703_86 to i25" [./layer.h:130]   --->   Operation 1876 'sext' 'sext_ln703_87' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1877 [1/2] (3.25ns)   --->   "%packed_weights_22_l = load i8* %packed_weights_22_a, align 1" [./layer.h:124]   --->   Operation 1877 'load' 'packed_weights_22_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1878 [1/1] (0.00ns)   --->   "%trunc_ln126_65 = trunc i8 %packed_weights_22_l to i2" [./layer.h:126]   --->   Operation 1878 'trunc' 'trunc_ln126_65' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1879 [1/1] (0.95ns)   --->   "%icmp_ln128_88 = icmp eq i2 %trunc_ln126_65, 1" [./layer.h:128]   --->   Operation 1879 'icmp' 'icmp_ln128_88' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1880 [1/1] (0.95ns)   --->   "%icmp_ln129_88 = icmp eq i2 %trunc_ln126_65, -2" [./layer.h:129]   --->   Operation 1880 'icmp' 'icmp_ln129_88' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1881 [1/1] (1.91ns)   --->   "%sub_ln701_88 = sub i8 0, %input_22_0_0_V_lo" [./layer.h:129]   --->   Operation 1881 'sub' 'sub_ln701_88' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_87)   --->   "%xor_ln128_88 = xor i1 %icmp_ln128_88, true" [./layer.h:128]   --->   Operation 1882 'xor' 'xor_ln128_88' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_87)   --->   "%and_ln129_88 = and i1 %icmp_ln129_88, %xor_ln128_88" [./layer.h:129]   --->   Operation 1883 'and' 'and_ln129_88' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_87)   --->   "%select_ln128_88 = select i1 %icmp_ln128_88, i8 %input_22_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1884 'select' 'select_ln128_88' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_87)   --->   "%select_ln129_88 = select i1 %and_ln129_88, i8 %sub_ln701_88, i8 %select_ln128_88" [./layer.h:129]   --->   Operation 1885 'select' 'select_ln129_88' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1886 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_87 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_88, i16 0)" [./layer.h:130]   --->   Operation 1886 'bitconcatenate' 'shl_ln703_87' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_111)   --->   "%sext_ln703_88 = sext i24 %shl_ln703_87 to i25" [./layer.h:130]   --->   Operation 1887 'sext' 'sext_ln703_88' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1888 [1/1] (0.00ns)   --->   "%trunc_ln126_66 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_22_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1888 'partselect' 'trunc_ln126_66' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1889 [1/1] (0.95ns)   --->   "%icmp_ln128_89 = icmp eq i2 %trunc_ln126_66, 1" [./layer.h:128]   --->   Operation 1889 'icmp' 'icmp_ln128_89' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1890 [1/1] (0.95ns)   --->   "%icmp_ln129_89 = icmp eq i2 %trunc_ln126_66, -2" [./layer.h:129]   --->   Operation 1890 'icmp' 'icmp_ln129_89' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1891 [1/1] (1.91ns)   --->   "%sub_ln701_89 = sub i8 0, %input_22_1_0_V_lo" [./layer.h:129]   --->   Operation 1891 'sub' 'sub_ln701_89' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_112)   --->   "%xor_ln128_89 = xor i1 %icmp_ln128_89, true" [./layer.h:128]   --->   Operation 1892 'xor' 'xor_ln128_89' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_112)   --->   "%and_ln129_89 = and i1 %icmp_ln129_89, %xor_ln128_89" [./layer.h:129]   --->   Operation 1893 'and' 'and_ln129_89' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_112)   --->   "%select_ln128_89 = select i1 %icmp_ln128_89, i8 %input_22_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1894 'select' 'select_ln128_89' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_112)   --->   "%select_ln129_89 = select i1 %and_ln129_89, i8 %sub_ln701_89, i8 %select_ln128_89" [./layer.h:129]   --->   Operation 1895 'select' 'select_ln129_89' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_112)   --->   "%shl_ln703_88 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_89, i16 0)" [./layer.h:130]   --->   Operation 1896 'bitconcatenate' 'shl_ln703_88' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_112)   --->   "%sext_ln703_89 = sext i24 %shl_ln703_88 to i25" [./layer.h:130]   --->   Operation 1897 'sext' 'sext_ln703_89' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1898 [1/1] (0.00ns)   --->   "%trunc_ln126_67 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_22_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1898 'partselect' 'trunc_ln126_67' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1899 [1/1] (0.95ns)   --->   "%icmp_ln128_90 = icmp eq i2 %trunc_ln126_67, 1" [./layer.h:128]   --->   Operation 1899 'icmp' 'icmp_ln128_90' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1900 [1/1] (0.95ns)   --->   "%icmp_ln129_90 = icmp eq i2 %trunc_ln126_67, -2" [./layer.h:129]   --->   Operation 1900 'icmp' 'icmp_ln129_90' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1901 [1/1] (1.91ns)   --->   "%sub_ln701_90 = sub i8 0, %input_22_2_0_V_lo" [./layer.h:129]   --->   Operation 1901 'sub' 'sub_ln701_90' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_89)   --->   "%xor_ln128_90 = xor i1 %icmp_ln128_90, true" [./layer.h:128]   --->   Operation 1902 'xor' 'xor_ln128_90' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_89)   --->   "%and_ln129_90 = and i1 %icmp_ln129_90, %xor_ln128_90" [./layer.h:129]   --->   Operation 1903 'and' 'and_ln129_90' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_89)   --->   "%select_ln128_90 = select i1 %icmp_ln128_90, i8 %input_22_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1904 'select' 'select_ln128_90' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_89)   --->   "%select_ln129_90 = select i1 %and_ln129_90, i8 %sub_ln701_90, i8 %select_ln128_90" [./layer.h:129]   --->   Operation 1905 'select' 'select_ln129_90' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1906 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_89 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_90, i16 0)" [./layer.h:130]   --->   Operation 1906 'bitconcatenate' 'shl_ln703_89' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_112)   --->   "%sext_ln703_90 = sext i24 %shl_ln703_89 to i25" [./layer.h:130]   --->   Operation 1907 'sext' 'sext_ln703_90' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1908 [1/1] (0.00ns)   --->   "%trunc_ln128_21 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_22_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1908 'partselect' 'trunc_ln128_21' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1909 [1/1] (0.95ns)   --->   "%icmp_ln128_91 = icmp eq i2 %trunc_ln128_21, 1" [./layer.h:128]   --->   Operation 1909 'icmp' 'icmp_ln128_91' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1910 [1/1] (0.95ns)   --->   "%icmp_ln129_91 = icmp eq i2 %trunc_ln128_21, -2" [./layer.h:129]   --->   Operation 1910 'icmp' 'icmp_ln129_91' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1911 [1/1] (1.91ns)   --->   "%sub_ln701_91 = sub i8 0, %input_22_3_0_V_lo" [./layer.h:129]   --->   Operation 1911 'sub' 'sub_ln701_91' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_114)   --->   "%xor_ln128_91 = xor i1 %icmp_ln128_91, true" [./layer.h:128]   --->   Operation 1912 'xor' 'xor_ln128_91' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_114)   --->   "%and_ln129_91 = and i1 %icmp_ln129_91, %xor_ln128_91" [./layer.h:129]   --->   Operation 1913 'and' 'and_ln129_91' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_114)   --->   "%select_ln128_91 = select i1 %icmp_ln128_91, i8 %input_22_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1914 'select' 'select_ln128_91' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_114)   --->   "%select_ln129_91 = select i1 %and_ln129_91, i8 %sub_ln701_91, i8 %select_ln128_91" [./layer.h:129]   --->   Operation 1915 'select' 'select_ln129_91' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_114)   --->   "%shl_ln703_90 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_91, i16 0)" [./layer.h:130]   --->   Operation 1916 'bitconcatenate' 'shl_ln703_90' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_114)   --->   "%sext_ln703_91 = sext i24 %shl_ln703_90 to i25" [./layer.h:130]   --->   Operation 1917 'sext' 'sext_ln703_91' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1918 [1/2] (3.25ns)   --->   "%packed_weights_23_l = load i8* %packed_weights_23_a, align 1" [./layer.h:124]   --->   Operation 1918 'load' 'packed_weights_23_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1919 [1/1] (0.00ns)   --->   "%trunc_ln126_68 = trunc i8 %packed_weights_23_l to i2" [./layer.h:126]   --->   Operation 1919 'trunc' 'trunc_ln126_68' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1920 [1/1] (0.95ns)   --->   "%icmp_ln128_92 = icmp eq i2 %trunc_ln126_68, 1" [./layer.h:128]   --->   Operation 1920 'icmp' 'icmp_ln128_92' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1921 [1/1] (0.95ns)   --->   "%icmp_ln129_92 = icmp eq i2 %trunc_ln126_68, -2" [./layer.h:129]   --->   Operation 1921 'icmp' 'icmp_ln129_92' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1922 [1/1] (1.91ns)   --->   "%sub_ln701_92 = sub i8 0, %input_23_0_0_V_lo" [./layer.h:129]   --->   Operation 1922 'sub' 'sub_ln701_92' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_91)   --->   "%xor_ln128_92 = xor i1 %icmp_ln128_92, true" [./layer.h:128]   --->   Operation 1923 'xor' 'xor_ln128_92' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_91)   --->   "%and_ln129_92 = and i1 %icmp_ln129_92, %xor_ln128_92" [./layer.h:129]   --->   Operation 1924 'and' 'and_ln129_92' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_91)   --->   "%select_ln128_92 = select i1 %icmp_ln128_92, i8 %input_23_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1925 'select' 'select_ln128_92' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_91)   --->   "%select_ln129_92 = select i1 %and_ln129_92, i8 %sub_ln701_92, i8 %select_ln128_92" [./layer.h:129]   --->   Operation 1926 'select' 'select_ln129_92' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1927 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_91 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_92, i16 0)" [./layer.h:130]   --->   Operation 1927 'bitconcatenate' 'shl_ln703_91' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_114)   --->   "%sext_ln703_92 = sext i24 %shl_ln703_91 to i25" [./layer.h:130]   --->   Operation 1928 'sext' 'sext_ln703_92' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1929 [1/1] (0.00ns)   --->   "%trunc_ln126_69 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_23_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1929 'partselect' 'trunc_ln126_69' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1930 [1/1] (0.95ns)   --->   "%icmp_ln128_93 = icmp eq i2 %trunc_ln126_69, 1" [./layer.h:128]   --->   Operation 1930 'icmp' 'icmp_ln128_93' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1931 [1/1] (0.95ns)   --->   "%icmp_ln129_93 = icmp eq i2 %trunc_ln126_69, -2" [./layer.h:129]   --->   Operation 1931 'icmp' 'icmp_ln129_93' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1932 [1/1] (1.91ns)   --->   "%sub_ln701_93 = sub i8 0, %input_23_1_0_V_lo" [./layer.h:129]   --->   Operation 1932 'sub' 'sub_ln701_93' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_115)   --->   "%xor_ln128_93 = xor i1 %icmp_ln128_93, true" [./layer.h:128]   --->   Operation 1933 'xor' 'xor_ln128_93' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_115)   --->   "%and_ln129_93 = and i1 %icmp_ln129_93, %xor_ln128_93" [./layer.h:129]   --->   Operation 1934 'and' 'and_ln129_93' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_115)   --->   "%select_ln128_93 = select i1 %icmp_ln128_93, i8 %input_23_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1935 'select' 'select_ln128_93' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_115)   --->   "%select_ln129_93 = select i1 %and_ln129_93, i8 %sub_ln701_93, i8 %select_ln128_93" [./layer.h:129]   --->   Operation 1936 'select' 'select_ln129_93' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_115)   --->   "%shl_ln703_92 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_93, i16 0)" [./layer.h:130]   --->   Operation 1937 'bitconcatenate' 'shl_ln703_92' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_115)   --->   "%sext_ln703_93 = sext i24 %shl_ln703_92 to i25" [./layer.h:130]   --->   Operation 1938 'sext' 'sext_ln703_93' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1939 [1/1] (0.00ns)   --->   "%trunc_ln126_70 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_23_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1939 'partselect' 'trunc_ln126_70' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1940 [1/1] (0.95ns)   --->   "%icmp_ln128_94 = icmp eq i2 %trunc_ln126_70, 1" [./layer.h:128]   --->   Operation 1940 'icmp' 'icmp_ln128_94' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1941 [1/1] (0.95ns)   --->   "%icmp_ln129_94 = icmp eq i2 %trunc_ln126_70, -2" [./layer.h:129]   --->   Operation 1941 'icmp' 'icmp_ln129_94' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1942 [1/1] (1.91ns)   --->   "%sub_ln701_94 = sub i8 0, %input_23_2_0_V_lo" [./layer.h:129]   --->   Operation 1942 'sub' 'sub_ln701_94' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_93)   --->   "%xor_ln128_94 = xor i1 %icmp_ln128_94, true" [./layer.h:128]   --->   Operation 1943 'xor' 'xor_ln128_94' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_93)   --->   "%and_ln129_94 = and i1 %icmp_ln129_94, %xor_ln128_94" [./layer.h:129]   --->   Operation 1944 'and' 'and_ln129_94' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_93)   --->   "%select_ln128_94 = select i1 %icmp_ln128_94, i8 %input_23_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1945 'select' 'select_ln128_94' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_93)   --->   "%select_ln129_94 = select i1 %and_ln129_94, i8 %sub_ln701_94, i8 %select_ln128_94" [./layer.h:129]   --->   Operation 1946 'select' 'select_ln129_94' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1947 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_93 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_94, i16 0)" [./layer.h:130]   --->   Operation 1947 'bitconcatenate' 'shl_ln703_93' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_115)   --->   "%sext_ln703_94 = sext i24 %shl_ln703_93 to i25" [./layer.h:130]   --->   Operation 1948 'sext' 'sext_ln703_94' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1949 [1/1] (0.00ns)   --->   "%trunc_ln128_22 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_23_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1949 'partselect' 'trunc_ln128_22' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1950 [1/1] (0.95ns)   --->   "%icmp_ln128_95 = icmp eq i2 %trunc_ln128_22, 1" [./layer.h:128]   --->   Operation 1950 'icmp' 'icmp_ln128_95' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1951 [1/1] (0.95ns)   --->   "%icmp_ln129_95 = icmp eq i2 %trunc_ln128_22, -2" [./layer.h:129]   --->   Operation 1951 'icmp' 'icmp_ln129_95' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1952 [1/1] (1.91ns)   --->   "%sub_ln701_95 = sub i8 0, %input_23_3_0_V_lo" [./layer.h:129]   --->   Operation 1952 'sub' 'sub_ln701_95' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_120)   --->   "%xor_ln128_95 = xor i1 %icmp_ln128_95, true" [./layer.h:128]   --->   Operation 1953 'xor' 'xor_ln128_95' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_120)   --->   "%and_ln129_95 = and i1 %icmp_ln129_95, %xor_ln128_95" [./layer.h:129]   --->   Operation 1954 'and' 'and_ln129_95' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_120)   --->   "%select_ln128_95 = select i1 %icmp_ln128_95, i8 %input_23_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1955 'select' 'select_ln128_95' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_120)   --->   "%select_ln129_95 = select i1 %and_ln129_95, i8 %sub_ln701_95, i8 %select_ln128_95" [./layer.h:129]   --->   Operation 1956 'select' 'select_ln129_95' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_120)   --->   "%shl_ln703_94 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_95, i16 0)" [./layer.h:130]   --->   Operation 1957 'bitconcatenate' 'shl_ln703_94' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_120)   --->   "%sext_ln703_95 = sext i24 %shl_ln703_94 to i25" [./layer.h:130]   --->   Operation 1958 'sext' 'sext_ln703_95' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1959 [1/2] (3.25ns)   --->   "%packed_weights_24_l = load i8* %packed_weights_24_a, align 1" [./layer.h:124]   --->   Operation 1959 'load' 'packed_weights_24_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln126_71 = trunc i8 %packed_weights_24_l to i2" [./layer.h:126]   --->   Operation 1960 'trunc' 'trunc_ln126_71' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1961 [1/1] (0.95ns)   --->   "%icmp_ln128_96 = icmp eq i2 %trunc_ln126_71, 1" [./layer.h:128]   --->   Operation 1961 'icmp' 'icmp_ln128_96' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1962 [1/1] (0.95ns)   --->   "%icmp_ln129_96 = icmp eq i2 %trunc_ln126_71, -2" [./layer.h:129]   --->   Operation 1962 'icmp' 'icmp_ln129_96' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1963 [1/1] (1.91ns)   --->   "%sub_ln701_96 = sub i8 0, %input_24_0_0_V_lo" [./layer.h:129]   --->   Operation 1963 'sub' 'sub_ln701_96' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_95)   --->   "%xor_ln128_96 = xor i1 %icmp_ln128_96, true" [./layer.h:128]   --->   Operation 1964 'xor' 'xor_ln128_96' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_95)   --->   "%and_ln129_96 = and i1 %icmp_ln129_96, %xor_ln128_96" [./layer.h:129]   --->   Operation 1965 'and' 'and_ln129_96' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_95)   --->   "%select_ln128_96 = select i1 %icmp_ln128_96, i8 %input_24_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1966 'select' 'select_ln128_96' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_95)   --->   "%select_ln129_96 = select i1 %and_ln129_96, i8 %sub_ln701_96, i8 %select_ln128_96" [./layer.h:129]   --->   Operation 1967 'select' 'select_ln129_96' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1968 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_95 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_96, i16 0)" [./layer.h:130]   --->   Operation 1968 'bitconcatenate' 'shl_ln703_95' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_120)   --->   "%sext_ln703_96 = sext i24 %shl_ln703_95 to i25" [./layer.h:130]   --->   Operation 1969 'sext' 'sext_ln703_96' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1970 [1/1] (0.00ns)   --->   "%trunc_ln126_72 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_24_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 1970 'partselect' 'trunc_ln126_72' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1971 [1/1] (0.95ns)   --->   "%icmp_ln128_97 = icmp eq i2 %trunc_ln126_72, 1" [./layer.h:128]   --->   Operation 1971 'icmp' 'icmp_ln128_97' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1972 [1/1] (0.95ns)   --->   "%icmp_ln129_97 = icmp eq i2 %trunc_ln126_72, -2" [./layer.h:129]   --->   Operation 1972 'icmp' 'icmp_ln129_97' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1973 [1/1] (1.91ns)   --->   "%sub_ln701_97 = sub i8 0, %input_24_1_0_V_lo" [./layer.h:129]   --->   Operation 1973 'sub' 'sub_ln701_97' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_121)   --->   "%xor_ln128_97 = xor i1 %icmp_ln128_97, true" [./layer.h:128]   --->   Operation 1974 'xor' 'xor_ln128_97' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_121)   --->   "%and_ln129_97 = and i1 %icmp_ln129_97, %xor_ln128_97" [./layer.h:129]   --->   Operation 1975 'and' 'and_ln129_97' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_121)   --->   "%select_ln128_97 = select i1 %icmp_ln128_97, i8 %input_24_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1976 'select' 'select_ln128_97' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_121)   --->   "%select_ln129_97 = select i1 %and_ln129_97, i8 %sub_ln701_97, i8 %select_ln128_97" [./layer.h:129]   --->   Operation 1977 'select' 'select_ln129_97' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_121)   --->   "%shl_ln703_96 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_97, i16 0)" [./layer.h:130]   --->   Operation 1978 'bitconcatenate' 'shl_ln703_96' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_121)   --->   "%sext_ln703_97 = sext i24 %shl_ln703_96 to i25" [./layer.h:130]   --->   Operation 1979 'sext' 'sext_ln703_97' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1980 [1/1] (0.00ns)   --->   "%trunc_ln126_73 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_24_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 1980 'partselect' 'trunc_ln126_73' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1981 [1/1] (0.95ns)   --->   "%icmp_ln128_98 = icmp eq i2 %trunc_ln126_73, 1" [./layer.h:128]   --->   Operation 1981 'icmp' 'icmp_ln128_98' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1982 [1/1] (0.95ns)   --->   "%icmp_ln129_98 = icmp eq i2 %trunc_ln126_73, -2" [./layer.h:129]   --->   Operation 1982 'icmp' 'icmp_ln129_98' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1983 [1/1] (1.91ns)   --->   "%sub_ln701_98 = sub i8 0, %input_24_2_0_V_lo" [./layer.h:129]   --->   Operation 1983 'sub' 'sub_ln701_98' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_97)   --->   "%xor_ln128_98 = xor i1 %icmp_ln128_98, true" [./layer.h:128]   --->   Operation 1984 'xor' 'xor_ln128_98' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_97)   --->   "%and_ln129_98 = and i1 %icmp_ln129_98, %xor_ln128_98" [./layer.h:129]   --->   Operation 1985 'and' 'and_ln129_98' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_97)   --->   "%select_ln128_98 = select i1 %icmp_ln128_98, i8 %input_24_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1986 'select' 'select_ln128_98' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_97)   --->   "%select_ln129_98 = select i1 %and_ln129_98, i8 %sub_ln701_98, i8 %select_ln128_98" [./layer.h:129]   --->   Operation 1987 'select' 'select_ln129_98' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1988 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_97 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_98, i16 0)" [./layer.h:130]   --->   Operation 1988 'bitconcatenate' 'shl_ln703_97' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_121)   --->   "%sext_ln703_98 = sext i24 %shl_ln703_97 to i25" [./layer.h:130]   --->   Operation 1989 'sext' 'sext_ln703_98' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1990 [1/1] (0.00ns)   --->   "%trunc_ln128_23 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_24_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 1990 'partselect' 'trunc_ln128_23' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1991 [1/1] (0.95ns)   --->   "%icmp_ln128_99 = icmp eq i2 %trunc_ln128_23, 1" [./layer.h:128]   --->   Operation 1991 'icmp' 'icmp_ln128_99' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1992 [1/1] (0.95ns)   --->   "%icmp_ln129_99 = icmp eq i2 %trunc_ln128_23, -2" [./layer.h:129]   --->   Operation 1992 'icmp' 'icmp_ln129_99' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1993 [1/1] (1.91ns)   --->   "%sub_ln701_99 = sub i8 0, %input_24_3_0_V_lo" [./layer.h:129]   --->   Operation 1993 'sub' 'sub_ln701_99' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_123)   --->   "%xor_ln128_99 = xor i1 %icmp_ln128_99, true" [./layer.h:128]   --->   Operation 1994 'xor' 'xor_ln128_99' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_123)   --->   "%and_ln129_99 = and i1 %icmp_ln129_99, %xor_ln128_99" [./layer.h:129]   --->   Operation 1995 'and' 'and_ln129_99' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_123)   --->   "%select_ln128_99 = select i1 %icmp_ln128_99, i8 %input_24_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 1996 'select' 'select_ln128_99' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_123)   --->   "%select_ln129_99 = select i1 %and_ln129_99, i8 %sub_ln701_99, i8 %select_ln128_99" [./layer.h:129]   --->   Operation 1997 'select' 'select_ln129_99' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_123)   --->   "%shl_ln703_98 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_99, i16 0)" [./layer.h:130]   --->   Operation 1998 'bitconcatenate' 'shl_ln703_98' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_123)   --->   "%sext_ln703_99 = sext i24 %shl_ln703_98 to i25" [./layer.h:130]   --->   Operation 1999 'sext' 'sext_ln703_99' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2000 [1/2] (3.25ns)   --->   "%packed_weights_25_l = load i8* %packed_weights_25_a, align 1" [./layer.h:124]   --->   Operation 2000 'load' 'packed_weights_25_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2001 [1/1] (0.00ns)   --->   "%trunc_ln126_74 = trunc i8 %packed_weights_25_l to i2" [./layer.h:126]   --->   Operation 2001 'trunc' 'trunc_ln126_74' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2002 [1/1] (0.95ns)   --->   "%icmp_ln128_100 = icmp eq i2 %trunc_ln126_74, 1" [./layer.h:128]   --->   Operation 2002 'icmp' 'icmp_ln128_100' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2003 [1/1] (0.95ns)   --->   "%icmp_ln129_100 = icmp eq i2 %trunc_ln126_74, -2" [./layer.h:129]   --->   Operation 2003 'icmp' 'icmp_ln129_100' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2004 [1/1] (1.91ns)   --->   "%sub_ln701_100 = sub i8 0, %input_25_0_0_V_lo" [./layer.h:129]   --->   Operation 2004 'sub' 'sub_ln701_100' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_99)   --->   "%xor_ln128_100 = xor i1 %icmp_ln128_100, true" [./layer.h:128]   --->   Operation 2005 'xor' 'xor_ln128_100' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_99)   --->   "%and_ln129_100 = and i1 %icmp_ln129_100, %xor_ln128_100" [./layer.h:129]   --->   Operation 2006 'and' 'and_ln129_100' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_99)   --->   "%select_ln128_100 = select i1 %icmp_ln128_100, i8 %input_25_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2007 'select' 'select_ln128_100' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_99)   --->   "%select_ln129_100 = select i1 %and_ln129_100, i8 %sub_ln701_100, i8 %select_ln128_100" [./layer.h:129]   --->   Operation 2008 'select' 'select_ln129_100' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2009 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_99 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_100, i16 0)" [./layer.h:130]   --->   Operation 2009 'bitconcatenate' 'shl_ln703_99' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_123)   --->   "%sext_ln703_100 = sext i24 %shl_ln703_99 to i25" [./layer.h:130]   --->   Operation 2010 'sext' 'sext_ln703_100' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2011 [1/1] (0.00ns)   --->   "%trunc_ln126_75 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_25_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2011 'partselect' 'trunc_ln126_75' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2012 [1/1] (0.95ns)   --->   "%icmp_ln128_101 = icmp eq i2 %trunc_ln126_75, 1" [./layer.h:128]   --->   Operation 2012 'icmp' 'icmp_ln128_101' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2013 [1/1] (0.95ns)   --->   "%icmp_ln129_101 = icmp eq i2 %trunc_ln126_75, -2" [./layer.h:129]   --->   Operation 2013 'icmp' 'icmp_ln129_101' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2014 [1/1] (1.91ns)   --->   "%sub_ln701_101 = sub i8 0, %input_25_1_0_V_lo" [./layer.h:129]   --->   Operation 2014 'sub' 'sub_ln701_101' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_124)   --->   "%xor_ln128_101 = xor i1 %icmp_ln128_101, true" [./layer.h:128]   --->   Operation 2015 'xor' 'xor_ln128_101' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_124)   --->   "%and_ln129_101 = and i1 %icmp_ln129_101, %xor_ln128_101" [./layer.h:129]   --->   Operation 2016 'and' 'and_ln129_101' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_124)   --->   "%select_ln128_101 = select i1 %icmp_ln128_101, i8 %input_25_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2017 'select' 'select_ln128_101' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_124)   --->   "%select_ln129_101 = select i1 %and_ln129_101, i8 %sub_ln701_101, i8 %select_ln128_101" [./layer.h:129]   --->   Operation 2018 'select' 'select_ln129_101' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_124)   --->   "%shl_ln703_100 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_101, i16 0)" [./layer.h:130]   --->   Operation 2019 'bitconcatenate' 'shl_ln703_100' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_124)   --->   "%sext_ln703_101 = sext i24 %shl_ln703_100 to i25" [./layer.h:130]   --->   Operation 2020 'sext' 'sext_ln703_101' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2021 [1/1] (0.00ns)   --->   "%trunc_ln126_76 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_25_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2021 'partselect' 'trunc_ln126_76' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2022 [1/1] (0.95ns)   --->   "%icmp_ln128_102 = icmp eq i2 %trunc_ln126_76, 1" [./layer.h:128]   --->   Operation 2022 'icmp' 'icmp_ln128_102' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2023 [1/1] (0.95ns)   --->   "%icmp_ln129_102 = icmp eq i2 %trunc_ln126_76, -2" [./layer.h:129]   --->   Operation 2023 'icmp' 'icmp_ln129_102' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2024 [1/1] (1.91ns)   --->   "%sub_ln701_102 = sub i8 0, %input_25_2_0_V_lo" [./layer.h:129]   --->   Operation 2024 'sub' 'sub_ln701_102' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_101)   --->   "%xor_ln128_102 = xor i1 %icmp_ln128_102, true" [./layer.h:128]   --->   Operation 2025 'xor' 'xor_ln128_102' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_101)   --->   "%and_ln129_102 = and i1 %icmp_ln129_102, %xor_ln128_102" [./layer.h:129]   --->   Operation 2026 'and' 'and_ln129_102' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_101)   --->   "%select_ln128_102 = select i1 %icmp_ln128_102, i8 %input_25_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2027 'select' 'select_ln128_102' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_101)   --->   "%select_ln129_102 = select i1 %and_ln129_102, i8 %sub_ln701_102, i8 %select_ln128_102" [./layer.h:129]   --->   Operation 2028 'select' 'select_ln129_102' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2029 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_101 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_102, i16 0)" [./layer.h:130]   --->   Operation 2029 'bitconcatenate' 'shl_ln703_101' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_124)   --->   "%sext_ln703_102 = sext i24 %shl_ln703_101 to i25" [./layer.h:130]   --->   Operation 2030 'sext' 'sext_ln703_102' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2031 [1/1] (0.00ns)   --->   "%trunc_ln128_24 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_25_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2031 'partselect' 'trunc_ln128_24' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2032 [1/1] (0.95ns)   --->   "%icmp_ln128_103 = icmp eq i2 %trunc_ln128_24, 1" [./layer.h:128]   --->   Operation 2032 'icmp' 'icmp_ln128_103' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2033 [1/1] (0.95ns)   --->   "%icmp_ln129_103 = icmp eq i2 %trunc_ln128_24, -2" [./layer.h:129]   --->   Operation 2033 'icmp' 'icmp_ln129_103' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2034 [1/1] (1.91ns)   --->   "%sub_ln701_103 = sub i8 0, %input_25_3_0_V_lo" [./layer.h:129]   --->   Operation 2034 'sub' 'sub_ln701_103' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_127)   --->   "%xor_ln128_103 = xor i1 %icmp_ln128_103, true" [./layer.h:128]   --->   Operation 2035 'xor' 'xor_ln128_103' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_127)   --->   "%and_ln129_103 = and i1 %icmp_ln129_103, %xor_ln128_103" [./layer.h:129]   --->   Operation 2036 'and' 'and_ln129_103' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_127)   --->   "%select_ln128_103 = select i1 %icmp_ln128_103, i8 %input_25_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2037 'select' 'select_ln128_103' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_127)   --->   "%select_ln129_103 = select i1 %and_ln129_103, i8 %sub_ln701_103, i8 %select_ln128_103" [./layer.h:129]   --->   Operation 2038 'select' 'select_ln129_103' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_127)   --->   "%shl_ln703_102 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_103, i16 0)" [./layer.h:130]   --->   Operation 2039 'bitconcatenate' 'shl_ln703_102' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_127)   --->   "%sext_ln703_103 = sext i24 %shl_ln703_102 to i25" [./layer.h:130]   --->   Operation 2040 'sext' 'sext_ln703_103' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2041 [1/2] (3.25ns)   --->   "%packed_weights_26_l = load i8* %packed_weights_26_a, align 1" [./layer.h:124]   --->   Operation 2041 'load' 'packed_weights_26_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2042 [1/1] (0.00ns)   --->   "%trunc_ln126_77 = trunc i8 %packed_weights_26_l to i2" [./layer.h:126]   --->   Operation 2042 'trunc' 'trunc_ln126_77' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2043 [1/1] (0.95ns)   --->   "%icmp_ln128_104 = icmp eq i2 %trunc_ln126_77, 1" [./layer.h:128]   --->   Operation 2043 'icmp' 'icmp_ln128_104' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2044 [1/1] (0.95ns)   --->   "%icmp_ln129_104 = icmp eq i2 %trunc_ln126_77, -2" [./layer.h:129]   --->   Operation 2044 'icmp' 'icmp_ln129_104' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2045 [1/1] (1.91ns)   --->   "%sub_ln701_104 = sub i8 0, %input_26_0_0_V_lo" [./layer.h:129]   --->   Operation 2045 'sub' 'sub_ln701_104' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_103)   --->   "%xor_ln128_104 = xor i1 %icmp_ln128_104, true" [./layer.h:128]   --->   Operation 2046 'xor' 'xor_ln128_104' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_103)   --->   "%and_ln129_104 = and i1 %icmp_ln129_104, %xor_ln128_104" [./layer.h:129]   --->   Operation 2047 'and' 'and_ln129_104' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_103)   --->   "%select_ln128_104 = select i1 %icmp_ln128_104, i8 %input_26_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2048 'select' 'select_ln128_104' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_103)   --->   "%select_ln129_104 = select i1 %and_ln129_104, i8 %sub_ln701_104, i8 %select_ln128_104" [./layer.h:129]   --->   Operation 2049 'select' 'select_ln129_104' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2050 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_103 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_104, i16 0)" [./layer.h:130]   --->   Operation 2050 'bitconcatenate' 'shl_ln703_103' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_127)   --->   "%sext_ln703_104 = sext i24 %shl_ln703_103 to i25" [./layer.h:130]   --->   Operation 2051 'sext' 'sext_ln703_104' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2052 [1/1] (0.00ns)   --->   "%trunc_ln126_78 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_26_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2052 'partselect' 'trunc_ln126_78' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2053 [1/1] (0.95ns)   --->   "%icmp_ln128_105 = icmp eq i2 %trunc_ln126_78, 1" [./layer.h:128]   --->   Operation 2053 'icmp' 'icmp_ln128_105' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2054 [1/1] (0.95ns)   --->   "%icmp_ln129_105 = icmp eq i2 %trunc_ln126_78, -2" [./layer.h:129]   --->   Operation 2054 'icmp' 'icmp_ln129_105' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2055 [1/1] (1.91ns)   --->   "%sub_ln701_105 = sub i8 0, %input_26_1_0_V_lo" [./layer.h:129]   --->   Operation 2055 'sub' 'sub_ln701_105' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_128)   --->   "%xor_ln128_105 = xor i1 %icmp_ln128_105, true" [./layer.h:128]   --->   Operation 2056 'xor' 'xor_ln128_105' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_128)   --->   "%and_ln129_105 = and i1 %icmp_ln129_105, %xor_ln128_105" [./layer.h:129]   --->   Operation 2057 'and' 'and_ln129_105' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_128)   --->   "%select_ln128_105 = select i1 %icmp_ln128_105, i8 %input_26_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2058 'select' 'select_ln128_105' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_128)   --->   "%select_ln129_105 = select i1 %and_ln129_105, i8 %sub_ln701_105, i8 %select_ln128_105" [./layer.h:129]   --->   Operation 2059 'select' 'select_ln129_105' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_128)   --->   "%shl_ln703_104 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_105, i16 0)" [./layer.h:130]   --->   Operation 2060 'bitconcatenate' 'shl_ln703_104' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_128)   --->   "%sext_ln703_105 = sext i24 %shl_ln703_104 to i25" [./layer.h:130]   --->   Operation 2061 'sext' 'sext_ln703_105' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2062 [1/1] (0.00ns)   --->   "%trunc_ln126_79 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_26_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2062 'partselect' 'trunc_ln126_79' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2063 [1/1] (0.95ns)   --->   "%icmp_ln128_106 = icmp eq i2 %trunc_ln126_79, 1" [./layer.h:128]   --->   Operation 2063 'icmp' 'icmp_ln128_106' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2064 [1/1] (0.95ns)   --->   "%icmp_ln129_106 = icmp eq i2 %trunc_ln126_79, -2" [./layer.h:129]   --->   Operation 2064 'icmp' 'icmp_ln129_106' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2065 [1/1] (1.91ns)   --->   "%sub_ln701_106 = sub i8 0, %input_26_2_0_V_lo" [./layer.h:129]   --->   Operation 2065 'sub' 'sub_ln701_106' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_105)   --->   "%xor_ln128_106 = xor i1 %icmp_ln128_106, true" [./layer.h:128]   --->   Operation 2066 'xor' 'xor_ln128_106' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_105)   --->   "%and_ln129_106 = and i1 %icmp_ln129_106, %xor_ln128_106" [./layer.h:129]   --->   Operation 2067 'and' 'and_ln129_106' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_105)   --->   "%select_ln128_106 = select i1 %icmp_ln128_106, i8 %input_26_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2068 'select' 'select_ln128_106' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_105)   --->   "%select_ln129_106 = select i1 %and_ln129_106, i8 %sub_ln701_106, i8 %select_ln128_106" [./layer.h:129]   --->   Operation 2069 'select' 'select_ln129_106' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2070 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_105 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_106, i16 0)" [./layer.h:130]   --->   Operation 2070 'bitconcatenate' 'shl_ln703_105' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_128)   --->   "%sext_ln703_106 = sext i24 %shl_ln703_105 to i25" [./layer.h:130]   --->   Operation 2071 'sext' 'sext_ln703_106' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2072 [1/1] (0.00ns)   --->   "%trunc_ln128_25 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_26_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2072 'partselect' 'trunc_ln128_25' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2073 [1/1] (0.95ns)   --->   "%icmp_ln128_107 = icmp eq i2 %trunc_ln128_25, 1" [./layer.h:128]   --->   Operation 2073 'icmp' 'icmp_ln128_107' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2074 [1/1] (0.95ns)   --->   "%icmp_ln129_107 = icmp eq i2 %trunc_ln128_25, -2" [./layer.h:129]   --->   Operation 2074 'icmp' 'icmp_ln129_107' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2075 [1/1] (1.91ns)   --->   "%sub_ln701_107 = sub i8 0, %input_26_3_0_V_lo" [./layer.h:129]   --->   Operation 2075 'sub' 'sub_ln701_107' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_130)   --->   "%xor_ln128_107 = xor i1 %icmp_ln128_107, true" [./layer.h:128]   --->   Operation 2076 'xor' 'xor_ln128_107' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_130)   --->   "%and_ln129_107 = and i1 %icmp_ln129_107, %xor_ln128_107" [./layer.h:129]   --->   Operation 2077 'and' 'and_ln129_107' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_130)   --->   "%select_ln128_107 = select i1 %icmp_ln128_107, i8 %input_26_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2078 'select' 'select_ln128_107' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_130)   --->   "%select_ln129_107 = select i1 %and_ln129_107, i8 %sub_ln701_107, i8 %select_ln128_107" [./layer.h:129]   --->   Operation 2079 'select' 'select_ln129_107' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_130)   --->   "%shl_ln703_106 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_107, i16 0)" [./layer.h:130]   --->   Operation 2080 'bitconcatenate' 'shl_ln703_106' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_130)   --->   "%sext_ln703_107 = sext i24 %shl_ln703_106 to i25" [./layer.h:130]   --->   Operation 2081 'sext' 'sext_ln703_107' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2082 [1/2] (3.25ns)   --->   "%packed_weights_27_l = load i8* %packed_weights_27_a, align 1" [./layer.h:124]   --->   Operation 2082 'load' 'packed_weights_27_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2083 [1/1] (0.00ns)   --->   "%trunc_ln126_80 = trunc i8 %packed_weights_27_l to i2" [./layer.h:126]   --->   Operation 2083 'trunc' 'trunc_ln126_80' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2084 [1/1] (0.95ns)   --->   "%icmp_ln128_108 = icmp eq i2 %trunc_ln126_80, 1" [./layer.h:128]   --->   Operation 2084 'icmp' 'icmp_ln128_108' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2085 [1/1] (0.95ns)   --->   "%icmp_ln129_108 = icmp eq i2 %trunc_ln126_80, -2" [./layer.h:129]   --->   Operation 2085 'icmp' 'icmp_ln129_108' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2086 [1/1] (1.91ns)   --->   "%sub_ln701_108 = sub i8 0, %input_27_0_0_V_lo" [./layer.h:129]   --->   Operation 2086 'sub' 'sub_ln701_108' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_107)   --->   "%xor_ln128_108 = xor i1 %icmp_ln128_108, true" [./layer.h:128]   --->   Operation 2087 'xor' 'xor_ln128_108' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_107)   --->   "%and_ln129_108 = and i1 %icmp_ln129_108, %xor_ln128_108" [./layer.h:129]   --->   Operation 2088 'and' 'and_ln129_108' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_107)   --->   "%select_ln128_108 = select i1 %icmp_ln128_108, i8 %input_27_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2089 'select' 'select_ln128_108' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_107)   --->   "%select_ln129_108 = select i1 %and_ln129_108, i8 %sub_ln701_108, i8 %select_ln128_108" [./layer.h:129]   --->   Operation 2090 'select' 'select_ln129_108' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2091 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_107 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_108, i16 0)" [./layer.h:130]   --->   Operation 2091 'bitconcatenate' 'shl_ln703_107' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_130)   --->   "%sext_ln703_108 = sext i24 %shl_ln703_107 to i25" [./layer.h:130]   --->   Operation 2092 'sext' 'sext_ln703_108' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2093 [1/1] (0.00ns)   --->   "%trunc_ln126_81 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_27_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2093 'partselect' 'trunc_ln126_81' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2094 [1/1] (0.95ns)   --->   "%icmp_ln128_109 = icmp eq i2 %trunc_ln126_81, 1" [./layer.h:128]   --->   Operation 2094 'icmp' 'icmp_ln128_109' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2095 [1/1] (0.95ns)   --->   "%icmp_ln129_109 = icmp eq i2 %trunc_ln126_81, -2" [./layer.h:129]   --->   Operation 2095 'icmp' 'icmp_ln129_109' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2096 [1/1] (1.91ns)   --->   "%sub_ln701_109 = sub i8 0, %input_27_1_0_V_lo" [./layer.h:129]   --->   Operation 2096 'sub' 'sub_ln701_109' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_131)   --->   "%xor_ln128_109 = xor i1 %icmp_ln128_109, true" [./layer.h:128]   --->   Operation 2097 'xor' 'xor_ln128_109' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_131)   --->   "%and_ln129_109 = and i1 %icmp_ln129_109, %xor_ln128_109" [./layer.h:129]   --->   Operation 2098 'and' 'and_ln129_109' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_131)   --->   "%select_ln128_109 = select i1 %icmp_ln128_109, i8 %input_27_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2099 'select' 'select_ln128_109' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_131)   --->   "%select_ln129_109 = select i1 %and_ln129_109, i8 %sub_ln701_109, i8 %select_ln128_109" [./layer.h:129]   --->   Operation 2100 'select' 'select_ln129_109' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_131)   --->   "%shl_ln703_108 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_109, i16 0)" [./layer.h:130]   --->   Operation 2101 'bitconcatenate' 'shl_ln703_108' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_131)   --->   "%sext_ln703_109 = sext i24 %shl_ln703_108 to i25" [./layer.h:130]   --->   Operation 2102 'sext' 'sext_ln703_109' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2103 [1/1] (0.00ns)   --->   "%trunc_ln126_82 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_27_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2103 'partselect' 'trunc_ln126_82' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2104 [1/1] (0.95ns)   --->   "%icmp_ln128_110 = icmp eq i2 %trunc_ln126_82, 1" [./layer.h:128]   --->   Operation 2104 'icmp' 'icmp_ln128_110' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2105 [1/1] (0.95ns)   --->   "%icmp_ln129_110 = icmp eq i2 %trunc_ln126_82, -2" [./layer.h:129]   --->   Operation 2105 'icmp' 'icmp_ln129_110' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2106 [1/1] (1.91ns)   --->   "%sub_ln701_110 = sub i8 0, %input_27_2_0_V_lo" [./layer.h:129]   --->   Operation 2106 'sub' 'sub_ln701_110' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_109)   --->   "%xor_ln128_110 = xor i1 %icmp_ln128_110, true" [./layer.h:128]   --->   Operation 2107 'xor' 'xor_ln128_110' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_109)   --->   "%and_ln129_110 = and i1 %icmp_ln129_110, %xor_ln128_110" [./layer.h:129]   --->   Operation 2108 'and' 'and_ln129_110' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_109)   --->   "%select_ln128_110 = select i1 %icmp_ln128_110, i8 %input_27_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2109 'select' 'select_ln128_110' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_109)   --->   "%select_ln129_110 = select i1 %and_ln129_110, i8 %sub_ln701_110, i8 %select_ln128_110" [./layer.h:129]   --->   Operation 2110 'select' 'select_ln129_110' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2111 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_109 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_110, i16 0)" [./layer.h:130]   --->   Operation 2111 'bitconcatenate' 'shl_ln703_109' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_131)   --->   "%sext_ln703_110 = sext i24 %shl_ln703_109 to i25" [./layer.h:130]   --->   Operation 2112 'sext' 'sext_ln703_110' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2113 [1/1] (0.00ns)   --->   "%trunc_ln128_26 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_27_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2113 'partselect' 'trunc_ln128_26' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2114 [1/1] (0.95ns)   --->   "%icmp_ln128_111 = icmp eq i2 %trunc_ln128_26, 1" [./layer.h:128]   --->   Operation 2114 'icmp' 'icmp_ln128_111' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2115 [1/1] (0.95ns)   --->   "%icmp_ln129_111 = icmp eq i2 %trunc_ln128_26, -2" [./layer.h:129]   --->   Operation 2115 'icmp' 'icmp_ln129_111' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2116 [1/1] (1.91ns)   --->   "%sub_ln701_111 = sub i8 0, %input_27_3_0_V_lo" [./layer.h:129]   --->   Operation 2116 'sub' 'sub_ln701_111' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_135)   --->   "%xor_ln128_111 = xor i1 %icmp_ln128_111, true" [./layer.h:128]   --->   Operation 2117 'xor' 'xor_ln128_111' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_135)   --->   "%and_ln129_111 = and i1 %icmp_ln129_111, %xor_ln128_111" [./layer.h:129]   --->   Operation 2118 'and' 'and_ln129_111' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_135)   --->   "%select_ln128_111 = select i1 %icmp_ln128_111, i8 %input_27_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2119 'select' 'select_ln128_111' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_135)   --->   "%select_ln129_111 = select i1 %and_ln129_111, i8 %sub_ln701_111, i8 %select_ln128_111" [./layer.h:129]   --->   Operation 2120 'select' 'select_ln129_111' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_135)   --->   "%shl_ln703_110 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_111, i16 0)" [./layer.h:130]   --->   Operation 2121 'bitconcatenate' 'shl_ln703_110' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_135)   --->   "%sext_ln703_111 = sext i24 %shl_ln703_110 to i25" [./layer.h:130]   --->   Operation 2122 'sext' 'sext_ln703_111' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2123 [1/2] (3.25ns)   --->   "%packed_weights_28_l = load i8* %packed_weights_28_a, align 1" [./layer.h:124]   --->   Operation 2123 'load' 'packed_weights_28_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2124 [1/1] (0.00ns)   --->   "%trunc_ln126_83 = trunc i8 %packed_weights_28_l to i2" [./layer.h:126]   --->   Operation 2124 'trunc' 'trunc_ln126_83' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2125 [1/1] (0.95ns)   --->   "%icmp_ln128_112 = icmp eq i2 %trunc_ln126_83, 1" [./layer.h:128]   --->   Operation 2125 'icmp' 'icmp_ln128_112' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2126 [1/1] (0.95ns)   --->   "%icmp_ln129_112 = icmp eq i2 %trunc_ln126_83, -2" [./layer.h:129]   --->   Operation 2126 'icmp' 'icmp_ln129_112' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2127 [1/1] (1.91ns)   --->   "%sub_ln701_112 = sub i8 0, %input_28_0_0_V_lo" [./layer.h:129]   --->   Operation 2127 'sub' 'sub_ln701_112' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_111)   --->   "%xor_ln128_112 = xor i1 %icmp_ln128_112, true" [./layer.h:128]   --->   Operation 2128 'xor' 'xor_ln128_112' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_111)   --->   "%and_ln129_112 = and i1 %icmp_ln129_112, %xor_ln128_112" [./layer.h:129]   --->   Operation 2129 'and' 'and_ln129_112' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_111)   --->   "%select_ln128_112 = select i1 %icmp_ln128_112, i8 %input_28_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2130 'select' 'select_ln128_112' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_111)   --->   "%select_ln129_112 = select i1 %and_ln129_112, i8 %sub_ln701_112, i8 %select_ln128_112" [./layer.h:129]   --->   Operation 2131 'select' 'select_ln129_112' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2132 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_111 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_112, i16 0)" [./layer.h:130]   --->   Operation 2132 'bitconcatenate' 'shl_ln703_111' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_135)   --->   "%sext_ln703_112 = sext i24 %shl_ln703_111 to i25" [./layer.h:130]   --->   Operation 2133 'sext' 'sext_ln703_112' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2134 [1/1] (0.00ns)   --->   "%trunc_ln126_84 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_28_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2134 'partselect' 'trunc_ln126_84' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2135 [1/1] (0.95ns)   --->   "%icmp_ln128_113 = icmp eq i2 %trunc_ln126_84, 1" [./layer.h:128]   --->   Operation 2135 'icmp' 'icmp_ln128_113' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2136 [1/1] (0.95ns)   --->   "%icmp_ln129_113 = icmp eq i2 %trunc_ln126_84, -2" [./layer.h:129]   --->   Operation 2136 'icmp' 'icmp_ln129_113' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2137 [1/1] (1.91ns)   --->   "%sub_ln701_113 = sub i8 0, %input_28_1_0_V_lo" [./layer.h:129]   --->   Operation 2137 'sub' 'sub_ln701_113' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_136)   --->   "%xor_ln128_113 = xor i1 %icmp_ln128_113, true" [./layer.h:128]   --->   Operation 2138 'xor' 'xor_ln128_113' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_136)   --->   "%and_ln129_113 = and i1 %icmp_ln129_113, %xor_ln128_113" [./layer.h:129]   --->   Operation 2139 'and' 'and_ln129_113' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_136)   --->   "%select_ln128_113 = select i1 %icmp_ln128_113, i8 %input_28_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2140 'select' 'select_ln128_113' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_136)   --->   "%select_ln129_113 = select i1 %and_ln129_113, i8 %sub_ln701_113, i8 %select_ln128_113" [./layer.h:129]   --->   Operation 2141 'select' 'select_ln129_113' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_136)   --->   "%shl_ln703_112 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_113, i16 0)" [./layer.h:130]   --->   Operation 2142 'bitconcatenate' 'shl_ln703_112' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_136)   --->   "%sext_ln703_113 = sext i24 %shl_ln703_112 to i25" [./layer.h:130]   --->   Operation 2143 'sext' 'sext_ln703_113' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2144 [1/1] (0.00ns)   --->   "%trunc_ln126_85 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_28_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2144 'partselect' 'trunc_ln126_85' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2145 [1/1] (0.95ns)   --->   "%icmp_ln128_114 = icmp eq i2 %trunc_ln126_85, 1" [./layer.h:128]   --->   Operation 2145 'icmp' 'icmp_ln128_114' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2146 [1/1] (0.95ns)   --->   "%icmp_ln129_114 = icmp eq i2 %trunc_ln126_85, -2" [./layer.h:129]   --->   Operation 2146 'icmp' 'icmp_ln129_114' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2147 [1/1] (1.91ns)   --->   "%sub_ln701_114 = sub i8 0, %input_28_2_0_V_lo" [./layer.h:129]   --->   Operation 2147 'sub' 'sub_ln701_114' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_113)   --->   "%xor_ln128_114 = xor i1 %icmp_ln128_114, true" [./layer.h:128]   --->   Operation 2148 'xor' 'xor_ln128_114' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_113)   --->   "%and_ln129_114 = and i1 %icmp_ln129_114, %xor_ln128_114" [./layer.h:129]   --->   Operation 2149 'and' 'and_ln129_114' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_113)   --->   "%select_ln128_114 = select i1 %icmp_ln128_114, i8 %input_28_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2150 'select' 'select_ln128_114' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_113)   --->   "%select_ln129_114 = select i1 %and_ln129_114, i8 %sub_ln701_114, i8 %select_ln128_114" [./layer.h:129]   --->   Operation 2151 'select' 'select_ln129_114' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2152 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_113 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_114, i16 0)" [./layer.h:130]   --->   Operation 2152 'bitconcatenate' 'shl_ln703_113' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_136)   --->   "%sext_ln703_114 = sext i24 %shl_ln703_113 to i25" [./layer.h:130]   --->   Operation 2153 'sext' 'sext_ln703_114' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2154 [1/1] (0.00ns)   --->   "%trunc_ln128_27 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_28_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2154 'partselect' 'trunc_ln128_27' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2155 [1/1] (0.95ns)   --->   "%icmp_ln128_115 = icmp eq i2 %trunc_ln128_27, 1" [./layer.h:128]   --->   Operation 2155 'icmp' 'icmp_ln128_115' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2156 [1/1] (0.95ns)   --->   "%icmp_ln129_115 = icmp eq i2 %trunc_ln128_27, -2" [./layer.h:129]   --->   Operation 2156 'icmp' 'icmp_ln129_115' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2157 [1/1] (1.91ns)   --->   "%sub_ln701_115 = sub i8 0, %input_28_3_0_V_lo" [./layer.h:129]   --->   Operation 2157 'sub' 'sub_ln701_115' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_138)   --->   "%xor_ln128_115 = xor i1 %icmp_ln128_115, true" [./layer.h:128]   --->   Operation 2158 'xor' 'xor_ln128_115' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_138)   --->   "%and_ln129_115 = and i1 %icmp_ln129_115, %xor_ln128_115" [./layer.h:129]   --->   Operation 2159 'and' 'and_ln129_115' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_138)   --->   "%select_ln128_115 = select i1 %icmp_ln128_115, i8 %input_28_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2160 'select' 'select_ln128_115' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_138)   --->   "%select_ln129_115 = select i1 %and_ln129_115, i8 %sub_ln701_115, i8 %select_ln128_115" [./layer.h:129]   --->   Operation 2161 'select' 'select_ln129_115' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_138)   --->   "%shl_ln703_114 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_115, i16 0)" [./layer.h:130]   --->   Operation 2162 'bitconcatenate' 'shl_ln703_114' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_138)   --->   "%sext_ln703_115 = sext i24 %shl_ln703_114 to i25" [./layer.h:130]   --->   Operation 2163 'sext' 'sext_ln703_115' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2164 [1/2] (3.25ns)   --->   "%packed_weights_29_l = load i8* %packed_weights_29_a, align 1" [./layer.h:124]   --->   Operation 2164 'load' 'packed_weights_29_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2165 [1/1] (0.00ns)   --->   "%trunc_ln126_86 = trunc i8 %packed_weights_29_l to i2" [./layer.h:126]   --->   Operation 2165 'trunc' 'trunc_ln126_86' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2166 [1/1] (0.95ns)   --->   "%icmp_ln128_116 = icmp eq i2 %trunc_ln126_86, 1" [./layer.h:128]   --->   Operation 2166 'icmp' 'icmp_ln128_116' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2167 [1/1] (0.95ns)   --->   "%icmp_ln129_116 = icmp eq i2 %trunc_ln126_86, -2" [./layer.h:129]   --->   Operation 2167 'icmp' 'icmp_ln129_116' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2168 [1/1] (1.91ns)   --->   "%sub_ln701_116 = sub i8 0, %input_29_0_0_V_lo" [./layer.h:129]   --->   Operation 2168 'sub' 'sub_ln701_116' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_115)   --->   "%xor_ln128_116 = xor i1 %icmp_ln128_116, true" [./layer.h:128]   --->   Operation 2169 'xor' 'xor_ln128_116' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_115)   --->   "%and_ln129_116 = and i1 %icmp_ln129_116, %xor_ln128_116" [./layer.h:129]   --->   Operation 2170 'and' 'and_ln129_116' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_115)   --->   "%select_ln128_116 = select i1 %icmp_ln128_116, i8 %input_29_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2171 'select' 'select_ln128_116' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_115)   --->   "%select_ln129_116 = select i1 %and_ln129_116, i8 %sub_ln701_116, i8 %select_ln128_116" [./layer.h:129]   --->   Operation 2172 'select' 'select_ln129_116' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2173 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_115 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_116, i16 0)" [./layer.h:130]   --->   Operation 2173 'bitconcatenate' 'shl_ln703_115' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_138)   --->   "%sext_ln703_116 = sext i24 %shl_ln703_115 to i25" [./layer.h:130]   --->   Operation 2174 'sext' 'sext_ln703_116' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2175 [1/1] (0.00ns)   --->   "%trunc_ln126_87 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_29_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2175 'partselect' 'trunc_ln126_87' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2176 [1/1] (0.95ns)   --->   "%icmp_ln128_117 = icmp eq i2 %trunc_ln126_87, 1" [./layer.h:128]   --->   Operation 2176 'icmp' 'icmp_ln128_117' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2177 [1/1] (0.95ns)   --->   "%icmp_ln129_117 = icmp eq i2 %trunc_ln126_87, -2" [./layer.h:129]   --->   Operation 2177 'icmp' 'icmp_ln129_117' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2178 [1/1] (1.91ns)   --->   "%sub_ln701_117 = sub i8 0, %input_29_1_0_V_lo" [./layer.h:129]   --->   Operation 2178 'sub' 'sub_ln701_117' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_139)   --->   "%xor_ln128_117 = xor i1 %icmp_ln128_117, true" [./layer.h:128]   --->   Operation 2179 'xor' 'xor_ln128_117' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_139)   --->   "%and_ln129_117 = and i1 %icmp_ln129_117, %xor_ln128_117" [./layer.h:129]   --->   Operation 2180 'and' 'and_ln129_117' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_139)   --->   "%select_ln128_117 = select i1 %icmp_ln128_117, i8 %input_29_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2181 'select' 'select_ln128_117' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_139)   --->   "%select_ln129_117 = select i1 %and_ln129_117, i8 %sub_ln701_117, i8 %select_ln128_117" [./layer.h:129]   --->   Operation 2182 'select' 'select_ln129_117' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_139)   --->   "%shl_ln703_116 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_117, i16 0)" [./layer.h:130]   --->   Operation 2183 'bitconcatenate' 'shl_ln703_116' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_139)   --->   "%sext_ln703_117 = sext i24 %shl_ln703_116 to i25" [./layer.h:130]   --->   Operation 2184 'sext' 'sext_ln703_117' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2185 [1/1] (0.00ns)   --->   "%trunc_ln126_88 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_29_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2185 'partselect' 'trunc_ln126_88' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2186 [1/1] (0.95ns)   --->   "%icmp_ln128_118 = icmp eq i2 %trunc_ln126_88, 1" [./layer.h:128]   --->   Operation 2186 'icmp' 'icmp_ln128_118' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2187 [1/1] (0.95ns)   --->   "%icmp_ln129_118 = icmp eq i2 %trunc_ln126_88, -2" [./layer.h:129]   --->   Operation 2187 'icmp' 'icmp_ln129_118' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2188 [1/1] (1.91ns)   --->   "%sub_ln701_118 = sub i8 0, %input_29_2_0_V_lo" [./layer.h:129]   --->   Operation 2188 'sub' 'sub_ln701_118' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_117)   --->   "%xor_ln128_118 = xor i1 %icmp_ln128_118, true" [./layer.h:128]   --->   Operation 2189 'xor' 'xor_ln128_118' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_117)   --->   "%and_ln129_118 = and i1 %icmp_ln129_118, %xor_ln128_118" [./layer.h:129]   --->   Operation 2190 'and' 'and_ln129_118' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_117)   --->   "%select_ln128_118 = select i1 %icmp_ln128_118, i8 %input_29_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2191 'select' 'select_ln128_118' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_117)   --->   "%select_ln129_118 = select i1 %and_ln129_118, i8 %sub_ln701_118, i8 %select_ln128_118" [./layer.h:129]   --->   Operation 2192 'select' 'select_ln129_118' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2193 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_117 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_118, i16 0)" [./layer.h:130]   --->   Operation 2193 'bitconcatenate' 'shl_ln703_117' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_139)   --->   "%sext_ln703_118 = sext i24 %shl_ln703_117 to i25" [./layer.h:130]   --->   Operation 2194 'sext' 'sext_ln703_118' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2195 [1/1] (0.00ns)   --->   "%trunc_ln128_28 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_29_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2195 'partselect' 'trunc_ln128_28' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2196 [1/1] (0.95ns)   --->   "%icmp_ln128_119 = icmp eq i2 %trunc_ln128_28, 1" [./layer.h:128]   --->   Operation 2196 'icmp' 'icmp_ln128_119' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2197 [1/1] (0.95ns)   --->   "%icmp_ln129_119 = icmp eq i2 %trunc_ln128_28, -2" [./layer.h:129]   --->   Operation 2197 'icmp' 'icmp_ln129_119' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2198 [1/1] (1.91ns)   --->   "%sub_ln701_119 = sub i8 0, %input_29_3_0_V_lo" [./layer.h:129]   --->   Operation 2198 'sub' 'sub_ln701_119' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_142)   --->   "%xor_ln128_119 = xor i1 %icmp_ln128_119, true" [./layer.h:128]   --->   Operation 2199 'xor' 'xor_ln128_119' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_142)   --->   "%and_ln129_119 = and i1 %icmp_ln129_119, %xor_ln128_119" [./layer.h:129]   --->   Operation 2200 'and' 'and_ln129_119' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_142)   --->   "%select_ln128_119 = select i1 %icmp_ln128_119, i8 %input_29_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2201 'select' 'select_ln128_119' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_142)   --->   "%select_ln129_119 = select i1 %and_ln129_119, i8 %sub_ln701_119, i8 %select_ln128_119" [./layer.h:129]   --->   Operation 2202 'select' 'select_ln129_119' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_142)   --->   "%shl_ln703_118 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_119, i16 0)" [./layer.h:130]   --->   Operation 2203 'bitconcatenate' 'shl_ln703_118' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_142)   --->   "%sext_ln703_119 = sext i24 %shl_ln703_118 to i25" [./layer.h:130]   --->   Operation 2204 'sext' 'sext_ln703_119' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2205 [1/2] (3.25ns)   --->   "%packed_weights_30_l = load i8* %packed_weights_30_a, align 1" [./layer.h:124]   --->   Operation 2205 'load' 'packed_weights_30_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2206 [1/1] (0.00ns)   --->   "%trunc_ln126_89 = trunc i8 %packed_weights_30_l to i2" [./layer.h:126]   --->   Operation 2206 'trunc' 'trunc_ln126_89' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2207 [1/1] (0.95ns)   --->   "%icmp_ln128_120 = icmp eq i2 %trunc_ln126_89, 1" [./layer.h:128]   --->   Operation 2207 'icmp' 'icmp_ln128_120' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2208 [1/1] (0.95ns)   --->   "%icmp_ln129_120 = icmp eq i2 %trunc_ln126_89, -2" [./layer.h:129]   --->   Operation 2208 'icmp' 'icmp_ln129_120' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2209 [1/1] (1.91ns)   --->   "%sub_ln701_120 = sub i8 0, %input_30_0_0_V_lo" [./layer.h:129]   --->   Operation 2209 'sub' 'sub_ln701_120' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_119)   --->   "%xor_ln128_120 = xor i1 %icmp_ln128_120, true" [./layer.h:128]   --->   Operation 2210 'xor' 'xor_ln128_120' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_119)   --->   "%and_ln129_120 = and i1 %icmp_ln129_120, %xor_ln128_120" [./layer.h:129]   --->   Operation 2211 'and' 'and_ln129_120' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_119)   --->   "%select_ln128_120 = select i1 %icmp_ln128_120, i8 %input_30_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2212 'select' 'select_ln128_120' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_119)   --->   "%select_ln129_120 = select i1 %and_ln129_120, i8 %sub_ln701_120, i8 %select_ln128_120" [./layer.h:129]   --->   Operation 2213 'select' 'select_ln129_120' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2214 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_119 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_120, i16 0)" [./layer.h:130]   --->   Operation 2214 'bitconcatenate' 'shl_ln703_119' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_142)   --->   "%sext_ln703_120 = sext i24 %shl_ln703_119 to i25" [./layer.h:130]   --->   Operation 2215 'sext' 'sext_ln703_120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln126_90 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_30_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2216 'partselect' 'trunc_ln126_90' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2217 [1/1] (0.95ns)   --->   "%icmp_ln128_121 = icmp eq i2 %trunc_ln126_90, 1" [./layer.h:128]   --->   Operation 2217 'icmp' 'icmp_ln128_121' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2218 [1/1] (0.95ns)   --->   "%icmp_ln129_121 = icmp eq i2 %trunc_ln126_90, -2" [./layer.h:129]   --->   Operation 2218 'icmp' 'icmp_ln129_121' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2219 [1/1] (1.91ns)   --->   "%sub_ln701_121 = sub i8 0, %input_30_1_0_V_lo" [./layer.h:129]   --->   Operation 2219 'sub' 'sub_ln701_121' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_143)   --->   "%xor_ln128_121 = xor i1 %icmp_ln128_121, true" [./layer.h:128]   --->   Operation 2220 'xor' 'xor_ln128_121' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_143)   --->   "%and_ln129_121 = and i1 %icmp_ln129_121, %xor_ln128_121" [./layer.h:129]   --->   Operation 2221 'and' 'and_ln129_121' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_143)   --->   "%select_ln128_121 = select i1 %icmp_ln128_121, i8 %input_30_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2222 'select' 'select_ln128_121' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_143)   --->   "%select_ln129_121 = select i1 %and_ln129_121, i8 %sub_ln701_121, i8 %select_ln128_121" [./layer.h:129]   --->   Operation 2223 'select' 'select_ln129_121' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_143)   --->   "%shl_ln703_120 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_121, i16 0)" [./layer.h:130]   --->   Operation 2224 'bitconcatenate' 'shl_ln703_120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_143)   --->   "%sext_ln703_121 = sext i24 %shl_ln703_120 to i25" [./layer.h:130]   --->   Operation 2225 'sext' 'sext_ln703_121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2226 [1/1] (0.00ns)   --->   "%trunc_ln126_91 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_30_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2226 'partselect' 'trunc_ln126_91' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2227 [1/1] (0.95ns)   --->   "%icmp_ln128_122 = icmp eq i2 %trunc_ln126_91, 1" [./layer.h:128]   --->   Operation 2227 'icmp' 'icmp_ln128_122' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2228 [1/1] (0.95ns)   --->   "%icmp_ln129_122 = icmp eq i2 %trunc_ln126_91, -2" [./layer.h:129]   --->   Operation 2228 'icmp' 'icmp_ln129_122' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2229 [1/1] (1.91ns)   --->   "%sub_ln701_122 = sub i8 0, %input_30_2_0_V_lo" [./layer.h:129]   --->   Operation 2229 'sub' 'sub_ln701_122' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_121)   --->   "%xor_ln128_122 = xor i1 %icmp_ln128_122, true" [./layer.h:128]   --->   Operation 2230 'xor' 'xor_ln128_122' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_121)   --->   "%and_ln129_122 = and i1 %icmp_ln129_122, %xor_ln128_122" [./layer.h:129]   --->   Operation 2231 'and' 'and_ln129_122' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_121)   --->   "%select_ln128_122 = select i1 %icmp_ln128_122, i8 %input_30_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2232 'select' 'select_ln128_122' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_121)   --->   "%select_ln129_122 = select i1 %and_ln129_122, i8 %sub_ln701_122, i8 %select_ln128_122" [./layer.h:129]   --->   Operation 2233 'select' 'select_ln129_122' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2234 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_121 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_122, i16 0)" [./layer.h:130]   --->   Operation 2234 'bitconcatenate' 'shl_ln703_121' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_143)   --->   "%sext_ln703_122 = sext i24 %shl_ln703_121 to i25" [./layer.h:130]   --->   Operation 2235 'sext' 'sext_ln703_122' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2236 [1/1] (0.00ns)   --->   "%trunc_ln128_29 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_30_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2236 'partselect' 'trunc_ln128_29' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2237 [1/1] (0.95ns)   --->   "%icmp_ln128_123 = icmp eq i2 %trunc_ln128_29, 1" [./layer.h:128]   --->   Operation 2237 'icmp' 'icmp_ln128_123' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2238 [1/1] (0.95ns)   --->   "%icmp_ln129_123 = icmp eq i2 %trunc_ln128_29, -2" [./layer.h:129]   --->   Operation 2238 'icmp' 'icmp_ln129_123' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2239 [1/1] (1.91ns)   --->   "%sub_ln701_123 = sub i8 0, %input_30_3_0_V_lo" [./layer.h:129]   --->   Operation 2239 'sub' 'sub_ln701_123' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_145)   --->   "%xor_ln128_123 = xor i1 %icmp_ln128_123, true" [./layer.h:128]   --->   Operation 2240 'xor' 'xor_ln128_123' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_145)   --->   "%and_ln129_123 = and i1 %icmp_ln129_123, %xor_ln128_123" [./layer.h:129]   --->   Operation 2241 'and' 'and_ln129_123' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_145)   --->   "%select_ln128_123 = select i1 %icmp_ln128_123, i8 %input_30_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2242 'select' 'select_ln128_123' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_145)   --->   "%select_ln129_123 = select i1 %and_ln129_123, i8 %sub_ln701_123, i8 %select_ln128_123" [./layer.h:129]   --->   Operation 2243 'select' 'select_ln129_123' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_145)   --->   "%shl_ln703_122 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_123, i16 0)" [./layer.h:130]   --->   Operation 2244 'bitconcatenate' 'shl_ln703_122' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_145)   --->   "%sext_ln703_123 = sext i24 %shl_ln703_122 to i25" [./layer.h:130]   --->   Operation 2245 'sext' 'sext_ln703_123' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2246 [1/2] (3.25ns)   --->   "%packed_weights_31_l = load i8* %packed_weights_31_a, align 1" [./layer.h:124]   --->   Operation 2246 'load' 'packed_weights_31_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2247 [1/1] (0.00ns)   --->   "%trunc_ln126_92 = trunc i8 %packed_weights_31_l to i2" [./layer.h:126]   --->   Operation 2247 'trunc' 'trunc_ln126_92' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2248 [1/1] (0.95ns)   --->   "%icmp_ln128_124 = icmp eq i2 %trunc_ln126_92, 1" [./layer.h:128]   --->   Operation 2248 'icmp' 'icmp_ln128_124' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2249 [1/1] (0.95ns)   --->   "%icmp_ln129_124 = icmp eq i2 %trunc_ln126_92, -2" [./layer.h:129]   --->   Operation 2249 'icmp' 'icmp_ln129_124' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2250 [1/1] (1.91ns)   --->   "%sub_ln701_124 = sub i8 0, %input_31_0_0_V_lo" [./layer.h:129]   --->   Operation 2250 'sub' 'sub_ln701_124' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_123)   --->   "%xor_ln128_124 = xor i1 %icmp_ln128_124, true" [./layer.h:128]   --->   Operation 2251 'xor' 'xor_ln128_124' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_123)   --->   "%and_ln129_124 = and i1 %icmp_ln129_124, %xor_ln128_124" [./layer.h:129]   --->   Operation 2252 'and' 'and_ln129_124' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_123)   --->   "%select_ln128_124 = select i1 %icmp_ln128_124, i8 %input_31_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2253 'select' 'select_ln128_124' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_123)   --->   "%select_ln129_124 = select i1 %and_ln129_124, i8 %sub_ln701_124, i8 %select_ln128_124" [./layer.h:129]   --->   Operation 2254 'select' 'select_ln129_124' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2255 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_123 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_124, i16 0)" [./layer.h:130]   --->   Operation 2255 'bitconcatenate' 'shl_ln703_123' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_145)   --->   "%sext_ln703_124 = sext i24 %shl_ln703_123 to i25" [./layer.h:130]   --->   Operation 2256 'sext' 'sext_ln703_124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2257 [1/1] (0.00ns)   --->   "%trunc_ln126_93 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_31_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2257 'partselect' 'trunc_ln126_93' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2258 [1/1] (0.95ns)   --->   "%icmp_ln128_125 = icmp eq i2 %trunc_ln126_93, 1" [./layer.h:128]   --->   Operation 2258 'icmp' 'icmp_ln128_125' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2259 [1/1] (0.95ns)   --->   "%icmp_ln129_125 = icmp eq i2 %trunc_ln126_93, -2" [./layer.h:129]   --->   Operation 2259 'icmp' 'icmp_ln129_125' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2260 [1/1] (1.91ns)   --->   "%sub_ln701_125 = sub i8 0, %input_31_1_0_V_lo" [./layer.h:129]   --->   Operation 2260 'sub' 'sub_ln701_125' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_146)   --->   "%xor_ln128_125 = xor i1 %icmp_ln128_125, true" [./layer.h:128]   --->   Operation 2261 'xor' 'xor_ln128_125' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_146)   --->   "%and_ln129_125 = and i1 %icmp_ln129_125, %xor_ln128_125" [./layer.h:129]   --->   Operation 2262 'and' 'and_ln129_125' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_146)   --->   "%select_ln128_125 = select i1 %icmp_ln128_125, i8 %input_31_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2263 'select' 'select_ln128_125' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_146)   --->   "%select_ln129_125 = select i1 %and_ln129_125, i8 %sub_ln701_125, i8 %select_ln128_125" [./layer.h:129]   --->   Operation 2264 'select' 'select_ln129_125' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_146)   --->   "%shl_ln703_124 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_125, i16 0)" [./layer.h:130]   --->   Operation 2265 'bitconcatenate' 'shl_ln703_124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_146)   --->   "%sext_ln703_125 = sext i24 %shl_ln703_124 to i25" [./layer.h:130]   --->   Operation 2266 'sext' 'sext_ln703_125' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2267 [1/1] (0.00ns)   --->   "%trunc_ln126_94 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_31_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2267 'partselect' 'trunc_ln126_94' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2268 [1/1] (0.95ns)   --->   "%icmp_ln128_126 = icmp eq i2 %trunc_ln126_94, 1" [./layer.h:128]   --->   Operation 2268 'icmp' 'icmp_ln128_126' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2269 [1/1] (0.95ns)   --->   "%icmp_ln129_126 = icmp eq i2 %trunc_ln126_94, -2" [./layer.h:129]   --->   Operation 2269 'icmp' 'icmp_ln129_126' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2270 [1/1] (1.91ns)   --->   "%sub_ln701_126 = sub i8 0, %input_31_2_0_V_lo" [./layer.h:129]   --->   Operation 2270 'sub' 'sub_ln701_126' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_125)   --->   "%xor_ln128_126 = xor i1 %icmp_ln128_126, true" [./layer.h:128]   --->   Operation 2271 'xor' 'xor_ln128_126' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_125)   --->   "%and_ln129_126 = and i1 %icmp_ln129_126, %xor_ln128_126" [./layer.h:129]   --->   Operation 2272 'and' 'and_ln129_126' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_125)   --->   "%select_ln128_126 = select i1 %icmp_ln128_126, i8 %input_31_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2273 'select' 'select_ln128_126' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_125)   --->   "%select_ln129_126 = select i1 %and_ln129_126, i8 %sub_ln701_126, i8 %select_ln128_126" [./layer.h:129]   --->   Operation 2274 'select' 'select_ln129_126' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2275 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_125 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_126, i16 0)" [./layer.h:130]   --->   Operation 2275 'bitconcatenate' 'shl_ln703_125' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_146)   --->   "%sext_ln703_126 = sext i24 %shl_ln703_125 to i25" [./layer.h:130]   --->   Operation 2276 'sext' 'sext_ln703_126' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2277 [1/1] (0.00ns)   --->   "%trunc_ln128_30 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_31_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2277 'partselect' 'trunc_ln128_30' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2278 [1/1] (0.95ns)   --->   "%icmp_ln128_127 = icmp eq i2 %trunc_ln128_30, 1" [./layer.h:128]   --->   Operation 2278 'icmp' 'icmp_ln128_127' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2279 [1/1] (0.95ns)   --->   "%icmp_ln129_127 = icmp eq i2 %trunc_ln128_30, -2" [./layer.h:129]   --->   Operation 2279 'icmp' 'icmp_ln129_127' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2280 [1/1] (1.91ns)   --->   "%sub_ln701_127 = sub i8 0, %input_31_3_0_V_lo" [./layer.h:129]   --->   Operation 2280 'sub' 'sub_ln701_127' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_153)   --->   "%xor_ln128_127 = xor i1 %icmp_ln128_127, true" [./layer.h:128]   --->   Operation 2281 'xor' 'xor_ln128_127' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_153)   --->   "%and_ln129_127 = and i1 %icmp_ln129_127, %xor_ln128_127" [./layer.h:129]   --->   Operation 2282 'and' 'and_ln129_127' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_153)   --->   "%select_ln128_127 = select i1 %icmp_ln128_127, i8 %input_31_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2283 'select' 'select_ln128_127' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_153)   --->   "%select_ln129_127 = select i1 %and_ln129_127, i8 %sub_ln701_127, i8 %select_ln128_127" [./layer.h:129]   --->   Operation 2284 'select' 'select_ln129_127' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_153)   --->   "%shl_ln703_126 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_127, i16 0)" [./layer.h:130]   --->   Operation 2285 'bitconcatenate' 'shl_ln703_126' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_153)   --->   "%sext_ln703_127 = sext i24 %shl_ln703_126 to i25" [./layer.h:130]   --->   Operation 2286 'sext' 'sext_ln703_127' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2287 [1/2] (3.25ns)   --->   "%packed_weights_32_l = load i8* %packed_weights_32_a, align 1" [./layer.h:124]   --->   Operation 2287 'load' 'packed_weights_32_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2288 [1/1] (0.00ns)   --->   "%trunc_ln126_95 = trunc i8 %packed_weights_32_l to i2" [./layer.h:126]   --->   Operation 2288 'trunc' 'trunc_ln126_95' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2289 [1/1] (0.95ns)   --->   "%icmp_ln128_128 = icmp eq i2 %trunc_ln126_95, 1" [./layer.h:128]   --->   Operation 2289 'icmp' 'icmp_ln128_128' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2290 [1/1] (0.95ns)   --->   "%icmp_ln129_128 = icmp eq i2 %trunc_ln126_95, -2" [./layer.h:129]   --->   Operation 2290 'icmp' 'icmp_ln129_128' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2291 [1/1] (1.91ns)   --->   "%sub_ln701_128 = sub i8 0, %input_32_0_0_V_lo" [./layer.h:129]   --->   Operation 2291 'sub' 'sub_ln701_128' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_127)   --->   "%xor_ln128_128 = xor i1 %icmp_ln128_128, true" [./layer.h:128]   --->   Operation 2292 'xor' 'xor_ln128_128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_127)   --->   "%and_ln129_128 = and i1 %icmp_ln129_128, %xor_ln128_128" [./layer.h:129]   --->   Operation 2293 'and' 'and_ln129_128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_127)   --->   "%select_ln128_128 = select i1 %icmp_ln128_128, i8 %input_32_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2294 'select' 'select_ln128_128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_127)   --->   "%select_ln129_128 = select i1 %and_ln129_128, i8 %sub_ln701_128, i8 %select_ln128_128" [./layer.h:129]   --->   Operation 2295 'select' 'select_ln129_128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2296 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_127 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_128, i16 0)" [./layer.h:130]   --->   Operation 2296 'bitconcatenate' 'shl_ln703_127' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_153)   --->   "%sext_ln703_128 = sext i24 %shl_ln703_127 to i25" [./layer.h:130]   --->   Operation 2297 'sext' 'sext_ln703_128' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2298 [1/1] (0.00ns)   --->   "%trunc_ln126_96 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_32_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2298 'partselect' 'trunc_ln126_96' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2299 [1/1] (0.95ns)   --->   "%icmp_ln128_129 = icmp eq i2 %trunc_ln126_96, 1" [./layer.h:128]   --->   Operation 2299 'icmp' 'icmp_ln128_129' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2300 [1/1] (0.95ns)   --->   "%icmp_ln129_129 = icmp eq i2 %trunc_ln126_96, -2" [./layer.h:129]   --->   Operation 2300 'icmp' 'icmp_ln129_129' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2301 [1/1] (1.91ns)   --->   "%sub_ln701_129 = sub i8 0, %input_32_1_0_V_lo" [./layer.h:129]   --->   Operation 2301 'sub' 'sub_ln701_129' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_154)   --->   "%xor_ln128_129 = xor i1 %icmp_ln128_129, true" [./layer.h:128]   --->   Operation 2302 'xor' 'xor_ln128_129' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_154)   --->   "%and_ln129_129 = and i1 %icmp_ln129_129, %xor_ln128_129" [./layer.h:129]   --->   Operation 2303 'and' 'and_ln129_129' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_154)   --->   "%select_ln128_129 = select i1 %icmp_ln128_129, i8 %input_32_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2304 'select' 'select_ln128_129' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_154)   --->   "%select_ln129_129 = select i1 %and_ln129_129, i8 %sub_ln701_129, i8 %select_ln128_129" [./layer.h:129]   --->   Operation 2305 'select' 'select_ln129_129' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_154)   --->   "%shl_ln703_128 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_129, i16 0)" [./layer.h:130]   --->   Operation 2306 'bitconcatenate' 'shl_ln703_128' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_154)   --->   "%sext_ln703_129 = sext i24 %shl_ln703_128 to i25" [./layer.h:130]   --->   Operation 2307 'sext' 'sext_ln703_129' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2308 [1/1] (0.00ns)   --->   "%trunc_ln126_97 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_32_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2308 'partselect' 'trunc_ln126_97' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2309 [1/1] (0.95ns)   --->   "%icmp_ln128_130 = icmp eq i2 %trunc_ln126_97, 1" [./layer.h:128]   --->   Operation 2309 'icmp' 'icmp_ln128_130' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2310 [1/1] (0.95ns)   --->   "%icmp_ln129_130 = icmp eq i2 %trunc_ln126_97, -2" [./layer.h:129]   --->   Operation 2310 'icmp' 'icmp_ln129_130' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2311 [1/1] (1.91ns)   --->   "%sub_ln701_130 = sub i8 0, %input_32_2_0_V_lo" [./layer.h:129]   --->   Operation 2311 'sub' 'sub_ln701_130' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_129)   --->   "%xor_ln128_130 = xor i1 %icmp_ln128_130, true" [./layer.h:128]   --->   Operation 2312 'xor' 'xor_ln128_130' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_129)   --->   "%and_ln129_130 = and i1 %icmp_ln129_130, %xor_ln128_130" [./layer.h:129]   --->   Operation 2313 'and' 'and_ln129_130' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_129)   --->   "%select_ln128_130 = select i1 %icmp_ln128_130, i8 %input_32_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2314 'select' 'select_ln128_130' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_129)   --->   "%select_ln129_130 = select i1 %and_ln129_130, i8 %sub_ln701_130, i8 %select_ln128_130" [./layer.h:129]   --->   Operation 2315 'select' 'select_ln129_130' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2316 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_129 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_130, i16 0)" [./layer.h:130]   --->   Operation 2316 'bitconcatenate' 'shl_ln703_129' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_154)   --->   "%sext_ln703_130 = sext i24 %shl_ln703_129 to i25" [./layer.h:130]   --->   Operation 2317 'sext' 'sext_ln703_130' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2318 [1/1] (0.00ns)   --->   "%trunc_ln128_31 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_32_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2318 'partselect' 'trunc_ln128_31' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2319 [1/1] (0.95ns)   --->   "%icmp_ln128_131 = icmp eq i2 %trunc_ln128_31, 1" [./layer.h:128]   --->   Operation 2319 'icmp' 'icmp_ln128_131' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2320 [1/1] (0.95ns)   --->   "%icmp_ln129_131 = icmp eq i2 %trunc_ln128_31, -2" [./layer.h:129]   --->   Operation 2320 'icmp' 'icmp_ln129_131' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2321 [1/1] (1.91ns)   --->   "%sub_ln701_131 = sub i8 0, %input_32_3_0_V_lo" [./layer.h:129]   --->   Operation 2321 'sub' 'sub_ln701_131' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_156)   --->   "%xor_ln128_131 = xor i1 %icmp_ln128_131, true" [./layer.h:128]   --->   Operation 2322 'xor' 'xor_ln128_131' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_156)   --->   "%and_ln129_131 = and i1 %icmp_ln129_131, %xor_ln128_131" [./layer.h:129]   --->   Operation 2323 'and' 'and_ln129_131' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_156)   --->   "%select_ln128_131 = select i1 %icmp_ln128_131, i8 %input_32_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2324 'select' 'select_ln128_131' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_156)   --->   "%select_ln129_131 = select i1 %and_ln129_131, i8 %sub_ln701_131, i8 %select_ln128_131" [./layer.h:129]   --->   Operation 2325 'select' 'select_ln129_131' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_156)   --->   "%shl_ln703_130 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_131, i16 0)" [./layer.h:130]   --->   Operation 2326 'bitconcatenate' 'shl_ln703_130' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_156)   --->   "%sext_ln703_131 = sext i24 %shl_ln703_130 to i25" [./layer.h:130]   --->   Operation 2327 'sext' 'sext_ln703_131' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2328 [1/2] (3.25ns)   --->   "%packed_weights_33_l = load i8* %packed_weights_33_a, align 1" [./layer.h:124]   --->   Operation 2328 'load' 'packed_weights_33_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2329 [1/1] (0.00ns)   --->   "%trunc_ln126_98 = trunc i8 %packed_weights_33_l to i2" [./layer.h:126]   --->   Operation 2329 'trunc' 'trunc_ln126_98' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2330 [1/1] (0.95ns)   --->   "%icmp_ln128_132 = icmp eq i2 %trunc_ln126_98, 1" [./layer.h:128]   --->   Operation 2330 'icmp' 'icmp_ln128_132' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2331 [1/1] (0.95ns)   --->   "%icmp_ln129_132 = icmp eq i2 %trunc_ln126_98, -2" [./layer.h:129]   --->   Operation 2331 'icmp' 'icmp_ln129_132' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2332 [1/1] (1.91ns)   --->   "%sub_ln701_132 = sub i8 0, %input_33_0_0_V_lo" [./layer.h:129]   --->   Operation 2332 'sub' 'sub_ln701_132' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_131)   --->   "%xor_ln128_132 = xor i1 %icmp_ln128_132, true" [./layer.h:128]   --->   Operation 2333 'xor' 'xor_ln128_132' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_131)   --->   "%and_ln129_132 = and i1 %icmp_ln129_132, %xor_ln128_132" [./layer.h:129]   --->   Operation 2334 'and' 'and_ln129_132' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_131)   --->   "%select_ln128_132 = select i1 %icmp_ln128_132, i8 %input_33_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2335 'select' 'select_ln128_132' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_131)   --->   "%select_ln129_132 = select i1 %and_ln129_132, i8 %sub_ln701_132, i8 %select_ln128_132" [./layer.h:129]   --->   Operation 2336 'select' 'select_ln129_132' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2337 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_131 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_132, i16 0)" [./layer.h:130]   --->   Operation 2337 'bitconcatenate' 'shl_ln703_131' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_156)   --->   "%sext_ln703_132 = sext i24 %shl_ln703_131 to i25" [./layer.h:130]   --->   Operation 2338 'sext' 'sext_ln703_132' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2339 [1/1] (0.00ns)   --->   "%trunc_ln126_99 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_33_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2339 'partselect' 'trunc_ln126_99' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2340 [1/1] (0.95ns)   --->   "%icmp_ln128_133 = icmp eq i2 %trunc_ln126_99, 1" [./layer.h:128]   --->   Operation 2340 'icmp' 'icmp_ln128_133' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2341 [1/1] (0.95ns)   --->   "%icmp_ln129_133 = icmp eq i2 %trunc_ln126_99, -2" [./layer.h:129]   --->   Operation 2341 'icmp' 'icmp_ln129_133' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2342 [1/1] (1.91ns)   --->   "%sub_ln701_133 = sub i8 0, %input_33_1_0_V_lo" [./layer.h:129]   --->   Operation 2342 'sub' 'sub_ln701_133' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_157)   --->   "%xor_ln128_133 = xor i1 %icmp_ln128_133, true" [./layer.h:128]   --->   Operation 2343 'xor' 'xor_ln128_133' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_157)   --->   "%and_ln129_133 = and i1 %icmp_ln129_133, %xor_ln128_133" [./layer.h:129]   --->   Operation 2344 'and' 'and_ln129_133' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_157)   --->   "%select_ln128_133 = select i1 %icmp_ln128_133, i8 %input_33_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2345 'select' 'select_ln128_133' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_157)   --->   "%select_ln129_133 = select i1 %and_ln129_133, i8 %sub_ln701_133, i8 %select_ln128_133" [./layer.h:129]   --->   Operation 2346 'select' 'select_ln129_133' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_157)   --->   "%shl_ln703_132 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_133, i16 0)" [./layer.h:130]   --->   Operation 2347 'bitconcatenate' 'shl_ln703_132' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_157)   --->   "%sext_ln703_133 = sext i24 %shl_ln703_132 to i25" [./layer.h:130]   --->   Operation 2348 'sext' 'sext_ln703_133' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2349 [1/1] (0.00ns)   --->   "%trunc_ln126_100 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_33_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2349 'partselect' 'trunc_ln126_100' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2350 [1/1] (0.95ns)   --->   "%icmp_ln128_134 = icmp eq i2 %trunc_ln126_100, 1" [./layer.h:128]   --->   Operation 2350 'icmp' 'icmp_ln128_134' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2351 [1/1] (0.95ns)   --->   "%icmp_ln129_134 = icmp eq i2 %trunc_ln126_100, -2" [./layer.h:129]   --->   Operation 2351 'icmp' 'icmp_ln129_134' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2352 [1/1] (1.91ns)   --->   "%sub_ln701_134 = sub i8 0, %input_33_2_0_V_lo" [./layer.h:129]   --->   Operation 2352 'sub' 'sub_ln701_134' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_133)   --->   "%xor_ln128_134 = xor i1 %icmp_ln128_134, true" [./layer.h:128]   --->   Operation 2353 'xor' 'xor_ln128_134' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_133)   --->   "%and_ln129_134 = and i1 %icmp_ln129_134, %xor_ln128_134" [./layer.h:129]   --->   Operation 2354 'and' 'and_ln129_134' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_133)   --->   "%select_ln128_134 = select i1 %icmp_ln128_134, i8 %input_33_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2355 'select' 'select_ln128_134' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_133)   --->   "%select_ln129_134 = select i1 %and_ln129_134, i8 %sub_ln701_134, i8 %select_ln128_134" [./layer.h:129]   --->   Operation 2356 'select' 'select_ln129_134' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2357 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_133 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_134, i16 0)" [./layer.h:130]   --->   Operation 2357 'bitconcatenate' 'shl_ln703_133' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_157)   --->   "%sext_ln703_134 = sext i24 %shl_ln703_133 to i25" [./layer.h:130]   --->   Operation 2358 'sext' 'sext_ln703_134' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2359 [1/1] (0.00ns)   --->   "%trunc_ln128_32 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_33_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2359 'partselect' 'trunc_ln128_32' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2360 [1/1] (0.95ns)   --->   "%icmp_ln128_135 = icmp eq i2 %trunc_ln128_32, 1" [./layer.h:128]   --->   Operation 2360 'icmp' 'icmp_ln128_135' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2361 [1/1] (0.95ns)   --->   "%icmp_ln129_135 = icmp eq i2 %trunc_ln128_32, -2" [./layer.h:129]   --->   Operation 2361 'icmp' 'icmp_ln129_135' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2362 [1/1] (1.91ns)   --->   "%sub_ln701_135 = sub i8 0, %input_33_3_0_V_lo" [./layer.h:129]   --->   Operation 2362 'sub' 'sub_ln701_135' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_160)   --->   "%xor_ln128_135 = xor i1 %icmp_ln128_135, true" [./layer.h:128]   --->   Operation 2363 'xor' 'xor_ln128_135' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_160)   --->   "%and_ln129_135 = and i1 %icmp_ln129_135, %xor_ln128_135" [./layer.h:129]   --->   Operation 2364 'and' 'and_ln129_135' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_160)   --->   "%select_ln128_135 = select i1 %icmp_ln128_135, i8 %input_33_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2365 'select' 'select_ln128_135' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_160)   --->   "%select_ln129_135 = select i1 %and_ln129_135, i8 %sub_ln701_135, i8 %select_ln128_135" [./layer.h:129]   --->   Operation 2366 'select' 'select_ln129_135' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_160)   --->   "%shl_ln703_134 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_135, i16 0)" [./layer.h:130]   --->   Operation 2367 'bitconcatenate' 'shl_ln703_134' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_160)   --->   "%sext_ln703_135 = sext i24 %shl_ln703_134 to i25" [./layer.h:130]   --->   Operation 2368 'sext' 'sext_ln703_135' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2369 [1/2] (3.25ns)   --->   "%packed_weights_34_l = load i8* %packed_weights_34_a, align 1" [./layer.h:124]   --->   Operation 2369 'load' 'packed_weights_34_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2370 [1/1] (0.00ns)   --->   "%trunc_ln126_101 = trunc i8 %packed_weights_34_l to i2" [./layer.h:126]   --->   Operation 2370 'trunc' 'trunc_ln126_101' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2371 [1/1] (0.95ns)   --->   "%icmp_ln128_136 = icmp eq i2 %trunc_ln126_101, 1" [./layer.h:128]   --->   Operation 2371 'icmp' 'icmp_ln128_136' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2372 [1/1] (0.95ns)   --->   "%icmp_ln129_136 = icmp eq i2 %trunc_ln126_101, -2" [./layer.h:129]   --->   Operation 2372 'icmp' 'icmp_ln129_136' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2373 [1/1] (1.91ns)   --->   "%sub_ln701_136 = sub i8 0, %input_34_0_0_V_lo" [./layer.h:129]   --->   Operation 2373 'sub' 'sub_ln701_136' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_135)   --->   "%xor_ln128_136 = xor i1 %icmp_ln128_136, true" [./layer.h:128]   --->   Operation 2374 'xor' 'xor_ln128_136' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_135)   --->   "%and_ln129_136 = and i1 %icmp_ln129_136, %xor_ln128_136" [./layer.h:129]   --->   Operation 2375 'and' 'and_ln129_136' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_135)   --->   "%select_ln128_136 = select i1 %icmp_ln128_136, i8 %input_34_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2376 'select' 'select_ln128_136' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_135)   --->   "%select_ln129_136 = select i1 %and_ln129_136, i8 %sub_ln701_136, i8 %select_ln128_136" [./layer.h:129]   --->   Operation 2377 'select' 'select_ln129_136' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2378 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_135 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_136, i16 0)" [./layer.h:130]   --->   Operation 2378 'bitconcatenate' 'shl_ln703_135' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_160)   --->   "%sext_ln703_136 = sext i24 %shl_ln703_135 to i25" [./layer.h:130]   --->   Operation 2379 'sext' 'sext_ln703_136' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2380 [1/1] (0.00ns)   --->   "%trunc_ln126_102 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_34_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2380 'partselect' 'trunc_ln126_102' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2381 [1/1] (0.95ns)   --->   "%icmp_ln128_137 = icmp eq i2 %trunc_ln126_102, 1" [./layer.h:128]   --->   Operation 2381 'icmp' 'icmp_ln128_137' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2382 [1/1] (0.95ns)   --->   "%icmp_ln129_137 = icmp eq i2 %trunc_ln126_102, -2" [./layer.h:129]   --->   Operation 2382 'icmp' 'icmp_ln129_137' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2383 [1/1] (1.91ns)   --->   "%sub_ln701_137 = sub i8 0, %input_34_1_0_V_lo" [./layer.h:129]   --->   Operation 2383 'sub' 'sub_ln701_137' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_161)   --->   "%xor_ln128_137 = xor i1 %icmp_ln128_137, true" [./layer.h:128]   --->   Operation 2384 'xor' 'xor_ln128_137' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_161)   --->   "%and_ln129_137 = and i1 %icmp_ln129_137, %xor_ln128_137" [./layer.h:129]   --->   Operation 2385 'and' 'and_ln129_137' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_161)   --->   "%select_ln128_137 = select i1 %icmp_ln128_137, i8 %input_34_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2386 'select' 'select_ln128_137' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_161)   --->   "%select_ln129_137 = select i1 %and_ln129_137, i8 %sub_ln701_137, i8 %select_ln128_137" [./layer.h:129]   --->   Operation 2387 'select' 'select_ln129_137' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_161)   --->   "%shl_ln703_136 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_137, i16 0)" [./layer.h:130]   --->   Operation 2388 'bitconcatenate' 'shl_ln703_136' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_161)   --->   "%sext_ln703_137 = sext i24 %shl_ln703_136 to i25" [./layer.h:130]   --->   Operation 2389 'sext' 'sext_ln703_137' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2390 [1/1] (0.00ns)   --->   "%trunc_ln126_103 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_34_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2390 'partselect' 'trunc_ln126_103' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2391 [1/1] (0.95ns)   --->   "%icmp_ln128_138 = icmp eq i2 %trunc_ln126_103, 1" [./layer.h:128]   --->   Operation 2391 'icmp' 'icmp_ln128_138' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2392 [1/1] (0.95ns)   --->   "%icmp_ln129_138 = icmp eq i2 %trunc_ln126_103, -2" [./layer.h:129]   --->   Operation 2392 'icmp' 'icmp_ln129_138' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2393 [1/1] (1.91ns)   --->   "%sub_ln701_138 = sub i8 0, %input_34_2_0_V_lo" [./layer.h:129]   --->   Operation 2393 'sub' 'sub_ln701_138' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_137)   --->   "%xor_ln128_138 = xor i1 %icmp_ln128_138, true" [./layer.h:128]   --->   Operation 2394 'xor' 'xor_ln128_138' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_137)   --->   "%and_ln129_138 = and i1 %icmp_ln129_138, %xor_ln128_138" [./layer.h:129]   --->   Operation 2395 'and' 'and_ln129_138' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_137)   --->   "%select_ln128_138 = select i1 %icmp_ln128_138, i8 %input_34_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2396 'select' 'select_ln128_138' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_137)   --->   "%select_ln129_138 = select i1 %and_ln129_138, i8 %sub_ln701_138, i8 %select_ln128_138" [./layer.h:129]   --->   Operation 2397 'select' 'select_ln129_138' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2398 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_137 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_138, i16 0)" [./layer.h:130]   --->   Operation 2398 'bitconcatenate' 'shl_ln703_137' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_161)   --->   "%sext_ln703_138 = sext i24 %shl_ln703_137 to i25" [./layer.h:130]   --->   Operation 2399 'sext' 'sext_ln703_138' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2400 [1/1] (0.00ns)   --->   "%trunc_ln128_33 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_34_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2400 'partselect' 'trunc_ln128_33' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2401 [1/1] (0.95ns)   --->   "%icmp_ln128_139 = icmp eq i2 %trunc_ln128_33, 1" [./layer.h:128]   --->   Operation 2401 'icmp' 'icmp_ln128_139' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2402 [1/1] (0.95ns)   --->   "%icmp_ln129_139 = icmp eq i2 %trunc_ln128_33, -2" [./layer.h:129]   --->   Operation 2402 'icmp' 'icmp_ln129_139' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2403 [1/1] (1.91ns)   --->   "%sub_ln701_139 = sub i8 0, %input_34_3_0_V_lo" [./layer.h:129]   --->   Operation 2403 'sub' 'sub_ln701_139' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_163)   --->   "%xor_ln128_139 = xor i1 %icmp_ln128_139, true" [./layer.h:128]   --->   Operation 2404 'xor' 'xor_ln128_139' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_163)   --->   "%and_ln129_139 = and i1 %icmp_ln129_139, %xor_ln128_139" [./layer.h:129]   --->   Operation 2405 'and' 'and_ln129_139' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_163)   --->   "%select_ln128_139 = select i1 %icmp_ln128_139, i8 %input_34_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2406 'select' 'select_ln128_139' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_163)   --->   "%select_ln129_139 = select i1 %and_ln129_139, i8 %sub_ln701_139, i8 %select_ln128_139" [./layer.h:129]   --->   Operation 2407 'select' 'select_ln129_139' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_163)   --->   "%shl_ln703_138 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_139, i16 0)" [./layer.h:130]   --->   Operation 2408 'bitconcatenate' 'shl_ln703_138' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_163)   --->   "%sext_ln703_139 = sext i24 %shl_ln703_138 to i25" [./layer.h:130]   --->   Operation 2409 'sext' 'sext_ln703_139' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2410 [1/2] (3.25ns)   --->   "%packed_weights_35_l = load i8* %packed_weights_35_a, align 1" [./layer.h:124]   --->   Operation 2410 'load' 'packed_weights_35_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2411 [1/1] (0.00ns)   --->   "%trunc_ln126_104 = trunc i8 %packed_weights_35_l to i2" [./layer.h:126]   --->   Operation 2411 'trunc' 'trunc_ln126_104' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2412 [1/1] (0.95ns)   --->   "%icmp_ln128_140 = icmp eq i2 %trunc_ln126_104, 1" [./layer.h:128]   --->   Operation 2412 'icmp' 'icmp_ln128_140' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2413 [1/1] (0.95ns)   --->   "%icmp_ln129_140 = icmp eq i2 %trunc_ln126_104, -2" [./layer.h:129]   --->   Operation 2413 'icmp' 'icmp_ln129_140' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2414 [1/1] (1.91ns)   --->   "%sub_ln701_140 = sub i8 0, %input_35_0_0_V_lo" [./layer.h:129]   --->   Operation 2414 'sub' 'sub_ln701_140' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_139)   --->   "%xor_ln128_140 = xor i1 %icmp_ln128_140, true" [./layer.h:128]   --->   Operation 2415 'xor' 'xor_ln128_140' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_139)   --->   "%and_ln129_140 = and i1 %icmp_ln129_140, %xor_ln128_140" [./layer.h:129]   --->   Operation 2416 'and' 'and_ln129_140' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_139)   --->   "%select_ln128_140 = select i1 %icmp_ln128_140, i8 %input_35_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2417 'select' 'select_ln128_140' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_139)   --->   "%select_ln129_140 = select i1 %and_ln129_140, i8 %sub_ln701_140, i8 %select_ln128_140" [./layer.h:129]   --->   Operation 2418 'select' 'select_ln129_140' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2419 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_139 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_140, i16 0)" [./layer.h:130]   --->   Operation 2419 'bitconcatenate' 'shl_ln703_139' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_163)   --->   "%sext_ln703_140 = sext i24 %shl_ln703_139 to i25" [./layer.h:130]   --->   Operation 2420 'sext' 'sext_ln703_140' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2421 [1/1] (0.00ns)   --->   "%trunc_ln126_105 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_35_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2421 'partselect' 'trunc_ln126_105' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2422 [1/1] (0.95ns)   --->   "%icmp_ln128_141 = icmp eq i2 %trunc_ln126_105, 1" [./layer.h:128]   --->   Operation 2422 'icmp' 'icmp_ln128_141' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2423 [1/1] (0.95ns)   --->   "%icmp_ln129_141 = icmp eq i2 %trunc_ln126_105, -2" [./layer.h:129]   --->   Operation 2423 'icmp' 'icmp_ln129_141' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2424 [1/1] (1.91ns)   --->   "%sub_ln701_141 = sub i8 0, %input_35_1_0_V_lo" [./layer.h:129]   --->   Operation 2424 'sub' 'sub_ln701_141' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_164)   --->   "%xor_ln128_141 = xor i1 %icmp_ln128_141, true" [./layer.h:128]   --->   Operation 2425 'xor' 'xor_ln128_141' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_164)   --->   "%and_ln129_141 = and i1 %icmp_ln129_141, %xor_ln128_141" [./layer.h:129]   --->   Operation 2426 'and' 'and_ln129_141' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_164)   --->   "%select_ln128_141 = select i1 %icmp_ln128_141, i8 %input_35_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2427 'select' 'select_ln128_141' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_164)   --->   "%select_ln129_141 = select i1 %and_ln129_141, i8 %sub_ln701_141, i8 %select_ln128_141" [./layer.h:129]   --->   Operation 2428 'select' 'select_ln129_141' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_164)   --->   "%shl_ln703_140 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_141, i16 0)" [./layer.h:130]   --->   Operation 2429 'bitconcatenate' 'shl_ln703_140' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_164)   --->   "%sext_ln703_141 = sext i24 %shl_ln703_140 to i25" [./layer.h:130]   --->   Operation 2430 'sext' 'sext_ln703_141' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2431 [1/1] (0.00ns)   --->   "%trunc_ln126_106 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_35_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2431 'partselect' 'trunc_ln126_106' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2432 [1/1] (0.95ns)   --->   "%icmp_ln128_142 = icmp eq i2 %trunc_ln126_106, 1" [./layer.h:128]   --->   Operation 2432 'icmp' 'icmp_ln128_142' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2433 [1/1] (0.95ns)   --->   "%icmp_ln129_142 = icmp eq i2 %trunc_ln126_106, -2" [./layer.h:129]   --->   Operation 2433 'icmp' 'icmp_ln129_142' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2434 [1/1] (1.91ns)   --->   "%sub_ln701_142 = sub i8 0, %input_35_2_0_V_lo" [./layer.h:129]   --->   Operation 2434 'sub' 'sub_ln701_142' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_141)   --->   "%xor_ln128_142 = xor i1 %icmp_ln128_142, true" [./layer.h:128]   --->   Operation 2435 'xor' 'xor_ln128_142' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_141)   --->   "%and_ln129_142 = and i1 %icmp_ln129_142, %xor_ln128_142" [./layer.h:129]   --->   Operation 2436 'and' 'and_ln129_142' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_141)   --->   "%select_ln128_142 = select i1 %icmp_ln128_142, i8 %input_35_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2437 'select' 'select_ln128_142' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_141)   --->   "%select_ln129_142 = select i1 %and_ln129_142, i8 %sub_ln701_142, i8 %select_ln128_142" [./layer.h:129]   --->   Operation 2438 'select' 'select_ln129_142' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2439 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_141 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_142, i16 0)" [./layer.h:130]   --->   Operation 2439 'bitconcatenate' 'shl_ln703_141' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_164)   --->   "%sext_ln703_142 = sext i24 %shl_ln703_141 to i25" [./layer.h:130]   --->   Operation 2440 'sext' 'sext_ln703_142' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2441 [1/1] (0.00ns)   --->   "%trunc_ln128_34 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_35_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2441 'partselect' 'trunc_ln128_34' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2442 [1/1] (0.95ns)   --->   "%icmp_ln128_143 = icmp eq i2 %trunc_ln128_34, 1" [./layer.h:128]   --->   Operation 2442 'icmp' 'icmp_ln128_143' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2443 [1/1] (0.95ns)   --->   "%icmp_ln129_143 = icmp eq i2 %trunc_ln128_34, -2" [./layer.h:129]   --->   Operation 2443 'icmp' 'icmp_ln129_143' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2444 [1/1] (1.91ns)   --->   "%sub_ln701_143 = sub i8 0, %input_35_3_0_V_lo" [./layer.h:129]   --->   Operation 2444 'sub' 'sub_ln701_143' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_168)   --->   "%xor_ln128_143 = xor i1 %icmp_ln128_143, true" [./layer.h:128]   --->   Operation 2445 'xor' 'xor_ln128_143' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_168)   --->   "%and_ln129_143 = and i1 %icmp_ln129_143, %xor_ln128_143" [./layer.h:129]   --->   Operation 2446 'and' 'and_ln129_143' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_168)   --->   "%select_ln128_143 = select i1 %icmp_ln128_143, i8 %input_35_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2447 'select' 'select_ln128_143' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_168)   --->   "%select_ln129_143 = select i1 %and_ln129_143, i8 %sub_ln701_143, i8 %select_ln128_143" [./layer.h:129]   --->   Operation 2448 'select' 'select_ln129_143' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_168)   --->   "%shl_ln703_142 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_143, i16 0)" [./layer.h:130]   --->   Operation 2449 'bitconcatenate' 'shl_ln703_142' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_168)   --->   "%sext_ln703_143 = sext i24 %shl_ln703_142 to i25" [./layer.h:130]   --->   Operation 2450 'sext' 'sext_ln703_143' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2451 [1/2] (3.25ns)   --->   "%packed_weights_36_l = load i8* %packed_weights_36_a, align 1" [./layer.h:124]   --->   Operation 2451 'load' 'packed_weights_36_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2452 [1/1] (0.00ns)   --->   "%trunc_ln126_107 = trunc i8 %packed_weights_36_l to i2" [./layer.h:126]   --->   Operation 2452 'trunc' 'trunc_ln126_107' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2453 [1/1] (0.95ns)   --->   "%icmp_ln128_144 = icmp eq i2 %trunc_ln126_107, 1" [./layer.h:128]   --->   Operation 2453 'icmp' 'icmp_ln128_144' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2454 [1/1] (0.95ns)   --->   "%icmp_ln129_144 = icmp eq i2 %trunc_ln126_107, -2" [./layer.h:129]   --->   Operation 2454 'icmp' 'icmp_ln129_144' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2455 [1/1] (1.91ns)   --->   "%sub_ln701_144 = sub i8 0, %input_36_0_0_V_lo" [./layer.h:129]   --->   Operation 2455 'sub' 'sub_ln701_144' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_143)   --->   "%xor_ln128_144 = xor i1 %icmp_ln128_144, true" [./layer.h:128]   --->   Operation 2456 'xor' 'xor_ln128_144' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_143)   --->   "%and_ln129_144 = and i1 %icmp_ln129_144, %xor_ln128_144" [./layer.h:129]   --->   Operation 2457 'and' 'and_ln129_144' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_143)   --->   "%select_ln128_144 = select i1 %icmp_ln128_144, i8 %input_36_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2458 'select' 'select_ln128_144' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_143)   --->   "%select_ln129_144 = select i1 %and_ln129_144, i8 %sub_ln701_144, i8 %select_ln128_144" [./layer.h:129]   --->   Operation 2459 'select' 'select_ln129_144' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2460 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_143 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_144, i16 0)" [./layer.h:130]   --->   Operation 2460 'bitconcatenate' 'shl_ln703_143' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_168)   --->   "%sext_ln703_144 = sext i24 %shl_ln703_143 to i25" [./layer.h:130]   --->   Operation 2461 'sext' 'sext_ln703_144' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2462 [1/1] (0.00ns)   --->   "%trunc_ln126_108 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_36_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2462 'partselect' 'trunc_ln126_108' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2463 [1/1] (0.95ns)   --->   "%icmp_ln128_145 = icmp eq i2 %trunc_ln126_108, 1" [./layer.h:128]   --->   Operation 2463 'icmp' 'icmp_ln128_145' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2464 [1/1] (0.95ns)   --->   "%icmp_ln129_145 = icmp eq i2 %trunc_ln126_108, -2" [./layer.h:129]   --->   Operation 2464 'icmp' 'icmp_ln129_145' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2465 [1/1] (1.91ns)   --->   "%sub_ln701_145 = sub i8 0, %input_36_1_0_V_lo" [./layer.h:129]   --->   Operation 2465 'sub' 'sub_ln701_145' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_169)   --->   "%xor_ln128_145 = xor i1 %icmp_ln128_145, true" [./layer.h:128]   --->   Operation 2466 'xor' 'xor_ln128_145' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_169)   --->   "%and_ln129_145 = and i1 %icmp_ln129_145, %xor_ln128_145" [./layer.h:129]   --->   Operation 2467 'and' 'and_ln129_145' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_169)   --->   "%select_ln128_145 = select i1 %icmp_ln128_145, i8 %input_36_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2468 'select' 'select_ln128_145' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_169)   --->   "%select_ln129_145 = select i1 %and_ln129_145, i8 %sub_ln701_145, i8 %select_ln128_145" [./layer.h:129]   --->   Operation 2469 'select' 'select_ln129_145' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_169)   --->   "%shl_ln703_144 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_145, i16 0)" [./layer.h:130]   --->   Operation 2470 'bitconcatenate' 'shl_ln703_144' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_169)   --->   "%sext_ln703_145 = sext i24 %shl_ln703_144 to i25" [./layer.h:130]   --->   Operation 2471 'sext' 'sext_ln703_145' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2472 [1/1] (0.00ns)   --->   "%trunc_ln126_109 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_36_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2472 'partselect' 'trunc_ln126_109' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2473 [1/1] (0.95ns)   --->   "%icmp_ln128_146 = icmp eq i2 %trunc_ln126_109, 1" [./layer.h:128]   --->   Operation 2473 'icmp' 'icmp_ln128_146' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2474 [1/1] (0.95ns)   --->   "%icmp_ln129_146 = icmp eq i2 %trunc_ln126_109, -2" [./layer.h:129]   --->   Operation 2474 'icmp' 'icmp_ln129_146' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2475 [1/1] (1.91ns)   --->   "%sub_ln701_146 = sub i8 0, %input_36_2_0_V_lo" [./layer.h:129]   --->   Operation 2475 'sub' 'sub_ln701_146' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_145)   --->   "%xor_ln128_146 = xor i1 %icmp_ln128_146, true" [./layer.h:128]   --->   Operation 2476 'xor' 'xor_ln128_146' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_145)   --->   "%and_ln129_146 = and i1 %icmp_ln129_146, %xor_ln128_146" [./layer.h:129]   --->   Operation 2477 'and' 'and_ln129_146' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_145)   --->   "%select_ln128_146 = select i1 %icmp_ln128_146, i8 %input_36_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2478 'select' 'select_ln128_146' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_145)   --->   "%select_ln129_146 = select i1 %and_ln129_146, i8 %sub_ln701_146, i8 %select_ln128_146" [./layer.h:129]   --->   Operation 2479 'select' 'select_ln129_146' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2480 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_145 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_146, i16 0)" [./layer.h:130]   --->   Operation 2480 'bitconcatenate' 'shl_ln703_145' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_169)   --->   "%sext_ln703_146 = sext i24 %shl_ln703_145 to i25" [./layer.h:130]   --->   Operation 2481 'sext' 'sext_ln703_146' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2482 [1/1] (0.00ns)   --->   "%trunc_ln128_35 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_36_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2482 'partselect' 'trunc_ln128_35' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2483 [1/1] (0.95ns)   --->   "%icmp_ln128_147 = icmp eq i2 %trunc_ln128_35, 1" [./layer.h:128]   --->   Operation 2483 'icmp' 'icmp_ln128_147' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2484 [1/1] (0.95ns)   --->   "%icmp_ln129_147 = icmp eq i2 %trunc_ln128_35, -2" [./layer.h:129]   --->   Operation 2484 'icmp' 'icmp_ln129_147' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2485 [1/1] (1.91ns)   --->   "%sub_ln701_147 = sub i8 0, %input_36_3_0_V_lo" [./layer.h:129]   --->   Operation 2485 'sub' 'sub_ln701_147' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_171)   --->   "%xor_ln128_147 = xor i1 %icmp_ln128_147, true" [./layer.h:128]   --->   Operation 2486 'xor' 'xor_ln128_147' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_171)   --->   "%and_ln129_147 = and i1 %icmp_ln129_147, %xor_ln128_147" [./layer.h:129]   --->   Operation 2487 'and' 'and_ln129_147' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_171)   --->   "%select_ln128_147 = select i1 %icmp_ln128_147, i8 %input_36_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2488 'select' 'select_ln128_147' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_171)   --->   "%select_ln129_147 = select i1 %and_ln129_147, i8 %sub_ln701_147, i8 %select_ln128_147" [./layer.h:129]   --->   Operation 2489 'select' 'select_ln129_147' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_171)   --->   "%shl_ln703_146 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_147, i16 0)" [./layer.h:130]   --->   Operation 2490 'bitconcatenate' 'shl_ln703_146' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_171)   --->   "%sext_ln703_147 = sext i24 %shl_ln703_146 to i25" [./layer.h:130]   --->   Operation 2491 'sext' 'sext_ln703_147' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2492 [1/2] (3.25ns)   --->   "%packed_weights_37_l = load i8* %packed_weights_37_a, align 1" [./layer.h:124]   --->   Operation 2492 'load' 'packed_weights_37_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2493 [1/1] (0.00ns)   --->   "%trunc_ln126_110 = trunc i8 %packed_weights_37_l to i2" [./layer.h:126]   --->   Operation 2493 'trunc' 'trunc_ln126_110' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2494 [1/1] (0.95ns)   --->   "%icmp_ln128_148 = icmp eq i2 %trunc_ln126_110, 1" [./layer.h:128]   --->   Operation 2494 'icmp' 'icmp_ln128_148' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2495 [1/1] (0.95ns)   --->   "%icmp_ln129_148 = icmp eq i2 %trunc_ln126_110, -2" [./layer.h:129]   --->   Operation 2495 'icmp' 'icmp_ln129_148' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2496 [1/1] (1.91ns)   --->   "%sub_ln701_148 = sub i8 0, %input_37_0_0_V_lo" [./layer.h:129]   --->   Operation 2496 'sub' 'sub_ln701_148' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_147)   --->   "%xor_ln128_148 = xor i1 %icmp_ln128_148, true" [./layer.h:128]   --->   Operation 2497 'xor' 'xor_ln128_148' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_147)   --->   "%and_ln129_148 = and i1 %icmp_ln129_148, %xor_ln128_148" [./layer.h:129]   --->   Operation 2498 'and' 'and_ln129_148' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_147)   --->   "%select_ln128_148 = select i1 %icmp_ln128_148, i8 %input_37_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2499 'select' 'select_ln128_148' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_147)   --->   "%select_ln129_148 = select i1 %and_ln129_148, i8 %sub_ln701_148, i8 %select_ln128_148" [./layer.h:129]   --->   Operation 2500 'select' 'select_ln129_148' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2501 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_147 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_148, i16 0)" [./layer.h:130]   --->   Operation 2501 'bitconcatenate' 'shl_ln703_147' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_171)   --->   "%sext_ln703_148 = sext i24 %shl_ln703_147 to i25" [./layer.h:130]   --->   Operation 2502 'sext' 'sext_ln703_148' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2503 [1/1] (0.00ns)   --->   "%trunc_ln126_111 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_37_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2503 'partselect' 'trunc_ln126_111' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2504 [1/1] (0.95ns)   --->   "%icmp_ln128_149 = icmp eq i2 %trunc_ln126_111, 1" [./layer.h:128]   --->   Operation 2504 'icmp' 'icmp_ln128_149' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2505 [1/1] (0.95ns)   --->   "%icmp_ln129_149 = icmp eq i2 %trunc_ln126_111, -2" [./layer.h:129]   --->   Operation 2505 'icmp' 'icmp_ln129_149' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2506 [1/1] (1.91ns)   --->   "%sub_ln701_149 = sub i8 0, %input_37_1_0_V_lo" [./layer.h:129]   --->   Operation 2506 'sub' 'sub_ln701_149' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_172)   --->   "%xor_ln128_149 = xor i1 %icmp_ln128_149, true" [./layer.h:128]   --->   Operation 2507 'xor' 'xor_ln128_149' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_172)   --->   "%and_ln129_149 = and i1 %icmp_ln129_149, %xor_ln128_149" [./layer.h:129]   --->   Operation 2508 'and' 'and_ln129_149' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_172)   --->   "%select_ln128_149 = select i1 %icmp_ln128_149, i8 %input_37_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2509 'select' 'select_ln128_149' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_172)   --->   "%select_ln129_149 = select i1 %and_ln129_149, i8 %sub_ln701_149, i8 %select_ln128_149" [./layer.h:129]   --->   Operation 2510 'select' 'select_ln129_149' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_172)   --->   "%shl_ln703_148 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_149, i16 0)" [./layer.h:130]   --->   Operation 2511 'bitconcatenate' 'shl_ln703_148' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_172)   --->   "%sext_ln703_149 = sext i24 %shl_ln703_148 to i25" [./layer.h:130]   --->   Operation 2512 'sext' 'sext_ln703_149' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2513 [1/1] (0.00ns)   --->   "%trunc_ln126_112 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_37_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2513 'partselect' 'trunc_ln126_112' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2514 [1/1] (0.95ns)   --->   "%icmp_ln128_150 = icmp eq i2 %trunc_ln126_112, 1" [./layer.h:128]   --->   Operation 2514 'icmp' 'icmp_ln128_150' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2515 [1/1] (0.95ns)   --->   "%icmp_ln129_150 = icmp eq i2 %trunc_ln126_112, -2" [./layer.h:129]   --->   Operation 2515 'icmp' 'icmp_ln129_150' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2516 [1/1] (1.91ns)   --->   "%sub_ln701_150 = sub i8 0, %input_37_2_0_V_lo" [./layer.h:129]   --->   Operation 2516 'sub' 'sub_ln701_150' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_149)   --->   "%xor_ln128_150 = xor i1 %icmp_ln128_150, true" [./layer.h:128]   --->   Operation 2517 'xor' 'xor_ln128_150' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_149)   --->   "%and_ln129_150 = and i1 %icmp_ln129_150, %xor_ln128_150" [./layer.h:129]   --->   Operation 2518 'and' 'and_ln129_150' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_149)   --->   "%select_ln128_150 = select i1 %icmp_ln128_150, i8 %input_37_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2519 'select' 'select_ln128_150' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_149)   --->   "%select_ln129_150 = select i1 %and_ln129_150, i8 %sub_ln701_150, i8 %select_ln128_150" [./layer.h:129]   --->   Operation 2520 'select' 'select_ln129_150' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2521 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_149 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_150, i16 0)" [./layer.h:130]   --->   Operation 2521 'bitconcatenate' 'shl_ln703_149' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_172)   --->   "%sext_ln703_150 = sext i24 %shl_ln703_149 to i25" [./layer.h:130]   --->   Operation 2522 'sext' 'sext_ln703_150' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2523 [1/1] (0.00ns)   --->   "%trunc_ln128_36 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_37_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2523 'partselect' 'trunc_ln128_36' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2524 [1/1] (0.95ns)   --->   "%icmp_ln128_151 = icmp eq i2 %trunc_ln128_36, 1" [./layer.h:128]   --->   Operation 2524 'icmp' 'icmp_ln128_151' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2525 [1/1] (0.95ns)   --->   "%icmp_ln129_151 = icmp eq i2 %trunc_ln128_36, -2" [./layer.h:129]   --->   Operation 2525 'icmp' 'icmp_ln129_151' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2526 [1/1] (1.91ns)   --->   "%sub_ln701_151 = sub i8 0, %input_37_3_0_V_lo" [./layer.h:129]   --->   Operation 2526 'sub' 'sub_ln701_151' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_175)   --->   "%xor_ln128_151 = xor i1 %icmp_ln128_151, true" [./layer.h:128]   --->   Operation 2527 'xor' 'xor_ln128_151' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_175)   --->   "%and_ln129_151 = and i1 %icmp_ln129_151, %xor_ln128_151" [./layer.h:129]   --->   Operation 2528 'and' 'and_ln129_151' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_175)   --->   "%select_ln128_151 = select i1 %icmp_ln128_151, i8 %input_37_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2529 'select' 'select_ln128_151' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_175)   --->   "%select_ln129_151 = select i1 %and_ln129_151, i8 %sub_ln701_151, i8 %select_ln128_151" [./layer.h:129]   --->   Operation 2530 'select' 'select_ln129_151' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_175)   --->   "%shl_ln703_150 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_151, i16 0)" [./layer.h:130]   --->   Operation 2531 'bitconcatenate' 'shl_ln703_150' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_175)   --->   "%sext_ln703_151 = sext i24 %shl_ln703_150 to i25" [./layer.h:130]   --->   Operation 2532 'sext' 'sext_ln703_151' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2533 [1/2] (3.25ns)   --->   "%packed_weights_38_l = load i8* %packed_weights_38_a, align 1" [./layer.h:124]   --->   Operation 2533 'load' 'packed_weights_38_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2534 [1/1] (0.00ns)   --->   "%trunc_ln126_113 = trunc i8 %packed_weights_38_l to i2" [./layer.h:126]   --->   Operation 2534 'trunc' 'trunc_ln126_113' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2535 [1/1] (0.95ns)   --->   "%icmp_ln128_152 = icmp eq i2 %trunc_ln126_113, 1" [./layer.h:128]   --->   Operation 2535 'icmp' 'icmp_ln128_152' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2536 [1/1] (0.95ns)   --->   "%icmp_ln129_152 = icmp eq i2 %trunc_ln126_113, -2" [./layer.h:129]   --->   Operation 2536 'icmp' 'icmp_ln129_152' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2537 [1/1] (1.91ns)   --->   "%sub_ln701_152 = sub i8 0, %input_38_0_0_V_lo" [./layer.h:129]   --->   Operation 2537 'sub' 'sub_ln701_152' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_151)   --->   "%xor_ln128_152 = xor i1 %icmp_ln128_152, true" [./layer.h:128]   --->   Operation 2538 'xor' 'xor_ln128_152' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_151)   --->   "%and_ln129_152 = and i1 %icmp_ln129_152, %xor_ln128_152" [./layer.h:129]   --->   Operation 2539 'and' 'and_ln129_152' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_151)   --->   "%select_ln128_152 = select i1 %icmp_ln128_152, i8 %input_38_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2540 'select' 'select_ln128_152' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_151)   --->   "%select_ln129_152 = select i1 %and_ln129_152, i8 %sub_ln701_152, i8 %select_ln128_152" [./layer.h:129]   --->   Operation 2541 'select' 'select_ln129_152' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2542 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_151 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_152, i16 0)" [./layer.h:130]   --->   Operation 2542 'bitconcatenate' 'shl_ln703_151' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_175)   --->   "%sext_ln703_152 = sext i24 %shl_ln703_151 to i25" [./layer.h:130]   --->   Operation 2543 'sext' 'sext_ln703_152' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2544 [1/1] (0.00ns)   --->   "%trunc_ln126_114 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_38_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2544 'partselect' 'trunc_ln126_114' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2545 [1/1] (0.95ns)   --->   "%icmp_ln128_153 = icmp eq i2 %trunc_ln126_114, 1" [./layer.h:128]   --->   Operation 2545 'icmp' 'icmp_ln128_153' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2546 [1/1] (0.95ns)   --->   "%icmp_ln129_153 = icmp eq i2 %trunc_ln126_114, -2" [./layer.h:129]   --->   Operation 2546 'icmp' 'icmp_ln129_153' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2547 [1/1] (1.91ns)   --->   "%sub_ln701_153 = sub i8 0, %input_38_1_0_V_lo" [./layer.h:129]   --->   Operation 2547 'sub' 'sub_ln701_153' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_176)   --->   "%xor_ln128_153 = xor i1 %icmp_ln128_153, true" [./layer.h:128]   --->   Operation 2548 'xor' 'xor_ln128_153' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_176)   --->   "%and_ln129_153 = and i1 %icmp_ln129_153, %xor_ln128_153" [./layer.h:129]   --->   Operation 2549 'and' 'and_ln129_153' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_176)   --->   "%select_ln128_153 = select i1 %icmp_ln128_153, i8 %input_38_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2550 'select' 'select_ln128_153' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_176)   --->   "%select_ln129_153 = select i1 %and_ln129_153, i8 %sub_ln701_153, i8 %select_ln128_153" [./layer.h:129]   --->   Operation 2551 'select' 'select_ln129_153' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_176)   --->   "%shl_ln703_152 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_153, i16 0)" [./layer.h:130]   --->   Operation 2552 'bitconcatenate' 'shl_ln703_152' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_176)   --->   "%sext_ln703_153 = sext i24 %shl_ln703_152 to i25" [./layer.h:130]   --->   Operation 2553 'sext' 'sext_ln703_153' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2554 [1/1] (0.00ns)   --->   "%trunc_ln126_115 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_38_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2554 'partselect' 'trunc_ln126_115' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2555 [1/1] (0.95ns)   --->   "%icmp_ln128_154 = icmp eq i2 %trunc_ln126_115, 1" [./layer.h:128]   --->   Operation 2555 'icmp' 'icmp_ln128_154' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2556 [1/1] (0.95ns)   --->   "%icmp_ln129_154 = icmp eq i2 %trunc_ln126_115, -2" [./layer.h:129]   --->   Operation 2556 'icmp' 'icmp_ln129_154' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2557 [1/1] (1.91ns)   --->   "%sub_ln701_154 = sub i8 0, %input_38_2_0_V_lo" [./layer.h:129]   --->   Operation 2557 'sub' 'sub_ln701_154' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_153)   --->   "%xor_ln128_154 = xor i1 %icmp_ln128_154, true" [./layer.h:128]   --->   Operation 2558 'xor' 'xor_ln128_154' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_153)   --->   "%and_ln129_154 = and i1 %icmp_ln129_154, %xor_ln128_154" [./layer.h:129]   --->   Operation 2559 'and' 'and_ln129_154' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_153)   --->   "%select_ln128_154 = select i1 %icmp_ln128_154, i8 %input_38_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2560 'select' 'select_ln128_154' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_153)   --->   "%select_ln129_154 = select i1 %and_ln129_154, i8 %sub_ln701_154, i8 %select_ln128_154" [./layer.h:129]   --->   Operation 2561 'select' 'select_ln129_154' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2562 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_153 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_154, i16 0)" [./layer.h:130]   --->   Operation 2562 'bitconcatenate' 'shl_ln703_153' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_176)   --->   "%sext_ln703_154 = sext i24 %shl_ln703_153 to i25" [./layer.h:130]   --->   Operation 2563 'sext' 'sext_ln703_154' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2564 [1/1] (0.00ns)   --->   "%trunc_ln128_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_38_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2564 'partselect' 'trunc_ln128_37' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2565 [1/1] (0.95ns)   --->   "%icmp_ln128_155 = icmp eq i2 %trunc_ln128_37, 1" [./layer.h:128]   --->   Operation 2565 'icmp' 'icmp_ln128_155' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2566 [1/1] (0.95ns)   --->   "%icmp_ln129_155 = icmp eq i2 %trunc_ln128_37, -2" [./layer.h:129]   --->   Operation 2566 'icmp' 'icmp_ln129_155' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2567 [1/1] (1.91ns)   --->   "%sub_ln701_155 = sub i8 0, %input_38_3_0_V_lo" [./layer.h:129]   --->   Operation 2567 'sub' 'sub_ln701_155' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_178)   --->   "%xor_ln128_155 = xor i1 %icmp_ln128_155, true" [./layer.h:128]   --->   Operation 2568 'xor' 'xor_ln128_155' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_178)   --->   "%and_ln129_155 = and i1 %icmp_ln129_155, %xor_ln128_155" [./layer.h:129]   --->   Operation 2569 'and' 'and_ln129_155' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_178)   --->   "%select_ln128_155 = select i1 %icmp_ln128_155, i8 %input_38_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2570 'select' 'select_ln128_155' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_178)   --->   "%select_ln129_155 = select i1 %and_ln129_155, i8 %sub_ln701_155, i8 %select_ln128_155" [./layer.h:129]   --->   Operation 2571 'select' 'select_ln129_155' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_178)   --->   "%shl_ln703_154 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_155, i16 0)" [./layer.h:130]   --->   Operation 2572 'bitconcatenate' 'shl_ln703_154' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_178)   --->   "%sext_ln703_155 = sext i24 %shl_ln703_154 to i25" [./layer.h:130]   --->   Operation 2573 'sext' 'sext_ln703_155' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2574 [1/2] (3.25ns)   --->   "%packed_weights_39_l = load i8* %packed_weights_39_a, align 1" [./layer.h:124]   --->   Operation 2574 'load' 'packed_weights_39_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2575 [1/1] (0.00ns)   --->   "%trunc_ln126_116 = trunc i8 %packed_weights_39_l to i2" [./layer.h:126]   --->   Operation 2575 'trunc' 'trunc_ln126_116' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2576 [1/1] (0.95ns)   --->   "%icmp_ln128_156 = icmp eq i2 %trunc_ln126_116, 1" [./layer.h:128]   --->   Operation 2576 'icmp' 'icmp_ln128_156' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2577 [1/1] (0.95ns)   --->   "%icmp_ln129_156 = icmp eq i2 %trunc_ln126_116, -2" [./layer.h:129]   --->   Operation 2577 'icmp' 'icmp_ln129_156' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2578 [1/1] (1.91ns)   --->   "%sub_ln701_156 = sub i8 0, %input_39_0_0_V_lo" [./layer.h:129]   --->   Operation 2578 'sub' 'sub_ln701_156' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_155)   --->   "%xor_ln128_156 = xor i1 %icmp_ln128_156, true" [./layer.h:128]   --->   Operation 2579 'xor' 'xor_ln128_156' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_155)   --->   "%and_ln129_156 = and i1 %icmp_ln129_156, %xor_ln128_156" [./layer.h:129]   --->   Operation 2580 'and' 'and_ln129_156' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_155)   --->   "%select_ln128_156 = select i1 %icmp_ln128_156, i8 %input_39_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2581 'select' 'select_ln128_156' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_155)   --->   "%select_ln129_156 = select i1 %and_ln129_156, i8 %sub_ln701_156, i8 %select_ln128_156" [./layer.h:129]   --->   Operation 2582 'select' 'select_ln129_156' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2583 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_155 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_156, i16 0)" [./layer.h:130]   --->   Operation 2583 'bitconcatenate' 'shl_ln703_155' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_178)   --->   "%sext_ln703_156 = sext i24 %shl_ln703_155 to i25" [./layer.h:130]   --->   Operation 2584 'sext' 'sext_ln703_156' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2585 [1/1] (0.00ns)   --->   "%trunc_ln126_117 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_39_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2585 'partselect' 'trunc_ln126_117' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2586 [1/1] (0.95ns)   --->   "%icmp_ln128_157 = icmp eq i2 %trunc_ln126_117, 1" [./layer.h:128]   --->   Operation 2586 'icmp' 'icmp_ln128_157' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2587 [1/1] (0.95ns)   --->   "%icmp_ln129_157 = icmp eq i2 %trunc_ln126_117, -2" [./layer.h:129]   --->   Operation 2587 'icmp' 'icmp_ln129_157' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2588 [1/1] (1.91ns)   --->   "%sub_ln701_157 = sub i8 0, %input_39_1_0_V_lo" [./layer.h:129]   --->   Operation 2588 'sub' 'sub_ln701_157' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_179)   --->   "%xor_ln128_157 = xor i1 %icmp_ln128_157, true" [./layer.h:128]   --->   Operation 2589 'xor' 'xor_ln128_157' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_179)   --->   "%and_ln129_157 = and i1 %icmp_ln129_157, %xor_ln128_157" [./layer.h:129]   --->   Operation 2590 'and' 'and_ln129_157' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_179)   --->   "%select_ln128_157 = select i1 %icmp_ln128_157, i8 %input_39_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2591 'select' 'select_ln128_157' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_179)   --->   "%select_ln129_157 = select i1 %and_ln129_157, i8 %sub_ln701_157, i8 %select_ln128_157" [./layer.h:129]   --->   Operation 2592 'select' 'select_ln129_157' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_179)   --->   "%shl_ln703_156 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_157, i16 0)" [./layer.h:130]   --->   Operation 2593 'bitconcatenate' 'shl_ln703_156' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_179)   --->   "%sext_ln703_157 = sext i24 %shl_ln703_156 to i25" [./layer.h:130]   --->   Operation 2594 'sext' 'sext_ln703_157' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2595 [1/1] (0.00ns)   --->   "%trunc_ln126_118 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_39_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2595 'partselect' 'trunc_ln126_118' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2596 [1/1] (0.95ns)   --->   "%icmp_ln128_158 = icmp eq i2 %trunc_ln126_118, 1" [./layer.h:128]   --->   Operation 2596 'icmp' 'icmp_ln128_158' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2597 [1/1] (0.95ns)   --->   "%icmp_ln129_158 = icmp eq i2 %trunc_ln126_118, -2" [./layer.h:129]   --->   Operation 2597 'icmp' 'icmp_ln129_158' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2598 [1/1] (1.91ns)   --->   "%sub_ln701_158 = sub i8 0, %input_39_2_0_V_lo" [./layer.h:129]   --->   Operation 2598 'sub' 'sub_ln701_158' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_157)   --->   "%xor_ln128_158 = xor i1 %icmp_ln128_158, true" [./layer.h:128]   --->   Operation 2599 'xor' 'xor_ln128_158' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_157)   --->   "%and_ln129_158 = and i1 %icmp_ln129_158, %xor_ln128_158" [./layer.h:129]   --->   Operation 2600 'and' 'and_ln129_158' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_157)   --->   "%select_ln128_158 = select i1 %icmp_ln128_158, i8 %input_39_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2601 'select' 'select_ln128_158' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_157)   --->   "%select_ln129_158 = select i1 %and_ln129_158, i8 %sub_ln701_158, i8 %select_ln128_158" [./layer.h:129]   --->   Operation 2602 'select' 'select_ln129_158' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2603 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_157 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_158, i16 0)" [./layer.h:130]   --->   Operation 2603 'bitconcatenate' 'shl_ln703_157' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_179)   --->   "%sext_ln703_158 = sext i24 %shl_ln703_157 to i25" [./layer.h:130]   --->   Operation 2604 'sext' 'sext_ln703_158' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2605 [1/1] (0.00ns)   --->   "%trunc_ln128_38 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_39_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2605 'partselect' 'trunc_ln128_38' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2606 [1/1] (0.95ns)   --->   "%icmp_ln128_159 = icmp eq i2 %trunc_ln128_38, 1" [./layer.h:128]   --->   Operation 2606 'icmp' 'icmp_ln128_159' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2607 [1/1] (0.95ns)   --->   "%icmp_ln129_159 = icmp eq i2 %trunc_ln128_38, -2" [./layer.h:129]   --->   Operation 2607 'icmp' 'icmp_ln129_159' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2608 [1/1] (1.91ns)   --->   "%sub_ln701_159 = sub i8 0, %input_39_3_0_V_lo" [./layer.h:129]   --->   Operation 2608 'sub' 'sub_ln701_159' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_184)   --->   "%xor_ln128_159 = xor i1 %icmp_ln128_159, true" [./layer.h:128]   --->   Operation 2609 'xor' 'xor_ln128_159' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_184)   --->   "%and_ln129_159 = and i1 %icmp_ln129_159, %xor_ln128_159" [./layer.h:129]   --->   Operation 2610 'and' 'and_ln129_159' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_184)   --->   "%select_ln128_159 = select i1 %icmp_ln128_159, i8 %input_39_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2611 'select' 'select_ln128_159' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_184)   --->   "%select_ln129_159 = select i1 %and_ln129_159, i8 %sub_ln701_159, i8 %select_ln128_159" [./layer.h:129]   --->   Operation 2612 'select' 'select_ln129_159' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_184)   --->   "%shl_ln703_158 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_159, i16 0)" [./layer.h:130]   --->   Operation 2613 'bitconcatenate' 'shl_ln703_158' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_184)   --->   "%sext_ln703_159 = sext i24 %shl_ln703_158 to i25" [./layer.h:130]   --->   Operation 2614 'sext' 'sext_ln703_159' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2615 [1/2] (3.25ns)   --->   "%packed_weights_40_l = load i8* %packed_weights_40_a, align 1" [./layer.h:124]   --->   Operation 2615 'load' 'packed_weights_40_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2616 [1/1] (0.00ns)   --->   "%trunc_ln126_119 = trunc i8 %packed_weights_40_l to i2" [./layer.h:126]   --->   Operation 2616 'trunc' 'trunc_ln126_119' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2617 [1/1] (0.95ns)   --->   "%icmp_ln128_160 = icmp eq i2 %trunc_ln126_119, 1" [./layer.h:128]   --->   Operation 2617 'icmp' 'icmp_ln128_160' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2618 [1/1] (0.95ns)   --->   "%icmp_ln129_160 = icmp eq i2 %trunc_ln126_119, -2" [./layer.h:129]   --->   Operation 2618 'icmp' 'icmp_ln129_160' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2619 [1/1] (1.91ns)   --->   "%sub_ln701_160 = sub i8 0, %input_40_0_0_V_lo" [./layer.h:129]   --->   Operation 2619 'sub' 'sub_ln701_160' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_159)   --->   "%xor_ln128_160 = xor i1 %icmp_ln128_160, true" [./layer.h:128]   --->   Operation 2620 'xor' 'xor_ln128_160' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_159)   --->   "%and_ln129_160 = and i1 %icmp_ln129_160, %xor_ln128_160" [./layer.h:129]   --->   Operation 2621 'and' 'and_ln129_160' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_159)   --->   "%select_ln128_160 = select i1 %icmp_ln128_160, i8 %input_40_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2622 'select' 'select_ln128_160' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_159)   --->   "%select_ln129_160 = select i1 %and_ln129_160, i8 %sub_ln701_160, i8 %select_ln128_160" [./layer.h:129]   --->   Operation 2623 'select' 'select_ln129_160' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2624 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_159 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_160, i16 0)" [./layer.h:130]   --->   Operation 2624 'bitconcatenate' 'shl_ln703_159' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_184)   --->   "%sext_ln703_160 = sext i24 %shl_ln703_159 to i25" [./layer.h:130]   --->   Operation 2625 'sext' 'sext_ln703_160' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2626 [1/1] (0.00ns)   --->   "%trunc_ln126_120 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_40_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2626 'partselect' 'trunc_ln126_120' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2627 [1/1] (0.95ns)   --->   "%icmp_ln128_161 = icmp eq i2 %trunc_ln126_120, 1" [./layer.h:128]   --->   Operation 2627 'icmp' 'icmp_ln128_161' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2628 [1/1] (0.95ns)   --->   "%icmp_ln129_161 = icmp eq i2 %trunc_ln126_120, -2" [./layer.h:129]   --->   Operation 2628 'icmp' 'icmp_ln129_161' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2629 [1/1] (1.91ns)   --->   "%sub_ln701_161 = sub i8 0, %input_40_1_0_V_lo" [./layer.h:129]   --->   Operation 2629 'sub' 'sub_ln701_161' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_185)   --->   "%xor_ln128_161 = xor i1 %icmp_ln128_161, true" [./layer.h:128]   --->   Operation 2630 'xor' 'xor_ln128_161' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_185)   --->   "%and_ln129_161 = and i1 %icmp_ln129_161, %xor_ln128_161" [./layer.h:129]   --->   Operation 2631 'and' 'and_ln129_161' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_185)   --->   "%select_ln128_161 = select i1 %icmp_ln128_161, i8 %input_40_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2632 'select' 'select_ln128_161' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_185)   --->   "%select_ln129_161 = select i1 %and_ln129_161, i8 %sub_ln701_161, i8 %select_ln128_161" [./layer.h:129]   --->   Operation 2633 'select' 'select_ln129_161' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_185)   --->   "%shl_ln703_160 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_161, i16 0)" [./layer.h:130]   --->   Operation 2634 'bitconcatenate' 'shl_ln703_160' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_185)   --->   "%sext_ln703_161 = sext i24 %shl_ln703_160 to i25" [./layer.h:130]   --->   Operation 2635 'sext' 'sext_ln703_161' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2636 [1/1] (0.00ns)   --->   "%trunc_ln126_121 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_40_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2636 'partselect' 'trunc_ln126_121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2637 [1/1] (0.95ns)   --->   "%icmp_ln128_162 = icmp eq i2 %trunc_ln126_121, 1" [./layer.h:128]   --->   Operation 2637 'icmp' 'icmp_ln128_162' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2638 [1/1] (0.95ns)   --->   "%icmp_ln129_162 = icmp eq i2 %trunc_ln126_121, -2" [./layer.h:129]   --->   Operation 2638 'icmp' 'icmp_ln129_162' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2639 [1/1] (1.91ns)   --->   "%sub_ln701_162 = sub i8 0, %input_40_2_0_V_lo" [./layer.h:129]   --->   Operation 2639 'sub' 'sub_ln701_162' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_161)   --->   "%xor_ln128_162 = xor i1 %icmp_ln128_162, true" [./layer.h:128]   --->   Operation 2640 'xor' 'xor_ln128_162' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_161)   --->   "%and_ln129_162 = and i1 %icmp_ln129_162, %xor_ln128_162" [./layer.h:129]   --->   Operation 2641 'and' 'and_ln129_162' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_161)   --->   "%select_ln128_162 = select i1 %icmp_ln128_162, i8 %input_40_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2642 'select' 'select_ln128_162' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_161)   --->   "%select_ln129_162 = select i1 %and_ln129_162, i8 %sub_ln701_162, i8 %select_ln128_162" [./layer.h:129]   --->   Operation 2643 'select' 'select_ln129_162' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2644 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_161 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_162, i16 0)" [./layer.h:130]   --->   Operation 2644 'bitconcatenate' 'shl_ln703_161' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_185)   --->   "%sext_ln703_162 = sext i24 %shl_ln703_161 to i25" [./layer.h:130]   --->   Operation 2645 'sext' 'sext_ln703_162' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2646 [1/1] (0.00ns)   --->   "%trunc_ln128_39 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_40_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2646 'partselect' 'trunc_ln128_39' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2647 [1/1] (0.95ns)   --->   "%icmp_ln128_163 = icmp eq i2 %trunc_ln128_39, 1" [./layer.h:128]   --->   Operation 2647 'icmp' 'icmp_ln128_163' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2648 [1/1] (0.95ns)   --->   "%icmp_ln129_163 = icmp eq i2 %trunc_ln128_39, -2" [./layer.h:129]   --->   Operation 2648 'icmp' 'icmp_ln129_163' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2649 [1/1] (1.91ns)   --->   "%sub_ln701_163 = sub i8 0, %input_40_3_0_V_lo" [./layer.h:129]   --->   Operation 2649 'sub' 'sub_ln701_163' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_187)   --->   "%xor_ln128_163 = xor i1 %icmp_ln128_163, true" [./layer.h:128]   --->   Operation 2650 'xor' 'xor_ln128_163' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_187)   --->   "%and_ln129_163 = and i1 %icmp_ln129_163, %xor_ln128_163" [./layer.h:129]   --->   Operation 2651 'and' 'and_ln129_163' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_187)   --->   "%select_ln128_163 = select i1 %icmp_ln128_163, i8 %input_40_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2652 'select' 'select_ln128_163' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_187)   --->   "%select_ln129_163 = select i1 %and_ln129_163, i8 %sub_ln701_163, i8 %select_ln128_163" [./layer.h:129]   --->   Operation 2653 'select' 'select_ln129_163' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_187)   --->   "%shl_ln703_162 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_163, i16 0)" [./layer.h:130]   --->   Operation 2654 'bitconcatenate' 'shl_ln703_162' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_187)   --->   "%sext_ln703_163 = sext i24 %shl_ln703_162 to i25" [./layer.h:130]   --->   Operation 2655 'sext' 'sext_ln703_163' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2656 [1/2] (3.25ns)   --->   "%packed_weights_41_l = load i8* %packed_weights_41_a, align 1" [./layer.h:124]   --->   Operation 2656 'load' 'packed_weights_41_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2657 [1/1] (0.00ns)   --->   "%trunc_ln126_122 = trunc i8 %packed_weights_41_l to i2" [./layer.h:126]   --->   Operation 2657 'trunc' 'trunc_ln126_122' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2658 [1/1] (0.95ns)   --->   "%icmp_ln128_164 = icmp eq i2 %trunc_ln126_122, 1" [./layer.h:128]   --->   Operation 2658 'icmp' 'icmp_ln128_164' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2659 [1/1] (0.95ns)   --->   "%icmp_ln129_164 = icmp eq i2 %trunc_ln126_122, -2" [./layer.h:129]   --->   Operation 2659 'icmp' 'icmp_ln129_164' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2660 [1/1] (1.91ns)   --->   "%sub_ln701_164 = sub i8 0, %input_41_0_0_V_lo" [./layer.h:129]   --->   Operation 2660 'sub' 'sub_ln701_164' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_163)   --->   "%xor_ln128_164 = xor i1 %icmp_ln128_164, true" [./layer.h:128]   --->   Operation 2661 'xor' 'xor_ln128_164' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_163)   --->   "%and_ln129_164 = and i1 %icmp_ln129_164, %xor_ln128_164" [./layer.h:129]   --->   Operation 2662 'and' 'and_ln129_164' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_163)   --->   "%select_ln128_164 = select i1 %icmp_ln128_164, i8 %input_41_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2663 'select' 'select_ln128_164' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_163)   --->   "%select_ln129_164 = select i1 %and_ln129_164, i8 %sub_ln701_164, i8 %select_ln128_164" [./layer.h:129]   --->   Operation 2664 'select' 'select_ln129_164' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2665 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_163 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_164, i16 0)" [./layer.h:130]   --->   Operation 2665 'bitconcatenate' 'shl_ln703_163' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_187)   --->   "%sext_ln703_164 = sext i24 %shl_ln703_163 to i25" [./layer.h:130]   --->   Operation 2666 'sext' 'sext_ln703_164' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2667 [1/1] (0.00ns)   --->   "%trunc_ln126_123 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_41_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2667 'partselect' 'trunc_ln126_123' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2668 [1/1] (0.95ns)   --->   "%icmp_ln128_165 = icmp eq i2 %trunc_ln126_123, 1" [./layer.h:128]   --->   Operation 2668 'icmp' 'icmp_ln128_165' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2669 [1/1] (0.95ns)   --->   "%icmp_ln129_165 = icmp eq i2 %trunc_ln126_123, -2" [./layer.h:129]   --->   Operation 2669 'icmp' 'icmp_ln129_165' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2670 [1/1] (1.91ns)   --->   "%sub_ln701_165 = sub i8 0, %input_41_1_0_V_lo" [./layer.h:129]   --->   Operation 2670 'sub' 'sub_ln701_165' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_188)   --->   "%xor_ln128_165 = xor i1 %icmp_ln128_165, true" [./layer.h:128]   --->   Operation 2671 'xor' 'xor_ln128_165' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_188)   --->   "%and_ln129_165 = and i1 %icmp_ln129_165, %xor_ln128_165" [./layer.h:129]   --->   Operation 2672 'and' 'and_ln129_165' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_188)   --->   "%select_ln128_165 = select i1 %icmp_ln128_165, i8 %input_41_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2673 'select' 'select_ln128_165' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_188)   --->   "%select_ln129_165 = select i1 %and_ln129_165, i8 %sub_ln701_165, i8 %select_ln128_165" [./layer.h:129]   --->   Operation 2674 'select' 'select_ln129_165' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_188)   --->   "%shl_ln703_164 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_165, i16 0)" [./layer.h:130]   --->   Operation 2675 'bitconcatenate' 'shl_ln703_164' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_188)   --->   "%sext_ln703_165 = sext i24 %shl_ln703_164 to i25" [./layer.h:130]   --->   Operation 2676 'sext' 'sext_ln703_165' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2677 [1/1] (0.00ns)   --->   "%trunc_ln126_124 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_41_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2677 'partselect' 'trunc_ln126_124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2678 [1/1] (0.95ns)   --->   "%icmp_ln128_166 = icmp eq i2 %trunc_ln126_124, 1" [./layer.h:128]   --->   Operation 2678 'icmp' 'icmp_ln128_166' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2679 [1/1] (0.95ns)   --->   "%icmp_ln129_166 = icmp eq i2 %trunc_ln126_124, -2" [./layer.h:129]   --->   Operation 2679 'icmp' 'icmp_ln129_166' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2680 [1/1] (1.91ns)   --->   "%sub_ln701_166 = sub i8 0, %input_41_2_0_V_lo" [./layer.h:129]   --->   Operation 2680 'sub' 'sub_ln701_166' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_165)   --->   "%xor_ln128_166 = xor i1 %icmp_ln128_166, true" [./layer.h:128]   --->   Operation 2681 'xor' 'xor_ln128_166' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_165)   --->   "%and_ln129_166 = and i1 %icmp_ln129_166, %xor_ln128_166" [./layer.h:129]   --->   Operation 2682 'and' 'and_ln129_166' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_165)   --->   "%select_ln128_166 = select i1 %icmp_ln128_166, i8 %input_41_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2683 'select' 'select_ln128_166' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_165)   --->   "%select_ln129_166 = select i1 %and_ln129_166, i8 %sub_ln701_166, i8 %select_ln128_166" [./layer.h:129]   --->   Operation 2684 'select' 'select_ln129_166' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2685 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_165 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_166, i16 0)" [./layer.h:130]   --->   Operation 2685 'bitconcatenate' 'shl_ln703_165' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_188)   --->   "%sext_ln703_166 = sext i24 %shl_ln703_165 to i25" [./layer.h:130]   --->   Operation 2686 'sext' 'sext_ln703_166' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2687 [1/1] (0.00ns)   --->   "%trunc_ln128_40 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_41_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2687 'partselect' 'trunc_ln128_40' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2688 [1/1] (0.95ns)   --->   "%icmp_ln128_167 = icmp eq i2 %trunc_ln128_40, 1" [./layer.h:128]   --->   Operation 2688 'icmp' 'icmp_ln128_167' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2689 [1/1] (0.95ns)   --->   "%icmp_ln129_167 = icmp eq i2 %trunc_ln128_40, -2" [./layer.h:129]   --->   Operation 2689 'icmp' 'icmp_ln129_167' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2690 [1/1] (1.91ns)   --->   "%sub_ln701_167 = sub i8 0, %input_41_3_0_V_lo" [./layer.h:129]   --->   Operation 2690 'sub' 'sub_ln701_167' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_191)   --->   "%xor_ln128_167 = xor i1 %icmp_ln128_167, true" [./layer.h:128]   --->   Operation 2691 'xor' 'xor_ln128_167' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_191)   --->   "%and_ln129_167 = and i1 %icmp_ln129_167, %xor_ln128_167" [./layer.h:129]   --->   Operation 2692 'and' 'and_ln129_167' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_191)   --->   "%select_ln128_167 = select i1 %icmp_ln128_167, i8 %input_41_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2693 'select' 'select_ln128_167' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_191)   --->   "%select_ln129_167 = select i1 %and_ln129_167, i8 %sub_ln701_167, i8 %select_ln128_167" [./layer.h:129]   --->   Operation 2694 'select' 'select_ln129_167' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_191)   --->   "%shl_ln703_166 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_167, i16 0)" [./layer.h:130]   --->   Operation 2695 'bitconcatenate' 'shl_ln703_166' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_191)   --->   "%sext_ln703_167 = sext i24 %shl_ln703_166 to i25" [./layer.h:130]   --->   Operation 2696 'sext' 'sext_ln703_167' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2697 [1/2] (3.25ns)   --->   "%packed_weights_42_l = load i8* %packed_weights_42_a, align 1" [./layer.h:124]   --->   Operation 2697 'load' 'packed_weights_42_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2698 [1/1] (0.00ns)   --->   "%trunc_ln126_125 = trunc i8 %packed_weights_42_l to i2" [./layer.h:126]   --->   Operation 2698 'trunc' 'trunc_ln126_125' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2699 [1/1] (0.95ns)   --->   "%icmp_ln128_168 = icmp eq i2 %trunc_ln126_125, 1" [./layer.h:128]   --->   Operation 2699 'icmp' 'icmp_ln128_168' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2700 [1/1] (0.95ns)   --->   "%icmp_ln129_168 = icmp eq i2 %trunc_ln126_125, -2" [./layer.h:129]   --->   Operation 2700 'icmp' 'icmp_ln129_168' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2701 [1/1] (1.91ns)   --->   "%sub_ln701_168 = sub i8 0, %input_42_0_0_V_lo" [./layer.h:129]   --->   Operation 2701 'sub' 'sub_ln701_168' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_167)   --->   "%xor_ln128_168 = xor i1 %icmp_ln128_168, true" [./layer.h:128]   --->   Operation 2702 'xor' 'xor_ln128_168' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_167)   --->   "%and_ln129_168 = and i1 %icmp_ln129_168, %xor_ln128_168" [./layer.h:129]   --->   Operation 2703 'and' 'and_ln129_168' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_167)   --->   "%select_ln128_168 = select i1 %icmp_ln128_168, i8 %input_42_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2704 'select' 'select_ln128_168' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_167)   --->   "%select_ln129_168 = select i1 %and_ln129_168, i8 %sub_ln701_168, i8 %select_ln128_168" [./layer.h:129]   --->   Operation 2705 'select' 'select_ln129_168' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2706 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_167 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_168, i16 0)" [./layer.h:130]   --->   Operation 2706 'bitconcatenate' 'shl_ln703_167' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_191)   --->   "%sext_ln703_168 = sext i24 %shl_ln703_167 to i25" [./layer.h:130]   --->   Operation 2707 'sext' 'sext_ln703_168' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2708 [1/1] (0.00ns)   --->   "%trunc_ln126_126 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_42_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2708 'partselect' 'trunc_ln126_126' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2709 [1/1] (0.95ns)   --->   "%icmp_ln128_169 = icmp eq i2 %trunc_ln126_126, 1" [./layer.h:128]   --->   Operation 2709 'icmp' 'icmp_ln128_169' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2710 [1/1] (0.95ns)   --->   "%icmp_ln129_169 = icmp eq i2 %trunc_ln126_126, -2" [./layer.h:129]   --->   Operation 2710 'icmp' 'icmp_ln129_169' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2711 [1/1] (1.91ns)   --->   "%sub_ln701_169 = sub i8 0, %input_42_1_0_V_lo" [./layer.h:129]   --->   Operation 2711 'sub' 'sub_ln701_169' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_192)   --->   "%xor_ln128_169 = xor i1 %icmp_ln128_169, true" [./layer.h:128]   --->   Operation 2712 'xor' 'xor_ln128_169' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_192)   --->   "%and_ln129_169 = and i1 %icmp_ln129_169, %xor_ln128_169" [./layer.h:129]   --->   Operation 2713 'and' 'and_ln129_169' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_192)   --->   "%select_ln128_169 = select i1 %icmp_ln128_169, i8 %input_42_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2714 'select' 'select_ln128_169' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_192)   --->   "%select_ln129_169 = select i1 %and_ln129_169, i8 %sub_ln701_169, i8 %select_ln128_169" [./layer.h:129]   --->   Operation 2715 'select' 'select_ln129_169' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_192)   --->   "%shl_ln703_168 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_169, i16 0)" [./layer.h:130]   --->   Operation 2716 'bitconcatenate' 'shl_ln703_168' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_192)   --->   "%sext_ln703_169 = sext i24 %shl_ln703_168 to i25" [./layer.h:130]   --->   Operation 2717 'sext' 'sext_ln703_169' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2718 [1/1] (0.00ns)   --->   "%trunc_ln126_127 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_42_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2718 'partselect' 'trunc_ln126_127' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2719 [1/1] (0.95ns)   --->   "%icmp_ln128_170 = icmp eq i2 %trunc_ln126_127, 1" [./layer.h:128]   --->   Operation 2719 'icmp' 'icmp_ln128_170' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2720 [1/1] (0.95ns)   --->   "%icmp_ln129_170 = icmp eq i2 %trunc_ln126_127, -2" [./layer.h:129]   --->   Operation 2720 'icmp' 'icmp_ln129_170' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2721 [1/1] (1.91ns)   --->   "%sub_ln701_170 = sub i8 0, %input_42_2_0_V_lo" [./layer.h:129]   --->   Operation 2721 'sub' 'sub_ln701_170' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_169)   --->   "%xor_ln128_170 = xor i1 %icmp_ln128_170, true" [./layer.h:128]   --->   Operation 2722 'xor' 'xor_ln128_170' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_169)   --->   "%and_ln129_170 = and i1 %icmp_ln129_170, %xor_ln128_170" [./layer.h:129]   --->   Operation 2723 'and' 'and_ln129_170' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_169)   --->   "%select_ln128_170 = select i1 %icmp_ln128_170, i8 %input_42_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2724 'select' 'select_ln128_170' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_169)   --->   "%select_ln129_170 = select i1 %and_ln129_170, i8 %sub_ln701_170, i8 %select_ln128_170" [./layer.h:129]   --->   Operation 2725 'select' 'select_ln129_170' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2726 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_169 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_170, i16 0)" [./layer.h:130]   --->   Operation 2726 'bitconcatenate' 'shl_ln703_169' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_192)   --->   "%sext_ln703_170 = sext i24 %shl_ln703_169 to i25" [./layer.h:130]   --->   Operation 2727 'sext' 'sext_ln703_170' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2728 [1/1] (0.00ns)   --->   "%trunc_ln128_41 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_42_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2728 'partselect' 'trunc_ln128_41' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2729 [1/1] (0.95ns)   --->   "%icmp_ln128_171 = icmp eq i2 %trunc_ln128_41, 1" [./layer.h:128]   --->   Operation 2729 'icmp' 'icmp_ln128_171' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2730 [1/1] (0.95ns)   --->   "%icmp_ln129_171 = icmp eq i2 %trunc_ln128_41, -2" [./layer.h:129]   --->   Operation 2730 'icmp' 'icmp_ln129_171' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2731 [1/1] (1.91ns)   --->   "%sub_ln701_171 = sub i8 0, %input_42_3_0_V_lo" [./layer.h:129]   --->   Operation 2731 'sub' 'sub_ln701_171' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_194)   --->   "%xor_ln128_171 = xor i1 %icmp_ln128_171, true" [./layer.h:128]   --->   Operation 2732 'xor' 'xor_ln128_171' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_194)   --->   "%and_ln129_171 = and i1 %icmp_ln129_171, %xor_ln128_171" [./layer.h:129]   --->   Operation 2733 'and' 'and_ln129_171' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_194)   --->   "%select_ln128_171 = select i1 %icmp_ln128_171, i8 %input_42_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2734 'select' 'select_ln128_171' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_194)   --->   "%select_ln129_171 = select i1 %and_ln129_171, i8 %sub_ln701_171, i8 %select_ln128_171" [./layer.h:129]   --->   Operation 2735 'select' 'select_ln129_171' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_194)   --->   "%shl_ln703_170 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_171, i16 0)" [./layer.h:130]   --->   Operation 2736 'bitconcatenate' 'shl_ln703_170' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_194)   --->   "%sext_ln703_171 = sext i24 %shl_ln703_170 to i25" [./layer.h:130]   --->   Operation 2737 'sext' 'sext_ln703_171' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2738 [1/2] (3.25ns)   --->   "%packed_weights_43_l = load i8* %packed_weights_43_a, align 1" [./layer.h:124]   --->   Operation 2738 'load' 'packed_weights_43_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2739 [1/1] (0.00ns)   --->   "%trunc_ln126_128 = trunc i8 %packed_weights_43_l to i2" [./layer.h:126]   --->   Operation 2739 'trunc' 'trunc_ln126_128' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2740 [1/1] (0.95ns)   --->   "%icmp_ln128_172 = icmp eq i2 %trunc_ln126_128, 1" [./layer.h:128]   --->   Operation 2740 'icmp' 'icmp_ln128_172' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2741 [1/1] (0.95ns)   --->   "%icmp_ln129_172 = icmp eq i2 %trunc_ln126_128, -2" [./layer.h:129]   --->   Operation 2741 'icmp' 'icmp_ln129_172' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2742 [1/1] (1.91ns)   --->   "%sub_ln701_172 = sub i8 0, %input_43_0_0_V_lo" [./layer.h:129]   --->   Operation 2742 'sub' 'sub_ln701_172' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_171)   --->   "%xor_ln128_172 = xor i1 %icmp_ln128_172, true" [./layer.h:128]   --->   Operation 2743 'xor' 'xor_ln128_172' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_171)   --->   "%and_ln129_172 = and i1 %icmp_ln129_172, %xor_ln128_172" [./layer.h:129]   --->   Operation 2744 'and' 'and_ln129_172' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_171)   --->   "%select_ln128_172 = select i1 %icmp_ln128_172, i8 %input_43_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2745 'select' 'select_ln128_172' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_171)   --->   "%select_ln129_172 = select i1 %and_ln129_172, i8 %sub_ln701_172, i8 %select_ln128_172" [./layer.h:129]   --->   Operation 2746 'select' 'select_ln129_172' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2747 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_171 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_172, i16 0)" [./layer.h:130]   --->   Operation 2747 'bitconcatenate' 'shl_ln703_171' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_194)   --->   "%sext_ln703_172 = sext i24 %shl_ln703_171 to i25" [./layer.h:130]   --->   Operation 2748 'sext' 'sext_ln703_172' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2749 [1/1] (0.00ns)   --->   "%trunc_ln126_129 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_43_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2749 'partselect' 'trunc_ln126_129' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2750 [1/1] (0.95ns)   --->   "%icmp_ln128_173 = icmp eq i2 %trunc_ln126_129, 1" [./layer.h:128]   --->   Operation 2750 'icmp' 'icmp_ln128_173' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2751 [1/1] (0.95ns)   --->   "%icmp_ln129_173 = icmp eq i2 %trunc_ln126_129, -2" [./layer.h:129]   --->   Operation 2751 'icmp' 'icmp_ln129_173' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2752 [1/1] (1.91ns)   --->   "%sub_ln701_173 = sub i8 0, %input_43_1_0_V_lo" [./layer.h:129]   --->   Operation 2752 'sub' 'sub_ln701_173' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_195)   --->   "%xor_ln128_173 = xor i1 %icmp_ln128_173, true" [./layer.h:128]   --->   Operation 2753 'xor' 'xor_ln128_173' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_195)   --->   "%and_ln129_173 = and i1 %icmp_ln129_173, %xor_ln128_173" [./layer.h:129]   --->   Operation 2754 'and' 'and_ln129_173' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_195)   --->   "%select_ln128_173 = select i1 %icmp_ln128_173, i8 %input_43_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2755 'select' 'select_ln128_173' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_195)   --->   "%select_ln129_173 = select i1 %and_ln129_173, i8 %sub_ln701_173, i8 %select_ln128_173" [./layer.h:129]   --->   Operation 2756 'select' 'select_ln129_173' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_195)   --->   "%shl_ln703_172 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_173, i16 0)" [./layer.h:130]   --->   Operation 2757 'bitconcatenate' 'shl_ln703_172' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_195)   --->   "%sext_ln703_173 = sext i24 %shl_ln703_172 to i25" [./layer.h:130]   --->   Operation 2758 'sext' 'sext_ln703_173' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2759 [1/1] (0.00ns)   --->   "%trunc_ln126_130 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_43_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2759 'partselect' 'trunc_ln126_130' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2760 [1/1] (0.95ns)   --->   "%icmp_ln128_174 = icmp eq i2 %trunc_ln126_130, 1" [./layer.h:128]   --->   Operation 2760 'icmp' 'icmp_ln128_174' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2761 [1/1] (0.95ns)   --->   "%icmp_ln129_174 = icmp eq i2 %trunc_ln126_130, -2" [./layer.h:129]   --->   Operation 2761 'icmp' 'icmp_ln129_174' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2762 [1/1] (1.91ns)   --->   "%sub_ln701_174 = sub i8 0, %input_43_2_0_V_lo" [./layer.h:129]   --->   Operation 2762 'sub' 'sub_ln701_174' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_173)   --->   "%xor_ln128_174 = xor i1 %icmp_ln128_174, true" [./layer.h:128]   --->   Operation 2763 'xor' 'xor_ln128_174' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_173)   --->   "%and_ln129_174 = and i1 %icmp_ln129_174, %xor_ln128_174" [./layer.h:129]   --->   Operation 2764 'and' 'and_ln129_174' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_173)   --->   "%select_ln128_174 = select i1 %icmp_ln128_174, i8 %input_43_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2765 'select' 'select_ln128_174' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_173)   --->   "%select_ln129_174 = select i1 %and_ln129_174, i8 %sub_ln701_174, i8 %select_ln128_174" [./layer.h:129]   --->   Operation 2766 'select' 'select_ln129_174' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2767 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_173 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_174, i16 0)" [./layer.h:130]   --->   Operation 2767 'bitconcatenate' 'shl_ln703_173' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_195)   --->   "%sext_ln703_174 = sext i24 %shl_ln703_173 to i25" [./layer.h:130]   --->   Operation 2768 'sext' 'sext_ln703_174' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2769 [1/1] (0.00ns)   --->   "%trunc_ln128_42 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_43_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2769 'partselect' 'trunc_ln128_42' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2770 [1/1] (0.95ns)   --->   "%icmp_ln128_175 = icmp eq i2 %trunc_ln128_42, 1" [./layer.h:128]   --->   Operation 2770 'icmp' 'icmp_ln128_175' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2771 [1/1] (0.95ns)   --->   "%icmp_ln129_175 = icmp eq i2 %trunc_ln128_42, -2" [./layer.h:129]   --->   Operation 2771 'icmp' 'icmp_ln129_175' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2772 [1/1] (1.91ns)   --->   "%sub_ln701_175 = sub i8 0, %input_43_3_0_V_lo" [./layer.h:129]   --->   Operation 2772 'sub' 'sub_ln701_175' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_199)   --->   "%xor_ln128_175 = xor i1 %icmp_ln128_175, true" [./layer.h:128]   --->   Operation 2773 'xor' 'xor_ln128_175' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_199)   --->   "%and_ln129_175 = and i1 %icmp_ln129_175, %xor_ln128_175" [./layer.h:129]   --->   Operation 2774 'and' 'and_ln129_175' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_199)   --->   "%select_ln128_175 = select i1 %icmp_ln128_175, i8 %input_43_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2775 'select' 'select_ln128_175' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_199)   --->   "%select_ln129_175 = select i1 %and_ln129_175, i8 %sub_ln701_175, i8 %select_ln128_175" [./layer.h:129]   --->   Operation 2776 'select' 'select_ln129_175' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_199)   --->   "%shl_ln703_174 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_175, i16 0)" [./layer.h:130]   --->   Operation 2777 'bitconcatenate' 'shl_ln703_174' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_199)   --->   "%sext_ln703_175 = sext i24 %shl_ln703_174 to i25" [./layer.h:130]   --->   Operation 2778 'sext' 'sext_ln703_175' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2779 [1/2] (3.25ns)   --->   "%packed_weights_44_l = load i8* %packed_weights_44_a, align 1" [./layer.h:124]   --->   Operation 2779 'load' 'packed_weights_44_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2780 [1/1] (0.00ns)   --->   "%trunc_ln126_131 = trunc i8 %packed_weights_44_l to i2" [./layer.h:126]   --->   Operation 2780 'trunc' 'trunc_ln126_131' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2781 [1/1] (0.95ns)   --->   "%icmp_ln128_176 = icmp eq i2 %trunc_ln126_131, 1" [./layer.h:128]   --->   Operation 2781 'icmp' 'icmp_ln128_176' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2782 [1/1] (0.95ns)   --->   "%icmp_ln129_176 = icmp eq i2 %trunc_ln126_131, -2" [./layer.h:129]   --->   Operation 2782 'icmp' 'icmp_ln129_176' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2783 [1/1] (1.91ns)   --->   "%sub_ln701_176 = sub i8 0, %input_44_0_0_V_lo" [./layer.h:129]   --->   Operation 2783 'sub' 'sub_ln701_176' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_175)   --->   "%xor_ln128_176 = xor i1 %icmp_ln128_176, true" [./layer.h:128]   --->   Operation 2784 'xor' 'xor_ln128_176' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_175)   --->   "%and_ln129_176 = and i1 %icmp_ln129_176, %xor_ln128_176" [./layer.h:129]   --->   Operation 2785 'and' 'and_ln129_176' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_175)   --->   "%select_ln128_176 = select i1 %icmp_ln128_176, i8 %input_44_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2786 'select' 'select_ln128_176' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_175)   --->   "%select_ln129_176 = select i1 %and_ln129_176, i8 %sub_ln701_176, i8 %select_ln128_176" [./layer.h:129]   --->   Operation 2787 'select' 'select_ln129_176' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2788 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_175 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_176, i16 0)" [./layer.h:130]   --->   Operation 2788 'bitconcatenate' 'shl_ln703_175' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_199)   --->   "%sext_ln703_176 = sext i24 %shl_ln703_175 to i25" [./layer.h:130]   --->   Operation 2789 'sext' 'sext_ln703_176' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2790 [1/1] (0.00ns)   --->   "%trunc_ln126_132 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_44_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2790 'partselect' 'trunc_ln126_132' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2791 [1/1] (0.95ns)   --->   "%icmp_ln128_177 = icmp eq i2 %trunc_ln126_132, 1" [./layer.h:128]   --->   Operation 2791 'icmp' 'icmp_ln128_177' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2792 [1/1] (0.95ns)   --->   "%icmp_ln129_177 = icmp eq i2 %trunc_ln126_132, -2" [./layer.h:129]   --->   Operation 2792 'icmp' 'icmp_ln129_177' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2793 [1/1] (1.91ns)   --->   "%sub_ln701_177 = sub i8 0, %input_44_1_0_V_lo" [./layer.h:129]   --->   Operation 2793 'sub' 'sub_ln701_177' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_200)   --->   "%xor_ln128_177 = xor i1 %icmp_ln128_177, true" [./layer.h:128]   --->   Operation 2794 'xor' 'xor_ln128_177' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_200)   --->   "%and_ln129_177 = and i1 %icmp_ln129_177, %xor_ln128_177" [./layer.h:129]   --->   Operation 2795 'and' 'and_ln129_177' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_200)   --->   "%select_ln128_177 = select i1 %icmp_ln128_177, i8 %input_44_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2796 'select' 'select_ln128_177' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_200)   --->   "%select_ln129_177 = select i1 %and_ln129_177, i8 %sub_ln701_177, i8 %select_ln128_177" [./layer.h:129]   --->   Operation 2797 'select' 'select_ln129_177' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_200)   --->   "%shl_ln703_176 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_177, i16 0)" [./layer.h:130]   --->   Operation 2798 'bitconcatenate' 'shl_ln703_176' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_200)   --->   "%sext_ln703_177 = sext i24 %shl_ln703_176 to i25" [./layer.h:130]   --->   Operation 2799 'sext' 'sext_ln703_177' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2800 [1/1] (0.00ns)   --->   "%trunc_ln126_133 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_44_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2800 'partselect' 'trunc_ln126_133' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2801 [1/1] (0.95ns)   --->   "%icmp_ln128_178 = icmp eq i2 %trunc_ln126_133, 1" [./layer.h:128]   --->   Operation 2801 'icmp' 'icmp_ln128_178' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2802 [1/1] (0.95ns)   --->   "%icmp_ln129_178 = icmp eq i2 %trunc_ln126_133, -2" [./layer.h:129]   --->   Operation 2802 'icmp' 'icmp_ln129_178' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2803 [1/1] (1.91ns)   --->   "%sub_ln701_178 = sub i8 0, %input_44_2_0_V_lo" [./layer.h:129]   --->   Operation 2803 'sub' 'sub_ln701_178' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_177)   --->   "%xor_ln128_178 = xor i1 %icmp_ln128_178, true" [./layer.h:128]   --->   Operation 2804 'xor' 'xor_ln128_178' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_177)   --->   "%and_ln129_178 = and i1 %icmp_ln129_178, %xor_ln128_178" [./layer.h:129]   --->   Operation 2805 'and' 'and_ln129_178' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_177)   --->   "%select_ln128_178 = select i1 %icmp_ln128_178, i8 %input_44_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2806 'select' 'select_ln128_178' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_177)   --->   "%select_ln129_178 = select i1 %and_ln129_178, i8 %sub_ln701_178, i8 %select_ln128_178" [./layer.h:129]   --->   Operation 2807 'select' 'select_ln129_178' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2808 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_177 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_178, i16 0)" [./layer.h:130]   --->   Operation 2808 'bitconcatenate' 'shl_ln703_177' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_200)   --->   "%sext_ln703_178 = sext i24 %shl_ln703_177 to i25" [./layer.h:130]   --->   Operation 2809 'sext' 'sext_ln703_178' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2810 [1/1] (0.00ns)   --->   "%trunc_ln128_43 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_44_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2810 'partselect' 'trunc_ln128_43' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2811 [1/1] (0.95ns)   --->   "%icmp_ln128_179 = icmp eq i2 %trunc_ln128_43, 1" [./layer.h:128]   --->   Operation 2811 'icmp' 'icmp_ln128_179' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2812 [1/1] (0.95ns)   --->   "%icmp_ln129_179 = icmp eq i2 %trunc_ln128_43, -2" [./layer.h:129]   --->   Operation 2812 'icmp' 'icmp_ln129_179' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2813 [1/1] (1.91ns)   --->   "%sub_ln701_179 = sub i8 0, %input_44_3_0_V_lo" [./layer.h:129]   --->   Operation 2813 'sub' 'sub_ln701_179' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_202)   --->   "%xor_ln128_179 = xor i1 %icmp_ln128_179, true" [./layer.h:128]   --->   Operation 2814 'xor' 'xor_ln128_179' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_202)   --->   "%and_ln129_179 = and i1 %icmp_ln129_179, %xor_ln128_179" [./layer.h:129]   --->   Operation 2815 'and' 'and_ln129_179' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_202)   --->   "%select_ln128_179 = select i1 %icmp_ln128_179, i8 %input_44_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2816 'select' 'select_ln128_179' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_202)   --->   "%select_ln129_179 = select i1 %and_ln129_179, i8 %sub_ln701_179, i8 %select_ln128_179" [./layer.h:129]   --->   Operation 2817 'select' 'select_ln129_179' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_202)   --->   "%shl_ln703_178 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_179, i16 0)" [./layer.h:130]   --->   Operation 2818 'bitconcatenate' 'shl_ln703_178' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_202)   --->   "%sext_ln703_179 = sext i24 %shl_ln703_178 to i25" [./layer.h:130]   --->   Operation 2819 'sext' 'sext_ln703_179' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2820 [1/2] (3.25ns)   --->   "%packed_weights_45_l = load i8* %packed_weights_45_a, align 1" [./layer.h:124]   --->   Operation 2820 'load' 'packed_weights_45_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2821 [1/1] (0.00ns)   --->   "%trunc_ln126_134 = trunc i8 %packed_weights_45_l to i2" [./layer.h:126]   --->   Operation 2821 'trunc' 'trunc_ln126_134' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2822 [1/1] (0.95ns)   --->   "%icmp_ln128_180 = icmp eq i2 %trunc_ln126_134, 1" [./layer.h:128]   --->   Operation 2822 'icmp' 'icmp_ln128_180' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2823 [1/1] (0.95ns)   --->   "%icmp_ln129_180 = icmp eq i2 %trunc_ln126_134, -2" [./layer.h:129]   --->   Operation 2823 'icmp' 'icmp_ln129_180' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2824 [1/1] (1.91ns)   --->   "%sub_ln701_180 = sub i8 0, %input_45_0_0_V_lo" [./layer.h:129]   --->   Operation 2824 'sub' 'sub_ln701_180' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_179)   --->   "%xor_ln128_180 = xor i1 %icmp_ln128_180, true" [./layer.h:128]   --->   Operation 2825 'xor' 'xor_ln128_180' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_179)   --->   "%and_ln129_180 = and i1 %icmp_ln129_180, %xor_ln128_180" [./layer.h:129]   --->   Operation 2826 'and' 'and_ln129_180' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_179)   --->   "%select_ln128_180 = select i1 %icmp_ln128_180, i8 %input_45_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2827 'select' 'select_ln128_180' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_179)   --->   "%select_ln129_180 = select i1 %and_ln129_180, i8 %sub_ln701_180, i8 %select_ln128_180" [./layer.h:129]   --->   Operation 2828 'select' 'select_ln129_180' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2829 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_179 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_180, i16 0)" [./layer.h:130]   --->   Operation 2829 'bitconcatenate' 'shl_ln703_179' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_202)   --->   "%sext_ln703_180 = sext i24 %shl_ln703_179 to i25" [./layer.h:130]   --->   Operation 2830 'sext' 'sext_ln703_180' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2831 [1/1] (0.00ns)   --->   "%trunc_ln126_135 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_45_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2831 'partselect' 'trunc_ln126_135' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2832 [1/1] (0.95ns)   --->   "%icmp_ln128_181 = icmp eq i2 %trunc_ln126_135, 1" [./layer.h:128]   --->   Operation 2832 'icmp' 'icmp_ln128_181' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2833 [1/1] (0.95ns)   --->   "%icmp_ln129_181 = icmp eq i2 %trunc_ln126_135, -2" [./layer.h:129]   --->   Operation 2833 'icmp' 'icmp_ln129_181' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2834 [1/1] (1.91ns)   --->   "%sub_ln701_181 = sub i8 0, %input_45_1_0_V_lo" [./layer.h:129]   --->   Operation 2834 'sub' 'sub_ln701_181' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_203)   --->   "%xor_ln128_181 = xor i1 %icmp_ln128_181, true" [./layer.h:128]   --->   Operation 2835 'xor' 'xor_ln128_181' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_203)   --->   "%and_ln129_181 = and i1 %icmp_ln129_181, %xor_ln128_181" [./layer.h:129]   --->   Operation 2836 'and' 'and_ln129_181' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_203)   --->   "%select_ln128_181 = select i1 %icmp_ln128_181, i8 %input_45_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2837 'select' 'select_ln128_181' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_203)   --->   "%select_ln129_181 = select i1 %and_ln129_181, i8 %sub_ln701_181, i8 %select_ln128_181" [./layer.h:129]   --->   Operation 2838 'select' 'select_ln129_181' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_203)   --->   "%shl_ln703_180 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_181, i16 0)" [./layer.h:130]   --->   Operation 2839 'bitconcatenate' 'shl_ln703_180' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_203)   --->   "%sext_ln703_181 = sext i24 %shl_ln703_180 to i25" [./layer.h:130]   --->   Operation 2840 'sext' 'sext_ln703_181' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2841 [1/1] (0.00ns)   --->   "%trunc_ln126_136 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_45_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2841 'partselect' 'trunc_ln126_136' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2842 [1/1] (0.95ns)   --->   "%icmp_ln128_182 = icmp eq i2 %trunc_ln126_136, 1" [./layer.h:128]   --->   Operation 2842 'icmp' 'icmp_ln128_182' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2843 [1/1] (0.95ns)   --->   "%icmp_ln129_182 = icmp eq i2 %trunc_ln126_136, -2" [./layer.h:129]   --->   Operation 2843 'icmp' 'icmp_ln129_182' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2844 [1/1] (1.91ns)   --->   "%sub_ln701_182 = sub i8 0, %input_45_2_0_V_lo" [./layer.h:129]   --->   Operation 2844 'sub' 'sub_ln701_182' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_181)   --->   "%xor_ln128_182 = xor i1 %icmp_ln128_182, true" [./layer.h:128]   --->   Operation 2845 'xor' 'xor_ln128_182' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_181)   --->   "%and_ln129_182 = and i1 %icmp_ln129_182, %xor_ln128_182" [./layer.h:129]   --->   Operation 2846 'and' 'and_ln129_182' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_181)   --->   "%select_ln128_182 = select i1 %icmp_ln128_182, i8 %input_45_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2847 'select' 'select_ln128_182' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_181)   --->   "%select_ln129_182 = select i1 %and_ln129_182, i8 %sub_ln701_182, i8 %select_ln128_182" [./layer.h:129]   --->   Operation 2848 'select' 'select_ln129_182' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2849 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_181 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_182, i16 0)" [./layer.h:130]   --->   Operation 2849 'bitconcatenate' 'shl_ln703_181' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_203)   --->   "%sext_ln703_182 = sext i24 %shl_ln703_181 to i25" [./layer.h:130]   --->   Operation 2850 'sext' 'sext_ln703_182' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2851 [1/1] (0.00ns)   --->   "%trunc_ln128_44 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_45_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2851 'partselect' 'trunc_ln128_44' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2852 [1/1] (0.95ns)   --->   "%icmp_ln128_183 = icmp eq i2 %trunc_ln128_44, 1" [./layer.h:128]   --->   Operation 2852 'icmp' 'icmp_ln128_183' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2853 [1/1] (0.95ns)   --->   "%icmp_ln129_183 = icmp eq i2 %trunc_ln128_44, -2" [./layer.h:129]   --->   Operation 2853 'icmp' 'icmp_ln129_183' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2854 [1/1] (1.91ns)   --->   "%sub_ln701_183 = sub i8 0, %input_45_3_0_V_lo" [./layer.h:129]   --->   Operation 2854 'sub' 'sub_ln701_183' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_206)   --->   "%xor_ln128_183 = xor i1 %icmp_ln128_183, true" [./layer.h:128]   --->   Operation 2855 'xor' 'xor_ln128_183' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_206)   --->   "%and_ln129_183 = and i1 %icmp_ln129_183, %xor_ln128_183" [./layer.h:129]   --->   Operation 2856 'and' 'and_ln129_183' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_206)   --->   "%select_ln128_183 = select i1 %icmp_ln128_183, i8 %input_45_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2857 'select' 'select_ln128_183' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_206)   --->   "%select_ln129_183 = select i1 %and_ln129_183, i8 %sub_ln701_183, i8 %select_ln128_183" [./layer.h:129]   --->   Operation 2858 'select' 'select_ln129_183' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_206)   --->   "%shl_ln703_182 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_183, i16 0)" [./layer.h:130]   --->   Operation 2859 'bitconcatenate' 'shl_ln703_182' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_206)   --->   "%sext_ln703_183 = sext i24 %shl_ln703_182 to i25" [./layer.h:130]   --->   Operation 2860 'sext' 'sext_ln703_183' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2861 [1/2] (3.25ns)   --->   "%packed_weights_46_l = load i8* %packed_weights_46_a, align 1" [./layer.h:124]   --->   Operation 2861 'load' 'packed_weights_46_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2862 [1/1] (0.00ns)   --->   "%trunc_ln126_137 = trunc i8 %packed_weights_46_l to i2" [./layer.h:126]   --->   Operation 2862 'trunc' 'trunc_ln126_137' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2863 [1/1] (0.95ns)   --->   "%icmp_ln128_184 = icmp eq i2 %trunc_ln126_137, 1" [./layer.h:128]   --->   Operation 2863 'icmp' 'icmp_ln128_184' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2864 [1/1] (0.95ns)   --->   "%icmp_ln129_184 = icmp eq i2 %trunc_ln126_137, -2" [./layer.h:129]   --->   Operation 2864 'icmp' 'icmp_ln129_184' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2865 [1/1] (1.91ns)   --->   "%sub_ln701_184 = sub i8 0, %input_46_0_0_V_lo" [./layer.h:129]   --->   Operation 2865 'sub' 'sub_ln701_184' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_183)   --->   "%xor_ln128_184 = xor i1 %icmp_ln128_184, true" [./layer.h:128]   --->   Operation 2866 'xor' 'xor_ln128_184' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_183)   --->   "%and_ln129_184 = and i1 %icmp_ln129_184, %xor_ln128_184" [./layer.h:129]   --->   Operation 2867 'and' 'and_ln129_184' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_183)   --->   "%select_ln128_184 = select i1 %icmp_ln128_184, i8 %input_46_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2868 'select' 'select_ln128_184' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_183)   --->   "%select_ln129_184 = select i1 %and_ln129_184, i8 %sub_ln701_184, i8 %select_ln128_184" [./layer.h:129]   --->   Operation 2869 'select' 'select_ln129_184' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2870 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_183 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_184, i16 0)" [./layer.h:130]   --->   Operation 2870 'bitconcatenate' 'shl_ln703_183' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_206)   --->   "%sext_ln703_184 = sext i24 %shl_ln703_183 to i25" [./layer.h:130]   --->   Operation 2871 'sext' 'sext_ln703_184' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2872 [1/1] (0.00ns)   --->   "%trunc_ln126_138 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_46_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2872 'partselect' 'trunc_ln126_138' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2873 [1/1] (0.95ns)   --->   "%icmp_ln128_185 = icmp eq i2 %trunc_ln126_138, 1" [./layer.h:128]   --->   Operation 2873 'icmp' 'icmp_ln128_185' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2874 [1/1] (0.95ns)   --->   "%icmp_ln129_185 = icmp eq i2 %trunc_ln126_138, -2" [./layer.h:129]   --->   Operation 2874 'icmp' 'icmp_ln129_185' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2875 [1/1] (1.91ns)   --->   "%sub_ln701_185 = sub i8 0, %input_46_1_0_V_lo" [./layer.h:129]   --->   Operation 2875 'sub' 'sub_ln701_185' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_207)   --->   "%xor_ln128_185 = xor i1 %icmp_ln128_185, true" [./layer.h:128]   --->   Operation 2876 'xor' 'xor_ln128_185' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_207)   --->   "%and_ln129_185 = and i1 %icmp_ln129_185, %xor_ln128_185" [./layer.h:129]   --->   Operation 2877 'and' 'and_ln129_185' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_207)   --->   "%select_ln128_185 = select i1 %icmp_ln128_185, i8 %input_46_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2878 'select' 'select_ln128_185' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_207)   --->   "%select_ln129_185 = select i1 %and_ln129_185, i8 %sub_ln701_185, i8 %select_ln128_185" [./layer.h:129]   --->   Operation 2879 'select' 'select_ln129_185' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_207)   --->   "%shl_ln703_184 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_185, i16 0)" [./layer.h:130]   --->   Operation 2880 'bitconcatenate' 'shl_ln703_184' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_207)   --->   "%sext_ln703_185 = sext i24 %shl_ln703_184 to i25" [./layer.h:130]   --->   Operation 2881 'sext' 'sext_ln703_185' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2882 [1/1] (0.00ns)   --->   "%trunc_ln126_139 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_46_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2882 'partselect' 'trunc_ln126_139' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2883 [1/1] (0.95ns)   --->   "%icmp_ln128_186 = icmp eq i2 %trunc_ln126_139, 1" [./layer.h:128]   --->   Operation 2883 'icmp' 'icmp_ln128_186' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2884 [1/1] (0.95ns)   --->   "%icmp_ln129_186 = icmp eq i2 %trunc_ln126_139, -2" [./layer.h:129]   --->   Operation 2884 'icmp' 'icmp_ln129_186' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2885 [1/1] (1.91ns)   --->   "%sub_ln701_186 = sub i8 0, %input_46_2_0_V_lo" [./layer.h:129]   --->   Operation 2885 'sub' 'sub_ln701_186' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_185)   --->   "%xor_ln128_186 = xor i1 %icmp_ln128_186, true" [./layer.h:128]   --->   Operation 2886 'xor' 'xor_ln128_186' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_185)   --->   "%and_ln129_186 = and i1 %icmp_ln129_186, %xor_ln128_186" [./layer.h:129]   --->   Operation 2887 'and' 'and_ln129_186' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_185)   --->   "%select_ln128_186 = select i1 %icmp_ln128_186, i8 %input_46_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2888 'select' 'select_ln128_186' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_185)   --->   "%select_ln129_186 = select i1 %and_ln129_186, i8 %sub_ln701_186, i8 %select_ln128_186" [./layer.h:129]   --->   Operation 2889 'select' 'select_ln129_186' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2890 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_185 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_186, i16 0)" [./layer.h:130]   --->   Operation 2890 'bitconcatenate' 'shl_ln703_185' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_207)   --->   "%sext_ln703_186 = sext i24 %shl_ln703_185 to i25" [./layer.h:130]   --->   Operation 2891 'sext' 'sext_ln703_186' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2892 [1/1] (0.00ns)   --->   "%trunc_ln128_45 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_46_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2892 'partselect' 'trunc_ln128_45' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2893 [1/1] (0.95ns)   --->   "%icmp_ln128_187 = icmp eq i2 %trunc_ln128_45, 1" [./layer.h:128]   --->   Operation 2893 'icmp' 'icmp_ln128_187' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2894 [1/1] (0.95ns)   --->   "%icmp_ln129_187 = icmp eq i2 %trunc_ln128_45, -2" [./layer.h:129]   --->   Operation 2894 'icmp' 'icmp_ln129_187' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2895 [1/1] (1.91ns)   --->   "%sub_ln701_187 = sub i8 0, %input_46_3_0_V_lo" [./layer.h:129]   --->   Operation 2895 'sub' 'sub_ln701_187' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_209)   --->   "%xor_ln128_187 = xor i1 %icmp_ln128_187, true" [./layer.h:128]   --->   Operation 2896 'xor' 'xor_ln128_187' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_209)   --->   "%and_ln129_187 = and i1 %icmp_ln129_187, %xor_ln128_187" [./layer.h:129]   --->   Operation 2897 'and' 'and_ln129_187' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_209)   --->   "%select_ln128_187 = select i1 %icmp_ln128_187, i8 %input_46_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2898 'select' 'select_ln128_187' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_209)   --->   "%select_ln129_187 = select i1 %and_ln129_187, i8 %sub_ln701_187, i8 %select_ln128_187" [./layer.h:129]   --->   Operation 2899 'select' 'select_ln129_187' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_209)   --->   "%shl_ln703_186 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_187, i16 0)" [./layer.h:130]   --->   Operation 2900 'bitconcatenate' 'shl_ln703_186' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_209)   --->   "%sext_ln703_187 = sext i24 %shl_ln703_186 to i25" [./layer.h:130]   --->   Operation 2901 'sext' 'sext_ln703_187' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2902 [1/2] (3.25ns)   --->   "%packed_weights_47_l = load i8* %packed_weights_47_a, align 1" [./layer.h:124]   --->   Operation 2902 'load' 'packed_weights_47_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2903 [1/1] (0.00ns)   --->   "%trunc_ln126_140 = trunc i8 %packed_weights_47_l to i2" [./layer.h:126]   --->   Operation 2903 'trunc' 'trunc_ln126_140' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2904 [1/1] (0.95ns)   --->   "%icmp_ln128_188 = icmp eq i2 %trunc_ln126_140, 1" [./layer.h:128]   --->   Operation 2904 'icmp' 'icmp_ln128_188' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2905 [1/1] (0.95ns)   --->   "%icmp_ln129_188 = icmp eq i2 %trunc_ln126_140, -2" [./layer.h:129]   --->   Operation 2905 'icmp' 'icmp_ln129_188' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2906 [1/1] (1.91ns)   --->   "%sub_ln701_188 = sub i8 0, %input_47_0_0_V_lo" [./layer.h:129]   --->   Operation 2906 'sub' 'sub_ln701_188' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_187)   --->   "%xor_ln128_188 = xor i1 %icmp_ln128_188, true" [./layer.h:128]   --->   Operation 2907 'xor' 'xor_ln128_188' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_187)   --->   "%and_ln129_188 = and i1 %icmp_ln129_188, %xor_ln128_188" [./layer.h:129]   --->   Operation 2908 'and' 'and_ln129_188' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_187)   --->   "%select_ln128_188 = select i1 %icmp_ln128_188, i8 %input_47_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2909 'select' 'select_ln128_188' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_187)   --->   "%select_ln129_188 = select i1 %and_ln129_188, i8 %sub_ln701_188, i8 %select_ln128_188" [./layer.h:129]   --->   Operation 2910 'select' 'select_ln129_188' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2911 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_187 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_188, i16 0)" [./layer.h:130]   --->   Operation 2911 'bitconcatenate' 'shl_ln703_187' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_209)   --->   "%sext_ln703_188 = sext i24 %shl_ln703_187 to i25" [./layer.h:130]   --->   Operation 2912 'sext' 'sext_ln703_188' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2913 [1/1] (0.00ns)   --->   "%trunc_ln126_141 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_47_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2913 'partselect' 'trunc_ln126_141' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2914 [1/1] (0.95ns)   --->   "%icmp_ln128_189 = icmp eq i2 %trunc_ln126_141, 1" [./layer.h:128]   --->   Operation 2914 'icmp' 'icmp_ln128_189' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2915 [1/1] (0.95ns)   --->   "%icmp_ln129_189 = icmp eq i2 %trunc_ln126_141, -2" [./layer.h:129]   --->   Operation 2915 'icmp' 'icmp_ln129_189' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2916 [1/1] (1.91ns)   --->   "%sub_ln701_189 = sub i8 0, %input_47_1_0_V_lo" [./layer.h:129]   --->   Operation 2916 'sub' 'sub_ln701_189' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_210)   --->   "%xor_ln128_189 = xor i1 %icmp_ln128_189, true" [./layer.h:128]   --->   Operation 2917 'xor' 'xor_ln128_189' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_210)   --->   "%and_ln129_189 = and i1 %icmp_ln129_189, %xor_ln128_189" [./layer.h:129]   --->   Operation 2918 'and' 'and_ln129_189' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_210)   --->   "%select_ln128_189 = select i1 %icmp_ln128_189, i8 %input_47_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2919 'select' 'select_ln128_189' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_210)   --->   "%select_ln129_189 = select i1 %and_ln129_189, i8 %sub_ln701_189, i8 %select_ln128_189" [./layer.h:129]   --->   Operation 2920 'select' 'select_ln129_189' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_210)   --->   "%shl_ln703_188 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_189, i16 0)" [./layer.h:130]   --->   Operation 2921 'bitconcatenate' 'shl_ln703_188' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_210)   --->   "%sext_ln703_189 = sext i24 %shl_ln703_188 to i25" [./layer.h:130]   --->   Operation 2922 'sext' 'sext_ln703_189' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2923 [1/1] (0.00ns)   --->   "%trunc_ln126_142 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_47_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2923 'partselect' 'trunc_ln126_142' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2924 [1/1] (0.95ns)   --->   "%icmp_ln128_190 = icmp eq i2 %trunc_ln126_142, 1" [./layer.h:128]   --->   Operation 2924 'icmp' 'icmp_ln128_190' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2925 [1/1] (0.95ns)   --->   "%icmp_ln129_190 = icmp eq i2 %trunc_ln126_142, -2" [./layer.h:129]   --->   Operation 2925 'icmp' 'icmp_ln129_190' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2926 [1/1] (1.91ns)   --->   "%sub_ln701_190 = sub i8 0, %input_47_2_0_V_lo" [./layer.h:129]   --->   Operation 2926 'sub' 'sub_ln701_190' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_189)   --->   "%xor_ln128_190 = xor i1 %icmp_ln128_190, true" [./layer.h:128]   --->   Operation 2927 'xor' 'xor_ln128_190' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_189)   --->   "%and_ln129_190 = and i1 %icmp_ln129_190, %xor_ln128_190" [./layer.h:129]   --->   Operation 2928 'and' 'and_ln129_190' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_189)   --->   "%select_ln128_190 = select i1 %icmp_ln128_190, i8 %input_47_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2929 'select' 'select_ln128_190' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_189)   --->   "%select_ln129_190 = select i1 %and_ln129_190, i8 %sub_ln701_190, i8 %select_ln128_190" [./layer.h:129]   --->   Operation 2930 'select' 'select_ln129_190' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2931 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_189 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_190, i16 0)" [./layer.h:130]   --->   Operation 2931 'bitconcatenate' 'shl_ln703_189' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_210)   --->   "%sext_ln703_190 = sext i24 %shl_ln703_189 to i25" [./layer.h:130]   --->   Operation 2932 'sext' 'sext_ln703_190' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2933 [1/1] (0.00ns)   --->   "%trunc_ln128_46 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_47_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2933 'partselect' 'trunc_ln128_46' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2934 [1/1] (0.95ns)   --->   "%icmp_ln128_191 = icmp eq i2 %trunc_ln128_46, 1" [./layer.h:128]   --->   Operation 2934 'icmp' 'icmp_ln128_191' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2935 [1/1] (0.95ns)   --->   "%icmp_ln129_191 = icmp eq i2 %trunc_ln128_46, -2" [./layer.h:129]   --->   Operation 2935 'icmp' 'icmp_ln129_191' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2936 [1/1] (1.91ns)   --->   "%sub_ln701_191 = sub i8 0, %input_47_3_0_V_lo" [./layer.h:129]   --->   Operation 2936 'sub' 'sub_ln701_191' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_216)   --->   "%xor_ln128_191 = xor i1 %icmp_ln128_191, true" [./layer.h:128]   --->   Operation 2937 'xor' 'xor_ln128_191' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_216)   --->   "%and_ln129_191 = and i1 %icmp_ln129_191, %xor_ln128_191" [./layer.h:129]   --->   Operation 2938 'and' 'and_ln129_191' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_216)   --->   "%select_ln128_191 = select i1 %icmp_ln128_191, i8 %input_47_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2939 'select' 'select_ln128_191' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_216)   --->   "%select_ln129_191 = select i1 %and_ln129_191, i8 %sub_ln701_191, i8 %select_ln128_191" [./layer.h:129]   --->   Operation 2940 'select' 'select_ln129_191' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_216)   --->   "%shl_ln703_190 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_191, i16 0)" [./layer.h:130]   --->   Operation 2941 'bitconcatenate' 'shl_ln703_190' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_216)   --->   "%sext_ln703_191 = sext i24 %shl_ln703_190 to i25" [./layer.h:130]   --->   Operation 2942 'sext' 'sext_ln703_191' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2943 [1/2] (3.25ns)   --->   "%packed_weights_48_l = load i8* %packed_weights_48_a, align 1" [./layer.h:124]   --->   Operation 2943 'load' 'packed_weights_48_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2944 [1/1] (0.00ns)   --->   "%trunc_ln126_143 = trunc i8 %packed_weights_48_l to i2" [./layer.h:126]   --->   Operation 2944 'trunc' 'trunc_ln126_143' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2945 [1/1] (0.95ns)   --->   "%icmp_ln128_192 = icmp eq i2 %trunc_ln126_143, 1" [./layer.h:128]   --->   Operation 2945 'icmp' 'icmp_ln128_192' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2946 [1/1] (0.95ns)   --->   "%icmp_ln129_192 = icmp eq i2 %trunc_ln126_143, -2" [./layer.h:129]   --->   Operation 2946 'icmp' 'icmp_ln129_192' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2947 [1/1] (1.91ns)   --->   "%sub_ln701_192 = sub i8 0, %input_48_0_0_V_lo" [./layer.h:129]   --->   Operation 2947 'sub' 'sub_ln701_192' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_191)   --->   "%xor_ln128_192 = xor i1 %icmp_ln128_192, true" [./layer.h:128]   --->   Operation 2948 'xor' 'xor_ln128_192' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_191)   --->   "%and_ln129_192 = and i1 %icmp_ln129_192, %xor_ln128_192" [./layer.h:129]   --->   Operation 2949 'and' 'and_ln129_192' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_191)   --->   "%select_ln128_192 = select i1 %icmp_ln128_192, i8 %input_48_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2950 'select' 'select_ln128_192' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_191)   --->   "%select_ln129_192 = select i1 %and_ln129_192, i8 %sub_ln701_192, i8 %select_ln128_192" [./layer.h:129]   --->   Operation 2951 'select' 'select_ln129_192' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2952 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_191 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_192, i16 0)" [./layer.h:130]   --->   Operation 2952 'bitconcatenate' 'shl_ln703_191' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_216)   --->   "%sext_ln703_192 = sext i24 %shl_ln703_191 to i25" [./layer.h:130]   --->   Operation 2953 'sext' 'sext_ln703_192' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2954 [1/1] (0.00ns)   --->   "%trunc_ln126_144 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_48_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2954 'partselect' 'trunc_ln126_144' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2955 [1/1] (0.95ns)   --->   "%icmp_ln128_193 = icmp eq i2 %trunc_ln126_144, 1" [./layer.h:128]   --->   Operation 2955 'icmp' 'icmp_ln128_193' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2956 [1/1] (0.95ns)   --->   "%icmp_ln129_193 = icmp eq i2 %trunc_ln126_144, -2" [./layer.h:129]   --->   Operation 2956 'icmp' 'icmp_ln129_193' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2957 [1/1] (1.91ns)   --->   "%sub_ln701_193 = sub i8 0, %input_48_1_0_V_lo" [./layer.h:129]   --->   Operation 2957 'sub' 'sub_ln701_193' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_217)   --->   "%xor_ln128_193 = xor i1 %icmp_ln128_193, true" [./layer.h:128]   --->   Operation 2958 'xor' 'xor_ln128_193' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_217)   --->   "%and_ln129_193 = and i1 %icmp_ln129_193, %xor_ln128_193" [./layer.h:129]   --->   Operation 2959 'and' 'and_ln129_193' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_217)   --->   "%select_ln128_193 = select i1 %icmp_ln128_193, i8 %input_48_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2960 'select' 'select_ln128_193' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_217)   --->   "%select_ln129_193 = select i1 %and_ln129_193, i8 %sub_ln701_193, i8 %select_ln128_193" [./layer.h:129]   --->   Operation 2961 'select' 'select_ln129_193' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_217)   --->   "%shl_ln703_192 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_193, i16 0)" [./layer.h:130]   --->   Operation 2962 'bitconcatenate' 'shl_ln703_192' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_217)   --->   "%sext_ln703_193 = sext i24 %shl_ln703_192 to i25" [./layer.h:130]   --->   Operation 2963 'sext' 'sext_ln703_193' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2964 [1/1] (0.00ns)   --->   "%trunc_ln126_145 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_48_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 2964 'partselect' 'trunc_ln126_145' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2965 [1/1] (0.95ns)   --->   "%icmp_ln128_194 = icmp eq i2 %trunc_ln126_145, 1" [./layer.h:128]   --->   Operation 2965 'icmp' 'icmp_ln128_194' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2966 [1/1] (0.95ns)   --->   "%icmp_ln129_194 = icmp eq i2 %trunc_ln126_145, -2" [./layer.h:129]   --->   Operation 2966 'icmp' 'icmp_ln129_194' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2967 [1/1] (1.91ns)   --->   "%sub_ln701_194 = sub i8 0, %input_48_2_0_V_lo" [./layer.h:129]   --->   Operation 2967 'sub' 'sub_ln701_194' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_193)   --->   "%xor_ln128_194 = xor i1 %icmp_ln128_194, true" [./layer.h:128]   --->   Operation 2968 'xor' 'xor_ln128_194' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_193)   --->   "%and_ln129_194 = and i1 %icmp_ln129_194, %xor_ln128_194" [./layer.h:129]   --->   Operation 2969 'and' 'and_ln129_194' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_193)   --->   "%select_ln128_194 = select i1 %icmp_ln128_194, i8 %input_48_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2970 'select' 'select_ln128_194' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_193)   --->   "%select_ln129_194 = select i1 %and_ln129_194, i8 %sub_ln701_194, i8 %select_ln128_194" [./layer.h:129]   --->   Operation 2971 'select' 'select_ln129_194' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2972 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_193 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_194, i16 0)" [./layer.h:130]   --->   Operation 2972 'bitconcatenate' 'shl_ln703_193' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_217)   --->   "%sext_ln703_194 = sext i24 %shl_ln703_193 to i25" [./layer.h:130]   --->   Operation 2973 'sext' 'sext_ln703_194' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2974 [1/1] (0.00ns)   --->   "%trunc_ln128_47 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_48_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 2974 'partselect' 'trunc_ln128_47' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2975 [1/1] (0.95ns)   --->   "%icmp_ln128_195 = icmp eq i2 %trunc_ln128_47, 1" [./layer.h:128]   --->   Operation 2975 'icmp' 'icmp_ln128_195' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2976 [1/1] (0.95ns)   --->   "%icmp_ln129_195 = icmp eq i2 %trunc_ln128_47, -2" [./layer.h:129]   --->   Operation 2976 'icmp' 'icmp_ln129_195' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2977 [1/1] (1.91ns)   --->   "%sub_ln701_195 = sub i8 0, %input_48_3_0_V_lo" [./layer.h:129]   --->   Operation 2977 'sub' 'sub_ln701_195' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_219)   --->   "%xor_ln128_195 = xor i1 %icmp_ln128_195, true" [./layer.h:128]   --->   Operation 2978 'xor' 'xor_ln128_195' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_219)   --->   "%and_ln129_195 = and i1 %icmp_ln129_195, %xor_ln128_195" [./layer.h:129]   --->   Operation 2979 'and' 'and_ln129_195' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_219)   --->   "%select_ln128_195 = select i1 %icmp_ln128_195, i8 %input_48_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2980 'select' 'select_ln128_195' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_219)   --->   "%select_ln129_195 = select i1 %and_ln129_195, i8 %sub_ln701_195, i8 %select_ln128_195" [./layer.h:129]   --->   Operation 2981 'select' 'select_ln129_195' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_219)   --->   "%shl_ln703_194 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_195, i16 0)" [./layer.h:130]   --->   Operation 2982 'bitconcatenate' 'shl_ln703_194' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_219)   --->   "%sext_ln703_195 = sext i24 %shl_ln703_194 to i25" [./layer.h:130]   --->   Operation 2983 'sext' 'sext_ln703_195' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2984 [1/2] (3.25ns)   --->   "%packed_weights_49_l = load i8* %packed_weights_49_a, align 1" [./layer.h:124]   --->   Operation 2984 'load' 'packed_weights_49_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 2985 [1/1] (0.00ns)   --->   "%trunc_ln126_146 = trunc i8 %packed_weights_49_l to i2" [./layer.h:126]   --->   Operation 2985 'trunc' 'trunc_ln126_146' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2986 [1/1] (0.95ns)   --->   "%icmp_ln128_196 = icmp eq i2 %trunc_ln126_146, 1" [./layer.h:128]   --->   Operation 2986 'icmp' 'icmp_ln128_196' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2987 [1/1] (0.95ns)   --->   "%icmp_ln129_196 = icmp eq i2 %trunc_ln126_146, -2" [./layer.h:129]   --->   Operation 2987 'icmp' 'icmp_ln129_196' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2988 [1/1] (1.91ns)   --->   "%sub_ln701_196 = sub i8 0, %input_49_0_0_V_lo" [./layer.h:129]   --->   Operation 2988 'sub' 'sub_ln701_196' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_195)   --->   "%xor_ln128_196 = xor i1 %icmp_ln128_196, true" [./layer.h:128]   --->   Operation 2989 'xor' 'xor_ln128_196' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_195)   --->   "%and_ln129_196 = and i1 %icmp_ln129_196, %xor_ln128_196" [./layer.h:129]   --->   Operation 2990 'and' 'and_ln129_196' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_195)   --->   "%select_ln128_196 = select i1 %icmp_ln128_196, i8 %input_49_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 2991 'select' 'select_ln128_196' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_195)   --->   "%select_ln129_196 = select i1 %and_ln129_196, i8 %sub_ln701_196, i8 %select_ln128_196" [./layer.h:129]   --->   Operation 2992 'select' 'select_ln129_196' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2993 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_195 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_196, i16 0)" [./layer.h:130]   --->   Operation 2993 'bitconcatenate' 'shl_ln703_195' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_219)   --->   "%sext_ln703_196 = sext i24 %shl_ln703_195 to i25" [./layer.h:130]   --->   Operation 2994 'sext' 'sext_ln703_196' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2995 [1/1] (0.00ns)   --->   "%trunc_ln126_147 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_49_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 2995 'partselect' 'trunc_ln126_147' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 2996 [1/1] (0.95ns)   --->   "%icmp_ln128_197 = icmp eq i2 %trunc_ln126_147, 1" [./layer.h:128]   --->   Operation 2996 'icmp' 'icmp_ln128_197' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2997 [1/1] (0.95ns)   --->   "%icmp_ln129_197 = icmp eq i2 %trunc_ln126_147, -2" [./layer.h:129]   --->   Operation 2997 'icmp' 'icmp_ln129_197' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2998 [1/1] (1.91ns)   --->   "%sub_ln701_197 = sub i8 0, %input_49_1_0_V_lo" [./layer.h:129]   --->   Operation 2998 'sub' 'sub_ln701_197' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_220)   --->   "%xor_ln128_197 = xor i1 %icmp_ln128_197, true" [./layer.h:128]   --->   Operation 2999 'xor' 'xor_ln128_197' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_220)   --->   "%and_ln129_197 = and i1 %icmp_ln129_197, %xor_ln128_197" [./layer.h:129]   --->   Operation 3000 'and' 'and_ln129_197' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_220)   --->   "%select_ln128_197 = select i1 %icmp_ln128_197, i8 %input_49_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3001 'select' 'select_ln128_197' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_220)   --->   "%select_ln129_197 = select i1 %and_ln129_197, i8 %sub_ln701_197, i8 %select_ln128_197" [./layer.h:129]   --->   Operation 3002 'select' 'select_ln129_197' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_220)   --->   "%shl_ln703_196 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_197, i16 0)" [./layer.h:130]   --->   Operation 3003 'bitconcatenate' 'shl_ln703_196' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_220)   --->   "%sext_ln703_197 = sext i24 %shl_ln703_196 to i25" [./layer.h:130]   --->   Operation 3004 'sext' 'sext_ln703_197' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3005 [1/1] (0.00ns)   --->   "%trunc_ln126_148 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_49_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3005 'partselect' 'trunc_ln126_148' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3006 [1/1] (0.95ns)   --->   "%icmp_ln128_198 = icmp eq i2 %trunc_ln126_148, 1" [./layer.h:128]   --->   Operation 3006 'icmp' 'icmp_ln128_198' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3007 [1/1] (0.95ns)   --->   "%icmp_ln129_198 = icmp eq i2 %trunc_ln126_148, -2" [./layer.h:129]   --->   Operation 3007 'icmp' 'icmp_ln129_198' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3008 [1/1] (1.91ns)   --->   "%sub_ln701_198 = sub i8 0, %input_49_2_0_V_lo" [./layer.h:129]   --->   Operation 3008 'sub' 'sub_ln701_198' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_197)   --->   "%xor_ln128_198 = xor i1 %icmp_ln128_198, true" [./layer.h:128]   --->   Operation 3009 'xor' 'xor_ln128_198' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_197)   --->   "%and_ln129_198 = and i1 %icmp_ln129_198, %xor_ln128_198" [./layer.h:129]   --->   Operation 3010 'and' 'and_ln129_198' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_197)   --->   "%select_ln128_198 = select i1 %icmp_ln128_198, i8 %input_49_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3011 'select' 'select_ln128_198' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_197)   --->   "%select_ln129_198 = select i1 %and_ln129_198, i8 %sub_ln701_198, i8 %select_ln128_198" [./layer.h:129]   --->   Operation 3012 'select' 'select_ln129_198' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3013 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_197 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_198, i16 0)" [./layer.h:130]   --->   Operation 3013 'bitconcatenate' 'shl_ln703_197' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_220)   --->   "%sext_ln703_198 = sext i24 %shl_ln703_197 to i25" [./layer.h:130]   --->   Operation 3014 'sext' 'sext_ln703_198' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3015 [1/1] (0.00ns)   --->   "%trunc_ln128_48 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_49_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3015 'partselect' 'trunc_ln128_48' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3016 [1/1] (0.95ns)   --->   "%icmp_ln128_199 = icmp eq i2 %trunc_ln128_48, 1" [./layer.h:128]   --->   Operation 3016 'icmp' 'icmp_ln128_199' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3017 [1/1] (0.95ns)   --->   "%icmp_ln129_199 = icmp eq i2 %trunc_ln128_48, -2" [./layer.h:129]   --->   Operation 3017 'icmp' 'icmp_ln129_199' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3018 [1/1] (1.91ns)   --->   "%sub_ln701_199 = sub i8 0, %input_49_3_0_V_lo" [./layer.h:129]   --->   Operation 3018 'sub' 'sub_ln701_199' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_223)   --->   "%xor_ln128_199 = xor i1 %icmp_ln128_199, true" [./layer.h:128]   --->   Operation 3019 'xor' 'xor_ln128_199' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_223)   --->   "%and_ln129_199 = and i1 %icmp_ln129_199, %xor_ln128_199" [./layer.h:129]   --->   Operation 3020 'and' 'and_ln129_199' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_223)   --->   "%select_ln128_199 = select i1 %icmp_ln128_199, i8 %input_49_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3021 'select' 'select_ln128_199' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_223)   --->   "%select_ln129_199 = select i1 %and_ln129_199, i8 %sub_ln701_199, i8 %select_ln128_199" [./layer.h:129]   --->   Operation 3022 'select' 'select_ln129_199' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_223)   --->   "%shl_ln703_198 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_199, i16 0)" [./layer.h:130]   --->   Operation 3023 'bitconcatenate' 'shl_ln703_198' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_223)   --->   "%sext_ln703_199 = sext i24 %shl_ln703_198 to i25" [./layer.h:130]   --->   Operation 3024 'sext' 'sext_ln703_199' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3025 [1/2] (3.25ns)   --->   "%packed_weights_50_l = load i8* %packed_weights_50_a, align 1" [./layer.h:124]   --->   Operation 3025 'load' 'packed_weights_50_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3026 [1/1] (0.00ns)   --->   "%trunc_ln126_149 = trunc i8 %packed_weights_50_l to i2" [./layer.h:126]   --->   Operation 3026 'trunc' 'trunc_ln126_149' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3027 [1/1] (0.95ns)   --->   "%icmp_ln128_200 = icmp eq i2 %trunc_ln126_149, 1" [./layer.h:128]   --->   Operation 3027 'icmp' 'icmp_ln128_200' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3028 [1/1] (0.95ns)   --->   "%icmp_ln129_200 = icmp eq i2 %trunc_ln126_149, -2" [./layer.h:129]   --->   Operation 3028 'icmp' 'icmp_ln129_200' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3029 [1/1] (1.91ns)   --->   "%sub_ln701_200 = sub i8 0, %input_50_0_0_V_lo" [./layer.h:129]   --->   Operation 3029 'sub' 'sub_ln701_200' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_199)   --->   "%xor_ln128_200 = xor i1 %icmp_ln128_200, true" [./layer.h:128]   --->   Operation 3030 'xor' 'xor_ln128_200' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_199)   --->   "%and_ln129_200 = and i1 %icmp_ln129_200, %xor_ln128_200" [./layer.h:129]   --->   Operation 3031 'and' 'and_ln129_200' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_199)   --->   "%select_ln128_200 = select i1 %icmp_ln128_200, i8 %input_50_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3032 'select' 'select_ln128_200' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_199)   --->   "%select_ln129_200 = select i1 %and_ln129_200, i8 %sub_ln701_200, i8 %select_ln128_200" [./layer.h:129]   --->   Operation 3033 'select' 'select_ln129_200' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3034 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_199 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_200, i16 0)" [./layer.h:130]   --->   Operation 3034 'bitconcatenate' 'shl_ln703_199' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_223)   --->   "%sext_ln703_200 = sext i24 %shl_ln703_199 to i25" [./layer.h:130]   --->   Operation 3035 'sext' 'sext_ln703_200' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3036 [1/1] (0.00ns)   --->   "%trunc_ln126_150 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_50_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3036 'partselect' 'trunc_ln126_150' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3037 [1/1] (0.95ns)   --->   "%icmp_ln128_201 = icmp eq i2 %trunc_ln126_150, 1" [./layer.h:128]   --->   Operation 3037 'icmp' 'icmp_ln128_201' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3038 [1/1] (0.95ns)   --->   "%icmp_ln129_201 = icmp eq i2 %trunc_ln126_150, -2" [./layer.h:129]   --->   Operation 3038 'icmp' 'icmp_ln129_201' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3039 [1/1] (1.91ns)   --->   "%sub_ln701_201 = sub i8 0, %input_50_1_0_V_lo" [./layer.h:129]   --->   Operation 3039 'sub' 'sub_ln701_201' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_224)   --->   "%xor_ln128_201 = xor i1 %icmp_ln128_201, true" [./layer.h:128]   --->   Operation 3040 'xor' 'xor_ln128_201' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_224)   --->   "%and_ln129_201 = and i1 %icmp_ln129_201, %xor_ln128_201" [./layer.h:129]   --->   Operation 3041 'and' 'and_ln129_201' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_224)   --->   "%select_ln128_201 = select i1 %icmp_ln128_201, i8 %input_50_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3042 'select' 'select_ln128_201' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_224)   --->   "%select_ln129_201 = select i1 %and_ln129_201, i8 %sub_ln701_201, i8 %select_ln128_201" [./layer.h:129]   --->   Operation 3043 'select' 'select_ln129_201' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_224)   --->   "%shl_ln703_200 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_201, i16 0)" [./layer.h:130]   --->   Operation 3044 'bitconcatenate' 'shl_ln703_200' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_224)   --->   "%sext_ln703_201 = sext i24 %shl_ln703_200 to i25" [./layer.h:130]   --->   Operation 3045 'sext' 'sext_ln703_201' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3046 [1/1] (0.00ns)   --->   "%trunc_ln126_151 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_50_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3046 'partselect' 'trunc_ln126_151' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3047 [1/1] (0.95ns)   --->   "%icmp_ln128_202 = icmp eq i2 %trunc_ln126_151, 1" [./layer.h:128]   --->   Operation 3047 'icmp' 'icmp_ln128_202' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3048 [1/1] (0.95ns)   --->   "%icmp_ln129_202 = icmp eq i2 %trunc_ln126_151, -2" [./layer.h:129]   --->   Operation 3048 'icmp' 'icmp_ln129_202' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3049 [1/1] (1.91ns)   --->   "%sub_ln701_202 = sub i8 0, %input_50_2_0_V_lo" [./layer.h:129]   --->   Operation 3049 'sub' 'sub_ln701_202' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_201)   --->   "%xor_ln128_202 = xor i1 %icmp_ln128_202, true" [./layer.h:128]   --->   Operation 3050 'xor' 'xor_ln128_202' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_201)   --->   "%and_ln129_202 = and i1 %icmp_ln129_202, %xor_ln128_202" [./layer.h:129]   --->   Operation 3051 'and' 'and_ln129_202' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_201)   --->   "%select_ln128_202 = select i1 %icmp_ln128_202, i8 %input_50_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3052 'select' 'select_ln128_202' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_201)   --->   "%select_ln129_202 = select i1 %and_ln129_202, i8 %sub_ln701_202, i8 %select_ln128_202" [./layer.h:129]   --->   Operation 3053 'select' 'select_ln129_202' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3054 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_201 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_202, i16 0)" [./layer.h:130]   --->   Operation 3054 'bitconcatenate' 'shl_ln703_201' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_224)   --->   "%sext_ln703_202 = sext i24 %shl_ln703_201 to i25" [./layer.h:130]   --->   Operation 3055 'sext' 'sext_ln703_202' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3056 [1/1] (0.00ns)   --->   "%trunc_ln128_49 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_50_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3056 'partselect' 'trunc_ln128_49' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3057 [1/1] (0.95ns)   --->   "%icmp_ln128_203 = icmp eq i2 %trunc_ln128_49, 1" [./layer.h:128]   --->   Operation 3057 'icmp' 'icmp_ln128_203' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3058 [1/1] (0.95ns)   --->   "%icmp_ln129_203 = icmp eq i2 %trunc_ln128_49, -2" [./layer.h:129]   --->   Operation 3058 'icmp' 'icmp_ln129_203' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3059 [1/1] (1.91ns)   --->   "%sub_ln701_203 = sub i8 0, %input_50_3_0_V_lo" [./layer.h:129]   --->   Operation 3059 'sub' 'sub_ln701_203' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_226)   --->   "%xor_ln128_203 = xor i1 %icmp_ln128_203, true" [./layer.h:128]   --->   Operation 3060 'xor' 'xor_ln128_203' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3061 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_226)   --->   "%and_ln129_203 = and i1 %icmp_ln129_203, %xor_ln128_203" [./layer.h:129]   --->   Operation 3061 'and' 'and_ln129_203' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_226)   --->   "%select_ln128_203 = select i1 %icmp_ln128_203, i8 %input_50_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3062 'select' 'select_ln128_203' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_226)   --->   "%select_ln129_203 = select i1 %and_ln129_203, i8 %sub_ln701_203, i8 %select_ln128_203" [./layer.h:129]   --->   Operation 3063 'select' 'select_ln129_203' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_226)   --->   "%shl_ln703_202 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_203, i16 0)" [./layer.h:130]   --->   Operation 3064 'bitconcatenate' 'shl_ln703_202' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3065 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_226)   --->   "%sext_ln703_203 = sext i24 %shl_ln703_202 to i25" [./layer.h:130]   --->   Operation 3065 'sext' 'sext_ln703_203' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3066 [1/2] (3.25ns)   --->   "%packed_weights_51_l = load i8* %packed_weights_51_a, align 1" [./layer.h:124]   --->   Operation 3066 'load' 'packed_weights_51_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3067 [1/1] (0.00ns)   --->   "%trunc_ln126_152 = trunc i8 %packed_weights_51_l to i2" [./layer.h:126]   --->   Operation 3067 'trunc' 'trunc_ln126_152' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3068 [1/1] (0.95ns)   --->   "%icmp_ln128_204 = icmp eq i2 %trunc_ln126_152, 1" [./layer.h:128]   --->   Operation 3068 'icmp' 'icmp_ln128_204' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3069 [1/1] (0.95ns)   --->   "%icmp_ln129_204 = icmp eq i2 %trunc_ln126_152, -2" [./layer.h:129]   --->   Operation 3069 'icmp' 'icmp_ln129_204' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3070 [1/1] (1.91ns)   --->   "%sub_ln701_204 = sub i8 0, %input_51_0_0_V_lo" [./layer.h:129]   --->   Operation 3070 'sub' 'sub_ln701_204' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_203)   --->   "%xor_ln128_204 = xor i1 %icmp_ln128_204, true" [./layer.h:128]   --->   Operation 3071 'xor' 'xor_ln128_204' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_203)   --->   "%and_ln129_204 = and i1 %icmp_ln129_204, %xor_ln128_204" [./layer.h:129]   --->   Operation 3072 'and' 'and_ln129_204' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_203)   --->   "%select_ln128_204 = select i1 %icmp_ln128_204, i8 %input_51_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3073 'select' 'select_ln128_204' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_203)   --->   "%select_ln129_204 = select i1 %and_ln129_204, i8 %sub_ln701_204, i8 %select_ln128_204" [./layer.h:129]   --->   Operation 3074 'select' 'select_ln129_204' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3075 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_203 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_204, i16 0)" [./layer.h:130]   --->   Operation 3075 'bitconcatenate' 'shl_ln703_203' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3076 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_226)   --->   "%sext_ln703_204 = sext i24 %shl_ln703_203 to i25" [./layer.h:130]   --->   Operation 3076 'sext' 'sext_ln703_204' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3077 [1/1] (0.00ns)   --->   "%trunc_ln126_153 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_51_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3077 'partselect' 'trunc_ln126_153' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3078 [1/1] (0.95ns)   --->   "%icmp_ln128_205 = icmp eq i2 %trunc_ln126_153, 1" [./layer.h:128]   --->   Operation 3078 'icmp' 'icmp_ln128_205' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3079 [1/1] (0.95ns)   --->   "%icmp_ln129_205 = icmp eq i2 %trunc_ln126_153, -2" [./layer.h:129]   --->   Operation 3079 'icmp' 'icmp_ln129_205' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3080 [1/1] (1.91ns)   --->   "%sub_ln701_205 = sub i8 0, %input_51_1_0_V_lo" [./layer.h:129]   --->   Operation 3080 'sub' 'sub_ln701_205' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_227)   --->   "%xor_ln128_205 = xor i1 %icmp_ln128_205, true" [./layer.h:128]   --->   Operation 3081 'xor' 'xor_ln128_205' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3082 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_227)   --->   "%and_ln129_205 = and i1 %icmp_ln129_205, %xor_ln128_205" [./layer.h:129]   --->   Operation 3082 'and' 'and_ln129_205' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_227)   --->   "%select_ln128_205 = select i1 %icmp_ln128_205, i8 %input_51_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3083 'select' 'select_ln128_205' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_227)   --->   "%select_ln129_205 = select i1 %and_ln129_205, i8 %sub_ln701_205, i8 %select_ln128_205" [./layer.h:129]   --->   Operation 3084 'select' 'select_ln129_205' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_227)   --->   "%shl_ln703_204 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_205, i16 0)" [./layer.h:130]   --->   Operation 3085 'bitconcatenate' 'shl_ln703_204' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_227)   --->   "%sext_ln703_205 = sext i24 %shl_ln703_204 to i25" [./layer.h:130]   --->   Operation 3086 'sext' 'sext_ln703_205' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3087 [1/1] (0.00ns)   --->   "%trunc_ln126_154 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_51_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3087 'partselect' 'trunc_ln126_154' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3088 [1/1] (0.95ns)   --->   "%icmp_ln128_206 = icmp eq i2 %trunc_ln126_154, 1" [./layer.h:128]   --->   Operation 3088 'icmp' 'icmp_ln128_206' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3089 [1/1] (0.95ns)   --->   "%icmp_ln129_206 = icmp eq i2 %trunc_ln126_154, -2" [./layer.h:129]   --->   Operation 3089 'icmp' 'icmp_ln129_206' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3090 [1/1] (1.91ns)   --->   "%sub_ln701_206 = sub i8 0, %input_51_2_0_V_lo" [./layer.h:129]   --->   Operation 3090 'sub' 'sub_ln701_206' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_205)   --->   "%xor_ln128_206 = xor i1 %icmp_ln128_206, true" [./layer.h:128]   --->   Operation 3091 'xor' 'xor_ln128_206' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_205)   --->   "%and_ln129_206 = and i1 %icmp_ln129_206, %xor_ln128_206" [./layer.h:129]   --->   Operation 3092 'and' 'and_ln129_206' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_205)   --->   "%select_ln128_206 = select i1 %icmp_ln128_206, i8 %input_51_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3093 'select' 'select_ln128_206' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_205)   --->   "%select_ln129_206 = select i1 %and_ln129_206, i8 %sub_ln701_206, i8 %select_ln128_206" [./layer.h:129]   --->   Operation 3094 'select' 'select_ln129_206' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3095 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_205 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_206, i16 0)" [./layer.h:130]   --->   Operation 3095 'bitconcatenate' 'shl_ln703_205' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_227)   --->   "%sext_ln703_206 = sext i24 %shl_ln703_205 to i25" [./layer.h:130]   --->   Operation 3096 'sext' 'sext_ln703_206' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3097 [1/1] (0.00ns)   --->   "%trunc_ln128_50 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_51_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3097 'partselect' 'trunc_ln128_50' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3098 [1/1] (0.95ns)   --->   "%icmp_ln128_207 = icmp eq i2 %trunc_ln128_50, 1" [./layer.h:128]   --->   Operation 3098 'icmp' 'icmp_ln128_207' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3099 [1/1] (0.95ns)   --->   "%icmp_ln129_207 = icmp eq i2 %trunc_ln128_50, -2" [./layer.h:129]   --->   Operation 3099 'icmp' 'icmp_ln129_207' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3100 [1/1] (1.91ns)   --->   "%sub_ln701_207 = sub i8 0, %input_51_3_0_V_lo" [./layer.h:129]   --->   Operation 3100 'sub' 'sub_ln701_207' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_231)   --->   "%xor_ln128_207 = xor i1 %icmp_ln128_207, true" [./layer.h:128]   --->   Operation 3101 'xor' 'xor_ln128_207' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_231)   --->   "%and_ln129_207 = and i1 %icmp_ln129_207, %xor_ln128_207" [./layer.h:129]   --->   Operation 3102 'and' 'and_ln129_207' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_231)   --->   "%select_ln128_207 = select i1 %icmp_ln128_207, i8 %input_51_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3103 'select' 'select_ln128_207' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_231)   --->   "%select_ln129_207 = select i1 %and_ln129_207, i8 %sub_ln701_207, i8 %select_ln128_207" [./layer.h:129]   --->   Operation 3104 'select' 'select_ln129_207' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3105 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_231)   --->   "%shl_ln703_206 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_207, i16 0)" [./layer.h:130]   --->   Operation 3105 'bitconcatenate' 'shl_ln703_206' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_231)   --->   "%sext_ln703_207 = sext i24 %shl_ln703_206 to i25" [./layer.h:130]   --->   Operation 3106 'sext' 'sext_ln703_207' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3107 [1/2] (3.25ns)   --->   "%packed_weights_52_l = load i8* %packed_weights_52_a, align 1" [./layer.h:124]   --->   Operation 3107 'load' 'packed_weights_52_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3108 [1/1] (0.00ns)   --->   "%trunc_ln126_155 = trunc i8 %packed_weights_52_l to i2" [./layer.h:126]   --->   Operation 3108 'trunc' 'trunc_ln126_155' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3109 [1/1] (0.95ns)   --->   "%icmp_ln128_208 = icmp eq i2 %trunc_ln126_155, 1" [./layer.h:128]   --->   Operation 3109 'icmp' 'icmp_ln128_208' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3110 [1/1] (0.95ns)   --->   "%icmp_ln129_208 = icmp eq i2 %trunc_ln126_155, -2" [./layer.h:129]   --->   Operation 3110 'icmp' 'icmp_ln129_208' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3111 [1/1] (1.91ns)   --->   "%sub_ln701_208 = sub i8 0, %input_52_0_0_V_lo" [./layer.h:129]   --->   Operation 3111 'sub' 'sub_ln701_208' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_207)   --->   "%xor_ln128_208 = xor i1 %icmp_ln128_208, true" [./layer.h:128]   --->   Operation 3112 'xor' 'xor_ln128_208' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_207)   --->   "%and_ln129_208 = and i1 %icmp_ln129_208, %xor_ln128_208" [./layer.h:129]   --->   Operation 3113 'and' 'and_ln129_208' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_207)   --->   "%select_ln128_208 = select i1 %icmp_ln128_208, i8 %input_52_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3114 'select' 'select_ln128_208' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_207)   --->   "%select_ln129_208 = select i1 %and_ln129_208, i8 %sub_ln701_208, i8 %select_ln128_208" [./layer.h:129]   --->   Operation 3115 'select' 'select_ln129_208' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3116 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_207 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_208, i16 0)" [./layer.h:130]   --->   Operation 3116 'bitconcatenate' 'shl_ln703_207' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_231)   --->   "%sext_ln703_208 = sext i24 %shl_ln703_207 to i25" [./layer.h:130]   --->   Operation 3117 'sext' 'sext_ln703_208' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3118 [1/1] (0.00ns)   --->   "%trunc_ln126_156 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_52_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3118 'partselect' 'trunc_ln126_156' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3119 [1/1] (0.95ns)   --->   "%icmp_ln128_209 = icmp eq i2 %trunc_ln126_156, 1" [./layer.h:128]   --->   Operation 3119 'icmp' 'icmp_ln128_209' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3120 [1/1] (0.95ns)   --->   "%icmp_ln129_209 = icmp eq i2 %trunc_ln126_156, -2" [./layer.h:129]   --->   Operation 3120 'icmp' 'icmp_ln129_209' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3121 [1/1] (1.91ns)   --->   "%sub_ln701_209 = sub i8 0, %input_52_1_0_V_lo" [./layer.h:129]   --->   Operation 3121 'sub' 'sub_ln701_209' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_232)   --->   "%xor_ln128_209 = xor i1 %icmp_ln128_209, true" [./layer.h:128]   --->   Operation 3122 'xor' 'xor_ln128_209' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_232)   --->   "%and_ln129_209 = and i1 %icmp_ln129_209, %xor_ln128_209" [./layer.h:129]   --->   Operation 3123 'and' 'and_ln129_209' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_232)   --->   "%select_ln128_209 = select i1 %icmp_ln128_209, i8 %input_52_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3124 'select' 'select_ln128_209' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_232)   --->   "%select_ln129_209 = select i1 %and_ln129_209, i8 %sub_ln701_209, i8 %select_ln128_209" [./layer.h:129]   --->   Operation 3125 'select' 'select_ln129_209' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_232)   --->   "%shl_ln703_208 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_209, i16 0)" [./layer.h:130]   --->   Operation 3126 'bitconcatenate' 'shl_ln703_208' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_232)   --->   "%sext_ln703_209 = sext i24 %shl_ln703_208 to i25" [./layer.h:130]   --->   Operation 3127 'sext' 'sext_ln703_209' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3128 [1/1] (0.00ns)   --->   "%trunc_ln126_157 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_52_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3128 'partselect' 'trunc_ln126_157' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3129 [1/1] (0.95ns)   --->   "%icmp_ln128_210 = icmp eq i2 %trunc_ln126_157, 1" [./layer.h:128]   --->   Operation 3129 'icmp' 'icmp_ln128_210' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3130 [1/1] (0.95ns)   --->   "%icmp_ln129_210 = icmp eq i2 %trunc_ln126_157, -2" [./layer.h:129]   --->   Operation 3130 'icmp' 'icmp_ln129_210' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3131 [1/1] (1.91ns)   --->   "%sub_ln701_210 = sub i8 0, %input_52_2_0_V_lo" [./layer.h:129]   --->   Operation 3131 'sub' 'sub_ln701_210' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_209)   --->   "%xor_ln128_210 = xor i1 %icmp_ln128_210, true" [./layer.h:128]   --->   Operation 3132 'xor' 'xor_ln128_210' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3133 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_209)   --->   "%and_ln129_210 = and i1 %icmp_ln129_210, %xor_ln128_210" [./layer.h:129]   --->   Operation 3133 'and' 'and_ln129_210' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3134 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_209)   --->   "%select_ln128_210 = select i1 %icmp_ln128_210, i8 %input_52_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3134 'select' 'select_ln128_210' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3135 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_209)   --->   "%select_ln129_210 = select i1 %and_ln129_210, i8 %sub_ln701_210, i8 %select_ln128_210" [./layer.h:129]   --->   Operation 3135 'select' 'select_ln129_210' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3136 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_209 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_210, i16 0)" [./layer.h:130]   --->   Operation 3136 'bitconcatenate' 'shl_ln703_209' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_232)   --->   "%sext_ln703_210 = sext i24 %shl_ln703_209 to i25" [./layer.h:130]   --->   Operation 3137 'sext' 'sext_ln703_210' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3138 [1/1] (0.00ns)   --->   "%trunc_ln128_51 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_52_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3138 'partselect' 'trunc_ln128_51' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3139 [1/1] (0.95ns)   --->   "%icmp_ln128_211 = icmp eq i2 %trunc_ln128_51, 1" [./layer.h:128]   --->   Operation 3139 'icmp' 'icmp_ln128_211' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3140 [1/1] (0.95ns)   --->   "%icmp_ln129_211 = icmp eq i2 %trunc_ln128_51, -2" [./layer.h:129]   --->   Operation 3140 'icmp' 'icmp_ln129_211' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3141 [1/1] (1.91ns)   --->   "%sub_ln701_211 = sub i8 0, %input_52_3_0_V_lo" [./layer.h:129]   --->   Operation 3141 'sub' 'sub_ln701_211' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_234)   --->   "%xor_ln128_211 = xor i1 %icmp_ln128_211, true" [./layer.h:128]   --->   Operation 3142 'xor' 'xor_ln128_211' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_234)   --->   "%and_ln129_211 = and i1 %icmp_ln129_211, %xor_ln128_211" [./layer.h:129]   --->   Operation 3143 'and' 'and_ln129_211' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_234)   --->   "%select_ln128_211 = select i1 %icmp_ln128_211, i8 %input_52_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3144 'select' 'select_ln128_211' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_234)   --->   "%select_ln129_211 = select i1 %and_ln129_211, i8 %sub_ln701_211, i8 %select_ln128_211" [./layer.h:129]   --->   Operation 3145 'select' 'select_ln129_211' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3146 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_234)   --->   "%shl_ln703_210 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_211, i16 0)" [./layer.h:130]   --->   Operation 3146 'bitconcatenate' 'shl_ln703_210' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_234)   --->   "%sext_ln703_211 = sext i24 %shl_ln703_210 to i25" [./layer.h:130]   --->   Operation 3147 'sext' 'sext_ln703_211' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3148 [1/2] (3.25ns)   --->   "%packed_weights_53_l = load i8* %packed_weights_53_a, align 1" [./layer.h:124]   --->   Operation 3148 'load' 'packed_weights_53_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3149 [1/1] (0.00ns)   --->   "%trunc_ln126_158 = trunc i8 %packed_weights_53_l to i2" [./layer.h:126]   --->   Operation 3149 'trunc' 'trunc_ln126_158' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3150 [1/1] (0.95ns)   --->   "%icmp_ln128_212 = icmp eq i2 %trunc_ln126_158, 1" [./layer.h:128]   --->   Operation 3150 'icmp' 'icmp_ln128_212' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3151 [1/1] (0.95ns)   --->   "%icmp_ln129_212 = icmp eq i2 %trunc_ln126_158, -2" [./layer.h:129]   --->   Operation 3151 'icmp' 'icmp_ln129_212' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3152 [1/1] (1.91ns)   --->   "%sub_ln701_212 = sub i8 0, %input_53_0_0_V_lo" [./layer.h:129]   --->   Operation 3152 'sub' 'sub_ln701_212' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_211)   --->   "%xor_ln128_212 = xor i1 %icmp_ln128_212, true" [./layer.h:128]   --->   Operation 3153 'xor' 'xor_ln128_212' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_211)   --->   "%and_ln129_212 = and i1 %icmp_ln129_212, %xor_ln128_212" [./layer.h:129]   --->   Operation 3154 'and' 'and_ln129_212' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_211)   --->   "%select_ln128_212 = select i1 %icmp_ln128_212, i8 %input_53_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3155 'select' 'select_ln128_212' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_211)   --->   "%select_ln129_212 = select i1 %and_ln129_212, i8 %sub_ln701_212, i8 %select_ln128_212" [./layer.h:129]   --->   Operation 3156 'select' 'select_ln129_212' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3157 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_211 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_212, i16 0)" [./layer.h:130]   --->   Operation 3157 'bitconcatenate' 'shl_ln703_211' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_234)   --->   "%sext_ln703_212 = sext i24 %shl_ln703_211 to i25" [./layer.h:130]   --->   Operation 3158 'sext' 'sext_ln703_212' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3159 [1/1] (0.00ns)   --->   "%trunc_ln126_159 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_53_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3159 'partselect' 'trunc_ln126_159' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3160 [1/1] (0.95ns)   --->   "%icmp_ln128_213 = icmp eq i2 %trunc_ln126_159, 1" [./layer.h:128]   --->   Operation 3160 'icmp' 'icmp_ln128_213' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3161 [1/1] (0.95ns)   --->   "%icmp_ln129_213 = icmp eq i2 %trunc_ln126_159, -2" [./layer.h:129]   --->   Operation 3161 'icmp' 'icmp_ln129_213' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3162 [1/1] (1.91ns)   --->   "%sub_ln701_213 = sub i8 0, %input_53_1_0_V_lo" [./layer.h:129]   --->   Operation 3162 'sub' 'sub_ln701_213' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_235)   --->   "%xor_ln128_213 = xor i1 %icmp_ln128_213, true" [./layer.h:128]   --->   Operation 3163 'xor' 'xor_ln128_213' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_235)   --->   "%and_ln129_213 = and i1 %icmp_ln129_213, %xor_ln128_213" [./layer.h:129]   --->   Operation 3164 'and' 'and_ln129_213' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_235)   --->   "%select_ln128_213 = select i1 %icmp_ln128_213, i8 %input_53_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3165 'select' 'select_ln128_213' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_235)   --->   "%select_ln129_213 = select i1 %and_ln129_213, i8 %sub_ln701_213, i8 %select_ln128_213" [./layer.h:129]   --->   Operation 3166 'select' 'select_ln129_213' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_235)   --->   "%shl_ln703_212 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_213, i16 0)" [./layer.h:130]   --->   Operation 3167 'bitconcatenate' 'shl_ln703_212' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_235)   --->   "%sext_ln703_213 = sext i24 %shl_ln703_212 to i25" [./layer.h:130]   --->   Operation 3168 'sext' 'sext_ln703_213' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3169 [1/1] (0.00ns)   --->   "%trunc_ln126_160 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_53_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3169 'partselect' 'trunc_ln126_160' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3170 [1/1] (0.95ns)   --->   "%icmp_ln128_214 = icmp eq i2 %trunc_ln126_160, 1" [./layer.h:128]   --->   Operation 3170 'icmp' 'icmp_ln128_214' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3171 [1/1] (0.95ns)   --->   "%icmp_ln129_214 = icmp eq i2 %trunc_ln126_160, -2" [./layer.h:129]   --->   Operation 3171 'icmp' 'icmp_ln129_214' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3172 [1/1] (1.91ns)   --->   "%sub_ln701_214 = sub i8 0, %input_53_2_0_V_lo" [./layer.h:129]   --->   Operation 3172 'sub' 'sub_ln701_214' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_213)   --->   "%xor_ln128_214 = xor i1 %icmp_ln128_214, true" [./layer.h:128]   --->   Operation 3173 'xor' 'xor_ln128_214' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_213)   --->   "%and_ln129_214 = and i1 %icmp_ln129_214, %xor_ln128_214" [./layer.h:129]   --->   Operation 3174 'and' 'and_ln129_214' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_213)   --->   "%select_ln128_214 = select i1 %icmp_ln128_214, i8 %input_53_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3175 'select' 'select_ln128_214' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_213)   --->   "%select_ln129_214 = select i1 %and_ln129_214, i8 %sub_ln701_214, i8 %select_ln128_214" [./layer.h:129]   --->   Operation 3176 'select' 'select_ln129_214' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3177 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_213 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_214, i16 0)" [./layer.h:130]   --->   Operation 3177 'bitconcatenate' 'shl_ln703_213' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_235)   --->   "%sext_ln703_214 = sext i24 %shl_ln703_213 to i25" [./layer.h:130]   --->   Operation 3178 'sext' 'sext_ln703_214' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3179 [1/1] (0.00ns)   --->   "%trunc_ln128_52 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_53_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3179 'partselect' 'trunc_ln128_52' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3180 [1/1] (0.95ns)   --->   "%icmp_ln128_215 = icmp eq i2 %trunc_ln128_52, 1" [./layer.h:128]   --->   Operation 3180 'icmp' 'icmp_ln128_215' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3181 [1/1] (0.95ns)   --->   "%icmp_ln129_215 = icmp eq i2 %trunc_ln128_52, -2" [./layer.h:129]   --->   Operation 3181 'icmp' 'icmp_ln129_215' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3182 [1/1] (1.91ns)   --->   "%sub_ln701_215 = sub i8 0, %input_53_3_0_V_lo" [./layer.h:129]   --->   Operation 3182 'sub' 'sub_ln701_215' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_238)   --->   "%xor_ln128_215 = xor i1 %icmp_ln128_215, true" [./layer.h:128]   --->   Operation 3183 'xor' 'xor_ln128_215' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_238)   --->   "%and_ln129_215 = and i1 %icmp_ln129_215, %xor_ln128_215" [./layer.h:129]   --->   Operation 3184 'and' 'and_ln129_215' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_238)   --->   "%select_ln128_215 = select i1 %icmp_ln128_215, i8 %input_53_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3185 'select' 'select_ln128_215' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_238)   --->   "%select_ln129_215 = select i1 %and_ln129_215, i8 %sub_ln701_215, i8 %select_ln128_215" [./layer.h:129]   --->   Operation 3186 'select' 'select_ln129_215' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_238)   --->   "%shl_ln703_214 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_215, i16 0)" [./layer.h:130]   --->   Operation 3187 'bitconcatenate' 'shl_ln703_214' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_238)   --->   "%sext_ln703_215 = sext i24 %shl_ln703_214 to i25" [./layer.h:130]   --->   Operation 3188 'sext' 'sext_ln703_215' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3189 [1/2] (3.25ns)   --->   "%packed_weights_54_l = load i8* %packed_weights_54_a, align 1" [./layer.h:124]   --->   Operation 3189 'load' 'packed_weights_54_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3190 [1/1] (0.00ns)   --->   "%trunc_ln126_161 = trunc i8 %packed_weights_54_l to i2" [./layer.h:126]   --->   Operation 3190 'trunc' 'trunc_ln126_161' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3191 [1/1] (0.95ns)   --->   "%icmp_ln128_216 = icmp eq i2 %trunc_ln126_161, 1" [./layer.h:128]   --->   Operation 3191 'icmp' 'icmp_ln128_216' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3192 [1/1] (0.95ns)   --->   "%icmp_ln129_216 = icmp eq i2 %trunc_ln126_161, -2" [./layer.h:129]   --->   Operation 3192 'icmp' 'icmp_ln129_216' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3193 [1/1] (1.91ns)   --->   "%sub_ln701_216 = sub i8 0, %input_54_0_0_V_lo" [./layer.h:129]   --->   Operation 3193 'sub' 'sub_ln701_216' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_215)   --->   "%xor_ln128_216 = xor i1 %icmp_ln128_216, true" [./layer.h:128]   --->   Operation 3194 'xor' 'xor_ln128_216' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_215)   --->   "%and_ln129_216 = and i1 %icmp_ln129_216, %xor_ln128_216" [./layer.h:129]   --->   Operation 3195 'and' 'and_ln129_216' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_215)   --->   "%select_ln128_216 = select i1 %icmp_ln128_216, i8 %input_54_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3196 'select' 'select_ln128_216' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_215)   --->   "%select_ln129_216 = select i1 %and_ln129_216, i8 %sub_ln701_216, i8 %select_ln128_216" [./layer.h:129]   --->   Operation 3197 'select' 'select_ln129_216' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3198 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_215 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_216, i16 0)" [./layer.h:130]   --->   Operation 3198 'bitconcatenate' 'shl_ln703_215' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_238)   --->   "%sext_ln703_216 = sext i24 %shl_ln703_215 to i25" [./layer.h:130]   --->   Operation 3199 'sext' 'sext_ln703_216' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3200 [1/1] (0.00ns)   --->   "%trunc_ln126_162 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_54_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3200 'partselect' 'trunc_ln126_162' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3201 [1/1] (0.95ns)   --->   "%icmp_ln128_217 = icmp eq i2 %trunc_ln126_162, 1" [./layer.h:128]   --->   Operation 3201 'icmp' 'icmp_ln128_217' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3202 [1/1] (0.95ns)   --->   "%icmp_ln129_217 = icmp eq i2 %trunc_ln126_162, -2" [./layer.h:129]   --->   Operation 3202 'icmp' 'icmp_ln129_217' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3203 [1/1] (1.91ns)   --->   "%sub_ln701_217 = sub i8 0, %input_54_1_0_V_lo" [./layer.h:129]   --->   Operation 3203 'sub' 'sub_ln701_217' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_239)   --->   "%xor_ln128_217 = xor i1 %icmp_ln128_217, true" [./layer.h:128]   --->   Operation 3204 'xor' 'xor_ln128_217' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_239)   --->   "%and_ln129_217 = and i1 %icmp_ln129_217, %xor_ln128_217" [./layer.h:129]   --->   Operation 3205 'and' 'and_ln129_217' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_239)   --->   "%select_ln128_217 = select i1 %icmp_ln128_217, i8 %input_54_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3206 'select' 'select_ln128_217' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_239)   --->   "%select_ln129_217 = select i1 %and_ln129_217, i8 %sub_ln701_217, i8 %select_ln128_217" [./layer.h:129]   --->   Operation 3207 'select' 'select_ln129_217' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_239)   --->   "%shl_ln703_216 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_217, i16 0)" [./layer.h:130]   --->   Operation 3208 'bitconcatenate' 'shl_ln703_216' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_239)   --->   "%sext_ln703_217 = sext i24 %shl_ln703_216 to i25" [./layer.h:130]   --->   Operation 3209 'sext' 'sext_ln703_217' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3210 [1/1] (0.00ns)   --->   "%trunc_ln126_163 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_54_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3210 'partselect' 'trunc_ln126_163' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3211 [1/1] (0.95ns)   --->   "%icmp_ln128_218 = icmp eq i2 %trunc_ln126_163, 1" [./layer.h:128]   --->   Operation 3211 'icmp' 'icmp_ln128_218' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3212 [1/1] (0.95ns)   --->   "%icmp_ln129_218 = icmp eq i2 %trunc_ln126_163, -2" [./layer.h:129]   --->   Operation 3212 'icmp' 'icmp_ln129_218' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3213 [1/1] (1.91ns)   --->   "%sub_ln701_218 = sub i8 0, %input_54_2_0_V_lo" [./layer.h:129]   --->   Operation 3213 'sub' 'sub_ln701_218' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_217)   --->   "%xor_ln128_218 = xor i1 %icmp_ln128_218, true" [./layer.h:128]   --->   Operation 3214 'xor' 'xor_ln128_218' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_217)   --->   "%and_ln129_218 = and i1 %icmp_ln129_218, %xor_ln128_218" [./layer.h:129]   --->   Operation 3215 'and' 'and_ln129_218' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_217)   --->   "%select_ln128_218 = select i1 %icmp_ln128_218, i8 %input_54_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3216 'select' 'select_ln128_218' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_217)   --->   "%select_ln129_218 = select i1 %and_ln129_218, i8 %sub_ln701_218, i8 %select_ln128_218" [./layer.h:129]   --->   Operation 3217 'select' 'select_ln129_218' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3218 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_217 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_218, i16 0)" [./layer.h:130]   --->   Operation 3218 'bitconcatenate' 'shl_ln703_217' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_239)   --->   "%sext_ln703_218 = sext i24 %shl_ln703_217 to i25" [./layer.h:130]   --->   Operation 3219 'sext' 'sext_ln703_218' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3220 [1/1] (0.00ns)   --->   "%trunc_ln128_53 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_54_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3220 'partselect' 'trunc_ln128_53' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3221 [1/1] (0.95ns)   --->   "%icmp_ln128_219 = icmp eq i2 %trunc_ln128_53, 1" [./layer.h:128]   --->   Operation 3221 'icmp' 'icmp_ln128_219' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3222 [1/1] (0.95ns)   --->   "%icmp_ln129_219 = icmp eq i2 %trunc_ln128_53, -2" [./layer.h:129]   --->   Operation 3222 'icmp' 'icmp_ln129_219' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3223 [1/1] (1.91ns)   --->   "%sub_ln701_219 = sub i8 0, %input_54_3_0_V_lo" [./layer.h:129]   --->   Operation 3223 'sub' 'sub_ln701_219' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_241)   --->   "%xor_ln128_219 = xor i1 %icmp_ln128_219, true" [./layer.h:128]   --->   Operation 3224 'xor' 'xor_ln128_219' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_241)   --->   "%and_ln129_219 = and i1 %icmp_ln129_219, %xor_ln128_219" [./layer.h:129]   --->   Operation 3225 'and' 'and_ln129_219' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_241)   --->   "%select_ln128_219 = select i1 %icmp_ln128_219, i8 %input_54_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3226 'select' 'select_ln128_219' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_241)   --->   "%select_ln129_219 = select i1 %and_ln129_219, i8 %sub_ln701_219, i8 %select_ln128_219" [./layer.h:129]   --->   Operation 3227 'select' 'select_ln129_219' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_241)   --->   "%shl_ln703_218 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_219, i16 0)" [./layer.h:130]   --->   Operation 3228 'bitconcatenate' 'shl_ln703_218' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_241)   --->   "%sext_ln703_219 = sext i24 %shl_ln703_218 to i25" [./layer.h:130]   --->   Operation 3229 'sext' 'sext_ln703_219' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3230 [1/2] (3.25ns)   --->   "%packed_weights_55_l = load i8* %packed_weights_55_a, align 1" [./layer.h:124]   --->   Operation 3230 'load' 'packed_weights_55_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3231 [1/1] (0.00ns)   --->   "%trunc_ln126_164 = trunc i8 %packed_weights_55_l to i2" [./layer.h:126]   --->   Operation 3231 'trunc' 'trunc_ln126_164' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3232 [1/1] (0.95ns)   --->   "%icmp_ln128_220 = icmp eq i2 %trunc_ln126_164, 1" [./layer.h:128]   --->   Operation 3232 'icmp' 'icmp_ln128_220' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3233 [1/1] (0.95ns)   --->   "%icmp_ln129_220 = icmp eq i2 %trunc_ln126_164, -2" [./layer.h:129]   --->   Operation 3233 'icmp' 'icmp_ln129_220' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3234 [1/1] (1.91ns)   --->   "%sub_ln701_220 = sub i8 0, %input_55_0_0_V_lo" [./layer.h:129]   --->   Operation 3234 'sub' 'sub_ln701_220' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_219)   --->   "%xor_ln128_220 = xor i1 %icmp_ln128_220, true" [./layer.h:128]   --->   Operation 3235 'xor' 'xor_ln128_220' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_219)   --->   "%and_ln129_220 = and i1 %icmp_ln129_220, %xor_ln128_220" [./layer.h:129]   --->   Operation 3236 'and' 'and_ln129_220' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_219)   --->   "%select_ln128_220 = select i1 %icmp_ln128_220, i8 %input_55_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3237 'select' 'select_ln128_220' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_219)   --->   "%select_ln129_220 = select i1 %and_ln129_220, i8 %sub_ln701_220, i8 %select_ln128_220" [./layer.h:129]   --->   Operation 3238 'select' 'select_ln129_220' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3239 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_219 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_220, i16 0)" [./layer.h:130]   --->   Operation 3239 'bitconcatenate' 'shl_ln703_219' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_241)   --->   "%sext_ln703_220 = sext i24 %shl_ln703_219 to i25" [./layer.h:130]   --->   Operation 3240 'sext' 'sext_ln703_220' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3241 [1/1] (0.00ns)   --->   "%trunc_ln126_165 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_55_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3241 'partselect' 'trunc_ln126_165' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3242 [1/1] (0.95ns)   --->   "%icmp_ln128_221 = icmp eq i2 %trunc_ln126_165, 1" [./layer.h:128]   --->   Operation 3242 'icmp' 'icmp_ln128_221' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3243 [1/1] (0.95ns)   --->   "%icmp_ln129_221 = icmp eq i2 %trunc_ln126_165, -2" [./layer.h:129]   --->   Operation 3243 'icmp' 'icmp_ln129_221' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3244 [1/1] (1.91ns)   --->   "%sub_ln701_221 = sub i8 0, %input_55_1_0_V_lo" [./layer.h:129]   --->   Operation 3244 'sub' 'sub_ln701_221' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_242)   --->   "%xor_ln128_221 = xor i1 %icmp_ln128_221, true" [./layer.h:128]   --->   Operation 3245 'xor' 'xor_ln128_221' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_242)   --->   "%and_ln129_221 = and i1 %icmp_ln129_221, %xor_ln128_221" [./layer.h:129]   --->   Operation 3246 'and' 'and_ln129_221' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_242)   --->   "%select_ln128_221 = select i1 %icmp_ln128_221, i8 %input_55_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3247 'select' 'select_ln128_221' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_242)   --->   "%select_ln129_221 = select i1 %and_ln129_221, i8 %sub_ln701_221, i8 %select_ln128_221" [./layer.h:129]   --->   Operation 3248 'select' 'select_ln129_221' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_242)   --->   "%shl_ln703_220 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_221, i16 0)" [./layer.h:130]   --->   Operation 3249 'bitconcatenate' 'shl_ln703_220' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_242)   --->   "%sext_ln703_221 = sext i24 %shl_ln703_220 to i25" [./layer.h:130]   --->   Operation 3250 'sext' 'sext_ln703_221' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3251 [1/1] (0.00ns)   --->   "%trunc_ln126_166 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_55_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3251 'partselect' 'trunc_ln126_166' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3252 [1/1] (0.95ns)   --->   "%icmp_ln128_222 = icmp eq i2 %trunc_ln126_166, 1" [./layer.h:128]   --->   Operation 3252 'icmp' 'icmp_ln128_222' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3253 [1/1] (0.95ns)   --->   "%icmp_ln129_222 = icmp eq i2 %trunc_ln126_166, -2" [./layer.h:129]   --->   Operation 3253 'icmp' 'icmp_ln129_222' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3254 [1/1] (1.91ns)   --->   "%sub_ln701_222 = sub i8 0, %input_55_2_0_V_lo" [./layer.h:129]   --->   Operation 3254 'sub' 'sub_ln701_222' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_221)   --->   "%xor_ln128_222 = xor i1 %icmp_ln128_222, true" [./layer.h:128]   --->   Operation 3255 'xor' 'xor_ln128_222' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3256 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_221)   --->   "%and_ln129_222 = and i1 %icmp_ln129_222, %xor_ln128_222" [./layer.h:129]   --->   Operation 3256 'and' 'and_ln129_222' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_221)   --->   "%select_ln128_222 = select i1 %icmp_ln128_222, i8 %input_55_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3257 'select' 'select_ln128_222' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_221)   --->   "%select_ln129_222 = select i1 %and_ln129_222, i8 %sub_ln701_222, i8 %select_ln128_222" [./layer.h:129]   --->   Operation 3258 'select' 'select_ln129_222' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3259 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_221 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_222, i16 0)" [./layer.h:130]   --->   Operation 3259 'bitconcatenate' 'shl_ln703_221' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_242)   --->   "%sext_ln703_222 = sext i24 %shl_ln703_221 to i25" [./layer.h:130]   --->   Operation 3260 'sext' 'sext_ln703_222' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3261 [1/1] (0.00ns)   --->   "%trunc_ln128_54 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_55_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3261 'partselect' 'trunc_ln128_54' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3262 [1/1] (0.95ns)   --->   "%icmp_ln128_223 = icmp eq i2 %trunc_ln128_54, 1" [./layer.h:128]   --->   Operation 3262 'icmp' 'icmp_ln128_223' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3263 [1/1] (0.95ns)   --->   "%icmp_ln129_223 = icmp eq i2 %trunc_ln128_54, -2" [./layer.h:129]   --->   Operation 3263 'icmp' 'icmp_ln129_223' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3264 [1/1] (1.91ns)   --->   "%sub_ln701_223 = sub i8 0, %input_55_3_0_V_lo" [./layer.h:129]   --->   Operation 3264 'sub' 'sub_ln701_223' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_247)   --->   "%xor_ln128_223 = xor i1 %icmp_ln128_223, true" [./layer.h:128]   --->   Operation 3265 'xor' 'xor_ln128_223' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_247)   --->   "%and_ln129_223 = and i1 %icmp_ln129_223, %xor_ln128_223" [./layer.h:129]   --->   Operation 3266 'and' 'and_ln129_223' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_247)   --->   "%select_ln128_223 = select i1 %icmp_ln128_223, i8 %input_55_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3267 'select' 'select_ln128_223' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_247)   --->   "%select_ln129_223 = select i1 %and_ln129_223, i8 %sub_ln701_223, i8 %select_ln128_223" [./layer.h:129]   --->   Operation 3268 'select' 'select_ln129_223' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_247)   --->   "%shl_ln703_222 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_223, i16 0)" [./layer.h:130]   --->   Operation 3269 'bitconcatenate' 'shl_ln703_222' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3270 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_247)   --->   "%sext_ln703_223 = sext i24 %shl_ln703_222 to i25" [./layer.h:130]   --->   Operation 3270 'sext' 'sext_ln703_223' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3271 [1/2] (3.25ns)   --->   "%packed_weights_56_l = load i8* %packed_weights_56_a, align 1" [./layer.h:124]   --->   Operation 3271 'load' 'packed_weights_56_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3272 [1/1] (0.00ns)   --->   "%trunc_ln126_167 = trunc i8 %packed_weights_56_l to i2" [./layer.h:126]   --->   Operation 3272 'trunc' 'trunc_ln126_167' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3273 [1/1] (0.95ns)   --->   "%icmp_ln128_224 = icmp eq i2 %trunc_ln126_167, 1" [./layer.h:128]   --->   Operation 3273 'icmp' 'icmp_ln128_224' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3274 [1/1] (0.95ns)   --->   "%icmp_ln129_224 = icmp eq i2 %trunc_ln126_167, -2" [./layer.h:129]   --->   Operation 3274 'icmp' 'icmp_ln129_224' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3275 [1/1] (1.91ns)   --->   "%sub_ln701_224 = sub i8 0, %input_56_0_0_V_lo" [./layer.h:129]   --->   Operation 3275 'sub' 'sub_ln701_224' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_223)   --->   "%xor_ln128_224 = xor i1 %icmp_ln128_224, true" [./layer.h:128]   --->   Operation 3276 'xor' 'xor_ln128_224' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_223)   --->   "%and_ln129_224 = and i1 %icmp_ln129_224, %xor_ln128_224" [./layer.h:129]   --->   Operation 3277 'and' 'and_ln129_224' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_223)   --->   "%select_ln128_224 = select i1 %icmp_ln128_224, i8 %input_56_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3278 'select' 'select_ln128_224' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_223)   --->   "%select_ln129_224 = select i1 %and_ln129_224, i8 %sub_ln701_224, i8 %select_ln128_224" [./layer.h:129]   --->   Operation 3279 'select' 'select_ln129_224' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3280 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_223 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_224, i16 0)" [./layer.h:130]   --->   Operation 3280 'bitconcatenate' 'shl_ln703_223' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_247)   --->   "%sext_ln703_224 = sext i24 %shl_ln703_223 to i25" [./layer.h:130]   --->   Operation 3281 'sext' 'sext_ln703_224' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3282 [1/1] (0.00ns)   --->   "%trunc_ln126_168 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_56_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3282 'partselect' 'trunc_ln126_168' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3283 [1/1] (0.95ns)   --->   "%icmp_ln128_225 = icmp eq i2 %trunc_ln126_168, 1" [./layer.h:128]   --->   Operation 3283 'icmp' 'icmp_ln128_225' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3284 [1/1] (0.95ns)   --->   "%icmp_ln129_225 = icmp eq i2 %trunc_ln126_168, -2" [./layer.h:129]   --->   Operation 3284 'icmp' 'icmp_ln129_225' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3285 [1/1] (1.91ns)   --->   "%sub_ln701_225 = sub i8 0, %input_56_1_0_V_lo" [./layer.h:129]   --->   Operation 3285 'sub' 'sub_ln701_225' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_248)   --->   "%xor_ln128_225 = xor i1 %icmp_ln128_225, true" [./layer.h:128]   --->   Operation 3286 'xor' 'xor_ln128_225' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_248)   --->   "%and_ln129_225 = and i1 %icmp_ln129_225, %xor_ln128_225" [./layer.h:129]   --->   Operation 3287 'and' 'and_ln129_225' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_248)   --->   "%select_ln128_225 = select i1 %icmp_ln128_225, i8 %input_56_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3288 'select' 'select_ln128_225' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_248)   --->   "%select_ln129_225 = select i1 %and_ln129_225, i8 %sub_ln701_225, i8 %select_ln128_225" [./layer.h:129]   --->   Operation 3289 'select' 'select_ln129_225' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_248)   --->   "%shl_ln703_224 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_225, i16 0)" [./layer.h:130]   --->   Operation 3290 'bitconcatenate' 'shl_ln703_224' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_248)   --->   "%sext_ln703_225 = sext i24 %shl_ln703_224 to i25" [./layer.h:130]   --->   Operation 3291 'sext' 'sext_ln703_225' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3292 [1/1] (0.00ns)   --->   "%trunc_ln126_169 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_56_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3292 'partselect' 'trunc_ln126_169' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3293 [1/1] (0.95ns)   --->   "%icmp_ln128_226 = icmp eq i2 %trunc_ln126_169, 1" [./layer.h:128]   --->   Operation 3293 'icmp' 'icmp_ln128_226' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3294 [1/1] (0.95ns)   --->   "%icmp_ln129_226 = icmp eq i2 %trunc_ln126_169, -2" [./layer.h:129]   --->   Operation 3294 'icmp' 'icmp_ln129_226' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3295 [1/1] (1.91ns)   --->   "%sub_ln701_226 = sub i8 0, %input_56_2_0_V_lo" [./layer.h:129]   --->   Operation 3295 'sub' 'sub_ln701_226' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_225)   --->   "%xor_ln128_226 = xor i1 %icmp_ln128_226, true" [./layer.h:128]   --->   Operation 3296 'xor' 'xor_ln128_226' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_225)   --->   "%and_ln129_226 = and i1 %icmp_ln129_226, %xor_ln128_226" [./layer.h:129]   --->   Operation 3297 'and' 'and_ln129_226' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_225)   --->   "%select_ln128_226 = select i1 %icmp_ln128_226, i8 %input_56_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3298 'select' 'select_ln128_226' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_225)   --->   "%select_ln129_226 = select i1 %and_ln129_226, i8 %sub_ln701_226, i8 %select_ln128_226" [./layer.h:129]   --->   Operation 3299 'select' 'select_ln129_226' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3300 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_225 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_226, i16 0)" [./layer.h:130]   --->   Operation 3300 'bitconcatenate' 'shl_ln703_225' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_248)   --->   "%sext_ln703_226 = sext i24 %shl_ln703_225 to i25" [./layer.h:130]   --->   Operation 3301 'sext' 'sext_ln703_226' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3302 [1/1] (0.00ns)   --->   "%trunc_ln128_55 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_56_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3302 'partselect' 'trunc_ln128_55' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3303 [1/1] (0.95ns)   --->   "%icmp_ln128_227 = icmp eq i2 %trunc_ln128_55, 1" [./layer.h:128]   --->   Operation 3303 'icmp' 'icmp_ln128_227' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3304 [1/1] (0.95ns)   --->   "%icmp_ln129_227 = icmp eq i2 %trunc_ln128_55, -2" [./layer.h:129]   --->   Operation 3304 'icmp' 'icmp_ln129_227' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3305 [1/1] (1.91ns)   --->   "%sub_ln701_227 = sub i8 0, %input_56_3_0_V_lo" [./layer.h:129]   --->   Operation 3305 'sub' 'sub_ln701_227' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_250)   --->   "%xor_ln128_227 = xor i1 %icmp_ln128_227, true" [./layer.h:128]   --->   Operation 3306 'xor' 'xor_ln128_227' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_250)   --->   "%and_ln129_227 = and i1 %icmp_ln129_227, %xor_ln128_227" [./layer.h:129]   --->   Operation 3307 'and' 'and_ln129_227' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_250)   --->   "%select_ln128_227 = select i1 %icmp_ln128_227, i8 %input_56_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3308 'select' 'select_ln128_227' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3309 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_250)   --->   "%select_ln129_227 = select i1 %and_ln129_227, i8 %sub_ln701_227, i8 %select_ln128_227" [./layer.h:129]   --->   Operation 3309 'select' 'select_ln129_227' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_250)   --->   "%shl_ln703_226 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_227, i16 0)" [./layer.h:130]   --->   Operation 3310 'bitconcatenate' 'shl_ln703_226' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_250)   --->   "%sext_ln703_227 = sext i24 %shl_ln703_226 to i25" [./layer.h:130]   --->   Operation 3311 'sext' 'sext_ln703_227' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3312 [1/2] (3.25ns)   --->   "%packed_weights_57_l = load i8* %packed_weights_57_a, align 1" [./layer.h:124]   --->   Operation 3312 'load' 'packed_weights_57_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3313 [1/1] (0.00ns)   --->   "%trunc_ln126_170 = trunc i8 %packed_weights_57_l to i2" [./layer.h:126]   --->   Operation 3313 'trunc' 'trunc_ln126_170' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3314 [1/1] (0.95ns)   --->   "%icmp_ln128_228 = icmp eq i2 %trunc_ln126_170, 1" [./layer.h:128]   --->   Operation 3314 'icmp' 'icmp_ln128_228' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3315 [1/1] (0.95ns)   --->   "%icmp_ln129_228 = icmp eq i2 %trunc_ln126_170, -2" [./layer.h:129]   --->   Operation 3315 'icmp' 'icmp_ln129_228' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3316 [1/1] (1.91ns)   --->   "%sub_ln701_228 = sub i8 0, %input_57_0_0_V_lo" [./layer.h:129]   --->   Operation 3316 'sub' 'sub_ln701_228' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_227)   --->   "%xor_ln128_228 = xor i1 %icmp_ln128_228, true" [./layer.h:128]   --->   Operation 3317 'xor' 'xor_ln128_228' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_227)   --->   "%and_ln129_228 = and i1 %icmp_ln129_228, %xor_ln128_228" [./layer.h:129]   --->   Operation 3318 'and' 'and_ln129_228' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_227)   --->   "%select_ln128_228 = select i1 %icmp_ln128_228, i8 %input_57_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3319 'select' 'select_ln128_228' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_227)   --->   "%select_ln129_228 = select i1 %and_ln129_228, i8 %sub_ln701_228, i8 %select_ln128_228" [./layer.h:129]   --->   Operation 3320 'select' 'select_ln129_228' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3321 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_227 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_228, i16 0)" [./layer.h:130]   --->   Operation 3321 'bitconcatenate' 'shl_ln703_227' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_250)   --->   "%sext_ln703_228 = sext i24 %shl_ln703_227 to i25" [./layer.h:130]   --->   Operation 3322 'sext' 'sext_ln703_228' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3323 [1/1] (0.00ns)   --->   "%trunc_ln126_171 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_57_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3323 'partselect' 'trunc_ln126_171' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3324 [1/1] (0.95ns)   --->   "%icmp_ln128_229 = icmp eq i2 %trunc_ln126_171, 1" [./layer.h:128]   --->   Operation 3324 'icmp' 'icmp_ln128_229' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3325 [1/1] (0.95ns)   --->   "%icmp_ln129_229 = icmp eq i2 %trunc_ln126_171, -2" [./layer.h:129]   --->   Operation 3325 'icmp' 'icmp_ln129_229' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3326 [1/1] (1.91ns)   --->   "%sub_ln701_229 = sub i8 0, %input_57_1_0_V_lo" [./layer.h:129]   --->   Operation 3326 'sub' 'sub_ln701_229' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_251)   --->   "%xor_ln128_229 = xor i1 %icmp_ln128_229, true" [./layer.h:128]   --->   Operation 3327 'xor' 'xor_ln128_229' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_251)   --->   "%and_ln129_229 = and i1 %icmp_ln129_229, %xor_ln128_229" [./layer.h:129]   --->   Operation 3328 'and' 'and_ln129_229' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_251)   --->   "%select_ln128_229 = select i1 %icmp_ln128_229, i8 %input_57_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3329 'select' 'select_ln128_229' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_251)   --->   "%select_ln129_229 = select i1 %and_ln129_229, i8 %sub_ln701_229, i8 %select_ln128_229" [./layer.h:129]   --->   Operation 3330 'select' 'select_ln129_229' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_251)   --->   "%shl_ln703_228 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_229, i16 0)" [./layer.h:130]   --->   Operation 3331 'bitconcatenate' 'shl_ln703_228' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_251)   --->   "%sext_ln703_229 = sext i24 %shl_ln703_228 to i25" [./layer.h:130]   --->   Operation 3332 'sext' 'sext_ln703_229' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3333 [1/1] (0.00ns)   --->   "%trunc_ln126_172 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_57_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3333 'partselect' 'trunc_ln126_172' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3334 [1/1] (0.95ns)   --->   "%icmp_ln128_230 = icmp eq i2 %trunc_ln126_172, 1" [./layer.h:128]   --->   Operation 3334 'icmp' 'icmp_ln128_230' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3335 [1/1] (0.95ns)   --->   "%icmp_ln129_230 = icmp eq i2 %trunc_ln126_172, -2" [./layer.h:129]   --->   Operation 3335 'icmp' 'icmp_ln129_230' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3336 [1/1] (1.91ns)   --->   "%sub_ln701_230 = sub i8 0, %input_57_2_0_V_lo" [./layer.h:129]   --->   Operation 3336 'sub' 'sub_ln701_230' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_229)   --->   "%xor_ln128_230 = xor i1 %icmp_ln128_230, true" [./layer.h:128]   --->   Operation 3337 'xor' 'xor_ln128_230' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_229)   --->   "%and_ln129_230 = and i1 %icmp_ln129_230, %xor_ln128_230" [./layer.h:129]   --->   Operation 3338 'and' 'and_ln129_230' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3339 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_229)   --->   "%select_ln128_230 = select i1 %icmp_ln128_230, i8 %input_57_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3339 'select' 'select_ln128_230' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_229)   --->   "%select_ln129_230 = select i1 %and_ln129_230, i8 %sub_ln701_230, i8 %select_ln128_230" [./layer.h:129]   --->   Operation 3340 'select' 'select_ln129_230' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3341 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_229 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_230, i16 0)" [./layer.h:130]   --->   Operation 3341 'bitconcatenate' 'shl_ln703_229' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3342 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_251)   --->   "%sext_ln703_230 = sext i24 %shl_ln703_229 to i25" [./layer.h:130]   --->   Operation 3342 'sext' 'sext_ln703_230' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3343 [1/1] (0.00ns)   --->   "%trunc_ln128_56 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_57_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3343 'partselect' 'trunc_ln128_56' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3344 [1/1] (0.95ns)   --->   "%icmp_ln128_231 = icmp eq i2 %trunc_ln128_56, 1" [./layer.h:128]   --->   Operation 3344 'icmp' 'icmp_ln128_231' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3345 [1/1] (0.95ns)   --->   "%icmp_ln129_231 = icmp eq i2 %trunc_ln128_56, -2" [./layer.h:129]   --->   Operation 3345 'icmp' 'icmp_ln129_231' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3346 [1/1] (1.91ns)   --->   "%sub_ln701_231 = sub i8 0, %input_57_3_0_V_lo" [./layer.h:129]   --->   Operation 3346 'sub' 'sub_ln701_231' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_254)   --->   "%xor_ln128_231 = xor i1 %icmp_ln128_231, true" [./layer.h:128]   --->   Operation 3347 'xor' 'xor_ln128_231' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_254)   --->   "%and_ln129_231 = and i1 %icmp_ln129_231, %xor_ln128_231" [./layer.h:129]   --->   Operation 3348 'and' 'and_ln129_231' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_254)   --->   "%select_ln128_231 = select i1 %icmp_ln128_231, i8 %input_57_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3349 'select' 'select_ln128_231' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_254)   --->   "%select_ln129_231 = select i1 %and_ln129_231, i8 %sub_ln701_231, i8 %select_ln128_231" [./layer.h:129]   --->   Operation 3350 'select' 'select_ln129_231' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_254)   --->   "%shl_ln703_230 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_231, i16 0)" [./layer.h:130]   --->   Operation 3351 'bitconcatenate' 'shl_ln703_230' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_254)   --->   "%sext_ln703_231 = sext i24 %shl_ln703_230 to i25" [./layer.h:130]   --->   Operation 3352 'sext' 'sext_ln703_231' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3353 [1/2] (3.25ns)   --->   "%packed_weights_58_l = load i8* %packed_weights_58_a, align 1" [./layer.h:124]   --->   Operation 3353 'load' 'packed_weights_58_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3354 [1/1] (0.00ns)   --->   "%trunc_ln126_173 = trunc i8 %packed_weights_58_l to i2" [./layer.h:126]   --->   Operation 3354 'trunc' 'trunc_ln126_173' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3355 [1/1] (0.95ns)   --->   "%icmp_ln128_232 = icmp eq i2 %trunc_ln126_173, 1" [./layer.h:128]   --->   Operation 3355 'icmp' 'icmp_ln128_232' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3356 [1/1] (0.95ns)   --->   "%icmp_ln129_232 = icmp eq i2 %trunc_ln126_173, -2" [./layer.h:129]   --->   Operation 3356 'icmp' 'icmp_ln129_232' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3357 [1/1] (1.91ns)   --->   "%sub_ln701_232 = sub i8 0, %input_58_0_0_V_lo" [./layer.h:129]   --->   Operation 3357 'sub' 'sub_ln701_232' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_231)   --->   "%xor_ln128_232 = xor i1 %icmp_ln128_232, true" [./layer.h:128]   --->   Operation 3358 'xor' 'xor_ln128_232' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_231)   --->   "%and_ln129_232 = and i1 %icmp_ln129_232, %xor_ln128_232" [./layer.h:129]   --->   Operation 3359 'and' 'and_ln129_232' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_231)   --->   "%select_ln128_232 = select i1 %icmp_ln128_232, i8 %input_58_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3360 'select' 'select_ln128_232' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_231)   --->   "%select_ln129_232 = select i1 %and_ln129_232, i8 %sub_ln701_232, i8 %select_ln128_232" [./layer.h:129]   --->   Operation 3361 'select' 'select_ln129_232' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3362 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_231 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_232, i16 0)" [./layer.h:130]   --->   Operation 3362 'bitconcatenate' 'shl_ln703_231' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_254)   --->   "%sext_ln703_232 = sext i24 %shl_ln703_231 to i25" [./layer.h:130]   --->   Operation 3363 'sext' 'sext_ln703_232' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3364 [1/1] (0.00ns)   --->   "%trunc_ln126_174 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_58_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3364 'partselect' 'trunc_ln126_174' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3365 [1/1] (0.95ns)   --->   "%icmp_ln128_233 = icmp eq i2 %trunc_ln126_174, 1" [./layer.h:128]   --->   Operation 3365 'icmp' 'icmp_ln128_233' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3366 [1/1] (0.95ns)   --->   "%icmp_ln129_233 = icmp eq i2 %trunc_ln126_174, -2" [./layer.h:129]   --->   Operation 3366 'icmp' 'icmp_ln129_233' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3367 [1/1] (1.91ns)   --->   "%sub_ln701_233 = sub i8 0, %input_58_1_0_V_lo" [./layer.h:129]   --->   Operation 3367 'sub' 'sub_ln701_233' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_255)   --->   "%xor_ln128_233 = xor i1 %icmp_ln128_233, true" [./layer.h:128]   --->   Operation 3368 'xor' 'xor_ln128_233' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_255)   --->   "%and_ln129_233 = and i1 %icmp_ln129_233, %xor_ln128_233" [./layer.h:129]   --->   Operation 3369 'and' 'and_ln129_233' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_255)   --->   "%select_ln128_233 = select i1 %icmp_ln128_233, i8 %input_58_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3370 'select' 'select_ln128_233' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_255)   --->   "%select_ln129_233 = select i1 %and_ln129_233, i8 %sub_ln701_233, i8 %select_ln128_233" [./layer.h:129]   --->   Operation 3371 'select' 'select_ln129_233' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_255)   --->   "%shl_ln703_232 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_233, i16 0)" [./layer.h:130]   --->   Operation 3372 'bitconcatenate' 'shl_ln703_232' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_255)   --->   "%sext_ln703_233 = sext i24 %shl_ln703_232 to i25" [./layer.h:130]   --->   Operation 3373 'sext' 'sext_ln703_233' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3374 [1/1] (0.00ns)   --->   "%trunc_ln126_175 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_58_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3374 'partselect' 'trunc_ln126_175' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3375 [1/1] (0.95ns)   --->   "%icmp_ln128_234 = icmp eq i2 %trunc_ln126_175, 1" [./layer.h:128]   --->   Operation 3375 'icmp' 'icmp_ln128_234' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3376 [1/1] (0.95ns)   --->   "%icmp_ln129_234 = icmp eq i2 %trunc_ln126_175, -2" [./layer.h:129]   --->   Operation 3376 'icmp' 'icmp_ln129_234' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3377 [1/1] (1.91ns)   --->   "%sub_ln701_234 = sub i8 0, %input_58_2_0_V_lo" [./layer.h:129]   --->   Operation 3377 'sub' 'sub_ln701_234' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_233)   --->   "%xor_ln128_234 = xor i1 %icmp_ln128_234, true" [./layer.h:128]   --->   Operation 3378 'xor' 'xor_ln128_234' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_233)   --->   "%and_ln129_234 = and i1 %icmp_ln129_234, %xor_ln128_234" [./layer.h:129]   --->   Operation 3379 'and' 'and_ln129_234' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_233)   --->   "%select_ln128_234 = select i1 %icmp_ln128_234, i8 %input_58_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3380 'select' 'select_ln128_234' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_233)   --->   "%select_ln129_234 = select i1 %and_ln129_234, i8 %sub_ln701_234, i8 %select_ln128_234" [./layer.h:129]   --->   Operation 3381 'select' 'select_ln129_234' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3382 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_233 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_234, i16 0)" [./layer.h:130]   --->   Operation 3382 'bitconcatenate' 'shl_ln703_233' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_255)   --->   "%sext_ln703_234 = sext i24 %shl_ln703_233 to i25" [./layer.h:130]   --->   Operation 3383 'sext' 'sext_ln703_234' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3384 [1/1] (0.00ns)   --->   "%trunc_ln128_57 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_58_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3384 'partselect' 'trunc_ln128_57' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3385 [1/1] (0.95ns)   --->   "%icmp_ln128_235 = icmp eq i2 %trunc_ln128_57, 1" [./layer.h:128]   --->   Operation 3385 'icmp' 'icmp_ln128_235' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3386 [1/1] (0.95ns)   --->   "%icmp_ln129_235 = icmp eq i2 %trunc_ln128_57, -2" [./layer.h:129]   --->   Operation 3386 'icmp' 'icmp_ln129_235' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3387 [1/1] (1.91ns)   --->   "%sub_ln701_235 = sub i8 0, %input_58_3_0_V_lo" [./layer.h:129]   --->   Operation 3387 'sub' 'sub_ln701_235' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_257)   --->   "%xor_ln128_235 = xor i1 %icmp_ln128_235, true" [./layer.h:128]   --->   Operation 3388 'xor' 'xor_ln128_235' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_257)   --->   "%and_ln129_235 = and i1 %icmp_ln129_235, %xor_ln128_235" [./layer.h:129]   --->   Operation 3389 'and' 'and_ln129_235' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_257)   --->   "%select_ln128_235 = select i1 %icmp_ln128_235, i8 %input_58_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3390 'select' 'select_ln128_235' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_257)   --->   "%select_ln129_235 = select i1 %and_ln129_235, i8 %sub_ln701_235, i8 %select_ln128_235" [./layer.h:129]   --->   Operation 3391 'select' 'select_ln129_235' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_257)   --->   "%shl_ln703_234 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_235, i16 0)" [./layer.h:130]   --->   Operation 3392 'bitconcatenate' 'shl_ln703_234' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_257)   --->   "%sext_ln703_235 = sext i24 %shl_ln703_234 to i25" [./layer.h:130]   --->   Operation 3393 'sext' 'sext_ln703_235' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3394 [1/2] (3.25ns)   --->   "%packed_weights_59_l = load i8* %packed_weights_59_a, align 1" [./layer.h:124]   --->   Operation 3394 'load' 'packed_weights_59_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3395 [1/1] (0.00ns)   --->   "%trunc_ln126_176 = trunc i8 %packed_weights_59_l to i2" [./layer.h:126]   --->   Operation 3395 'trunc' 'trunc_ln126_176' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3396 [1/1] (0.95ns)   --->   "%icmp_ln128_236 = icmp eq i2 %trunc_ln126_176, 1" [./layer.h:128]   --->   Operation 3396 'icmp' 'icmp_ln128_236' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3397 [1/1] (0.95ns)   --->   "%icmp_ln129_236 = icmp eq i2 %trunc_ln126_176, -2" [./layer.h:129]   --->   Operation 3397 'icmp' 'icmp_ln129_236' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3398 [1/1] (1.91ns)   --->   "%sub_ln701_236 = sub i8 0, %input_59_0_0_V_lo" [./layer.h:129]   --->   Operation 3398 'sub' 'sub_ln701_236' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_235)   --->   "%xor_ln128_236 = xor i1 %icmp_ln128_236, true" [./layer.h:128]   --->   Operation 3399 'xor' 'xor_ln128_236' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_235)   --->   "%and_ln129_236 = and i1 %icmp_ln129_236, %xor_ln128_236" [./layer.h:129]   --->   Operation 3400 'and' 'and_ln129_236' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_235)   --->   "%select_ln128_236 = select i1 %icmp_ln128_236, i8 %input_59_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3401 'select' 'select_ln128_236' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_235)   --->   "%select_ln129_236 = select i1 %and_ln129_236, i8 %sub_ln701_236, i8 %select_ln128_236" [./layer.h:129]   --->   Operation 3402 'select' 'select_ln129_236' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3403 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_235 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_236, i16 0)" [./layer.h:130]   --->   Operation 3403 'bitconcatenate' 'shl_ln703_235' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_257)   --->   "%sext_ln703_236 = sext i24 %shl_ln703_235 to i25" [./layer.h:130]   --->   Operation 3404 'sext' 'sext_ln703_236' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3405 [1/1] (0.00ns)   --->   "%trunc_ln126_177 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_59_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3405 'partselect' 'trunc_ln126_177' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3406 [1/1] (0.95ns)   --->   "%icmp_ln128_237 = icmp eq i2 %trunc_ln126_177, 1" [./layer.h:128]   --->   Operation 3406 'icmp' 'icmp_ln128_237' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3407 [1/1] (0.95ns)   --->   "%icmp_ln129_237 = icmp eq i2 %trunc_ln126_177, -2" [./layer.h:129]   --->   Operation 3407 'icmp' 'icmp_ln129_237' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3408 [1/1] (1.91ns)   --->   "%sub_ln701_237 = sub i8 0, %input_59_1_0_V_lo" [./layer.h:129]   --->   Operation 3408 'sub' 'sub_ln701_237' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_258)   --->   "%xor_ln128_237 = xor i1 %icmp_ln128_237, true" [./layer.h:128]   --->   Operation 3409 'xor' 'xor_ln128_237' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_258)   --->   "%and_ln129_237 = and i1 %icmp_ln129_237, %xor_ln128_237" [./layer.h:129]   --->   Operation 3410 'and' 'and_ln129_237' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_258)   --->   "%select_ln128_237 = select i1 %icmp_ln128_237, i8 %input_59_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3411 'select' 'select_ln128_237' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_258)   --->   "%select_ln129_237 = select i1 %and_ln129_237, i8 %sub_ln701_237, i8 %select_ln128_237" [./layer.h:129]   --->   Operation 3412 'select' 'select_ln129_237' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_258)   --->   "%shl_ln703_236 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_237, i16 0)" [./layer.h:130]   --->   Operation 3413 'bitconcatenate' 'shl_ln703_236' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_258)   --->   "%sext_ln703_237 = sext i24 %shl_ln703_236 to i25" [./layer.h:130]   --->   Operation 3414 'sext' 'sext_ln703_237' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3415 [1/1] (0.00ns)   --->   "%trunc_ln126_178 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_59_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3415 'partselect' 'trunc_ln126_178' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3416 [1/1] (0.95ns)   --->   "%icmp_ln128_238 = icmp eq i2 %trunc_ln126_178, 1" [./layer.h:128]   --->   Operation 3416 'icmp' 'icmp_ln128_238' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3417 [1/1] (0.95ns)   --->   "%icmp_ln129_238 = icmp eq i2 %trunc_ln126_178, -2" [./layer.h:129]   --->   Operation 3417 'icmp' 'icmp_ln129_238' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3418 [1/1] (1.91ns)   --->   "%sub_ln701_238 = sub i8 0, %input_59_2_0_V_lo" [./layer.h:129]   --->   Operation 3418 'sub' 'sub_ln701_238' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_237)   --->   "%xor_ln128_238 = xor i1 %icmp_ln128_238, true" [./layer.h:128]   --->   Operation 3419 'xor' 'xor_ln128_238' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_237)   --->   "%and_ln129_238 = and i1 %icmp_ln129_238, %xor_ln128_238" [./layer.h:129]   --->   Operation 3420 'and' 'and_ln129_238' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_237)   --->   "%select_ln128_238 = select i1 %icmp_ln128_238, i8 %input_59_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3421 'select' 'select_ln128_238' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_237)   --->   "%select_ln129_238 = select i1 %and_ln129_238, i8 %sub_ln701_238, i8 %select_ln128_238" [./layer.h:129]   --->   Operation 3422 'select' 'select_ln129_238' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3423 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_237 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_238, i16 0)" [./layer.h:130]   --->   Operation 3423 'bitconcatenate' 'shl_ln703_237' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_258)   --->   "%sext_ln703_238 = sext i24 %shl_ln703_237 to i25" [./layer.h:130]   --->   Operation 3424 'sext' 'sext_ln703_238' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3425 [1/1] (0.00ns)   --->   "%trunc_ln128_58 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_59_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3425 'partselect' 'trunc_ln128_58' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3426 [1/1] (0.95ns)   --->   "%icmp_ln128_239 = icmp eq i2 %trunc_ln128_58, 1" [./layer.h:128]   --->   Operation 3426 'icmp' 'icmp_ln128_239' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3427 [1/1] (0.95ns)   --->   "%icmp_ln129_239 = icmp eq i2 %trunc_ln128_58, -2" [./layer.h:129]   --->   Operation 3427 'icmp' 'icmp_ln129_239' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3428 [1/1] (1.91ns)   --->   "%sub_ln701_239 = sub i8 0, %input_59_3_0_V_lo" [./layer.h:129]   --->   Operation 3428 'sub' 'sub_ln701_239' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_262)   --->   "%xor_ln128_239 = xor i1 %icmp_ln128_239, true" [./layer.h:128]   --->   Operation 3429 'xor' 'xor_ln128_239' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_262)   --->   "%and_ln129_239 = and i1 %icmp_ln129_239, %xor_ln128_239" [./layer.h:129]   --->   Operation 3430 'and' 'and_ln129_239' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_262)   --->   "%select_ln128_239 = select i1 %icmp_ln128_239, i8 %input_59_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3431 'select' 'select_ln128_239' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3432 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_262)   --->   "%select_ln129_239 = select i1 %and_ln129_239, i8 %sub_ln701_239, i8 %select_ln128_239" [./layer.h:129]   --->   Operation 3432 'select' 'select_ln129_239' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_262)   --->   "%shl_ln703_238 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_239, i16 0)" [./layer.h:130]   --->   Operation 3433 'bitconcatenate' 'shl_ln703_238' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_262)   --->   "%sext_ln703_239 = sext i24 %shl_ln703_238 to i25" [./layer.h:130]   --->   Operation 3434 'sext' 'sext_ln703_239' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3435 [1/2] (3.25ns)   --->   "%packed_weights_60_l = load i8* %packed_weights_60_a, align 1" [./layer.h:124]   --->   Operation 3435 'load' 'packed_weights_60_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3436 [1/1] (0.00ns)   --->   "%trunc_ln126_179 = trunc i8 %packed_weights_60_l to i2" [./layer.h:126]   --->   Operation 3436 'trunc' 'trunc_ln126_179' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3437 [1/1] (0.95ns)   --->   "%icmp_ln128_240 = icmp eq i2 %trunc_ln126_179, 1" [./layer.h:128]   --->   Operation 3437 'icmp' 'icmp_ln128_240' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3438 [1/1] (0.95ns)   --->   "%icmp_ln129_240 = icmp eq i2 %trunc_ln126_179, -2" [./layer.h:129]   --->   Operation 3438 'icmp' 'icmp_ln129_240' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3439 [1/1] (1.91ns)   --->   "%sub_ln701_240 = sub i8 0, %input_60_0_0_V_lo" [./layer.h:129]   --->   Operation 3439 'sub' 'sub_ln701_240' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_239)   --->   "%xor_ln128_240 = xor i1 %icmp_ln128_240, true" [./layer.h:128]   --->   Operation 3440 'xor' 'xor_ln128_240' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_239)   --->   "%and_ln129_240 = and i1 %icmp_ln129_240, %xor_ln128_240" [./layer.h:129]   --->   Operation 3441 'and' 'and_ln129_240' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3442 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_239)   --->   "%select_ln128_240 = select i1 %icmp_ln128_240, i8 %input_60_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3442 'select' 'select_ln128_240' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_239)   --->   "%select_ln129_240 = select i1 %and_ln129_240, i8 %sub_ln701_240, i8 %select_ln128_240" [./layer.h:129]   --->   Operation 3443 'select' 'select_ln129_240' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3444 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_239 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_240, i16 0)" [./layer.h:130]   --->   Operation 3444 'bitconcatenate' 'shl_ln703_239' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_262)   --->   "%sext_ln703_240 = sext i24 %shl_ln703_239 to i25" [./layer.h:130]   --->   Operation 3445 'sext' 'sext_ln703_240' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3446 [1/1] (0.00ns)   --->   "%trunc_ln126_180 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_60_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3446 'partselect' 'trunc_ln126_180' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3447 [1/1] (0.95ns)   --->   "%icmp_ln128_241 = icmp eq i2 %trunc_ln126_180, 1" [./layer.h:128]   --->   Operation 3447 'icmp' 'icmp_ln128_241' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3448 [1/1] (0.95ns)   --->   "%icmp_ln129_241 = icmp eq i2 %trunc_ln126_180, -2" [./layer.h:129]   --->   Operation 3448 'icmp' 'icmp_ln129_241' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3449 [1/1] (1.91ns)   --->   "%sub_ln701_241 = sub i8 0, %input_60_1_0_V_lo" [./layer.h:129]   --->   Operation 3449 'sub' 'sub_ln701_241' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_263)   --->   "%xor_ln128_241 = xor i1 %icmp_ln128_241, true" [./layer.h:128]   --->   Operation 3450 'xor' 'xor_ln128_241' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_263)   --->   "%and_ln129_241 = and i1 %icmp_ln129_241, %xor_ln128_241" [./layer.h:129]   --->   Operation 3451 'and' 'and_ln129_241' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_263)   --->   "%select_ln128_241 = select i1 %icmp_ln128_241, i8 %input_60_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3452 'select' 'select_ln128_241' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_263)   --->   "%select_ln129_241 = select i1 %and_ln129_241, i8 %sub_ln701_241, i8 %select_ln128_241" [./layer.h:129]   --->   Operation 3453 'select' 'select_ln129_241' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_263)   --->   "%shl_ln703_240 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_241, i16 0)" [./layer.h:130]   --->   Operation 3454 'bitconcatenate' 'shl_ln703_240' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_263)   --->   "%sext_ln703_241 = sext i24 %shl_ln703_240 to i25" [./layer.h:130]   --->   Operation 3455 'sext' 'sext_ln703_241' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3456 [1/1] (0.00ns)   --->   "%trunc_ln126_181 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_60_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3456 'partselect' 'trunc_ln126_181' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3457 [1/1] (0.95ns)   --->   "%icmp_ln128_242 = icmp eq i2 %trunc_ln126_181, 1" [./layer.h:128]   --->   Operation 3457 'icmp' 'icmp_ln128_242' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3458 [1/1] (0.95ns)   --->   "%icmp_ln129_242 = icmp eq i2 %trunc_ln126_181, -2" [./layer.h:129]   --->   Operation 3458 'icmp' 'icmp_ln129_242' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3459 [1/1] (1.91ns)   --->   "%sub_ln701_242 = sub i8 0, %input_60_2_0_V_lo" [./layer.h:129]   --->   Operation 3459 'sub' 'sub_ln701_242' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_241)   --->   "%xor_ln128_242 = xor i1 %icmp_ln128_242, true" [./layer.h:128]   --->   Operation 3460 'xor' 'xor_ln128_242' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_241)   --->   "%and_ln129_242 = and i1 %icmp_ln129_242, %xor_ln128_242" [./layer.h:129]   --->   Operation 3461 'and' 'and_ln129_242' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_241)   --->   "%select_ln128_242 = select i1 %icmp_ln128_242, i8 %input_60_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3462 'select' 'select_ln128_242' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_241)   --->   "%select_ln129_242 = select i1 %and_ln129_242, i8 %sub_ln701_242, i8 %select_ln128_242" [./layer.h:129]   --->   Operation 3463 'select' 'select_ln129_242' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3464 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_241 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_242, i16 0)" [./layer.h:130]   --->   Operation 3464 'bitconcatenate' 'shl_ln703_241' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3465 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_263)   --->   "%sext_ln703_242 = sext i24 %shl_ln703_241 to i25" [./layer.h:130]   --->   Operation 3465 'sext' 'sext_ln703_242' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3466 [1/1] (0.00ns)   --->   "%trunc_ln128_59 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_60_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3466 'partselect' 'trunc_ln128_59' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3467 [1/1] (0.95ns)   --->   "%icmp_ln128_243 = icmp eq i2 %trunc_ln128_59, 1" [./layer.h:128]   --->   Operation 3467 'icmp' 'icmp_ln128_243' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3468 [1/1] (0.95ns)   --->   "%icmp_ln129_243 = icmp eq i2 %trunc_ln128_59, -2" [./layer.h:129]   --->   Operation 3468 'icmp' 'icmp_ln129_243' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3469 [1/1] (1.91ns)   --->   "%sub_ln701_243 = sub i8 0, %input_60_3_0_V_lo" [./layer.h:129]   --->   Operation 3469 'sub' 'sub_ln701_243' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_265)   --->   "%xor_ln128_243 = xor i1 %icmp_ln128_243, true" [./layer.h:128]   --->   Operation 3470 'xor' 'xor_ln128_243' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_265)   --->   "%and_ln129_243 = and i1 %icmp_ln129_243, %xor_ln128_243" [./layer.h:129]   --->   Operation 3471 'and' 'and_ln129_243' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_265)   --->   "%select_ln128_243 = select i1 %icmp_ln128_243, i8 %input_60_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3472 'select' 'select_ln128_243' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_265)   --->   "%select_ln129_243 = select i1 %and_ln129_243, i8 %sub_ln701_243, i8 %select_ln128_243" [./layer.h:129]   --->   Operation 3473 'select' 'select_ln129_243' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_265)   --->   "%shl_ln703_242 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_243, i16 0)" [./layer.h:130]   --->   Operation 3474 'bitconcatenate' 'shl_ln703_242' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_265)   --->   "%sext_ln703_243 = sext i24 %shl_ln703_242 to i25" [./layer.h:130]   --->   Operation 3475 'sext' 'sext_ln703_243' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3476 [1/2] (3.25ns)   --->   "%packed_weights_61_l = load i8* %packed_weights_61_a, align 1" [./layer.h:124]   --->   Operation 3476 'load' 'packed_weights_61_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3477 [1/1] (0.00ns)   --->   "%trunc_ln126_182 = trunc i8 %packed_weights_61_l to i2" [./layer.h:126]   --->   Operation 3477 'trunc' 'trunc_ln126_182' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3478 [1/1] (0.95ns)   --->   "%icmp_ln128_244 = icmp eq i2 %trunc_ln126_182, 1" [./layer.h:128]   --->   Operation 3478 'icmp' 'icmp_ln128_244' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3479 [1/1] (0.95ns)   --->   "%icmp_ln129_244 = icmp eq i2 %trunc_ln126_182, -2" [./layer.h:129]   --->   Operation 3479 'icmp' 'icmp_ln129_244' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3480 [1/1] (1.91ns)   --->   "%sub_ln701_244 = sub i8 0, %input_61_0_0_V_lo" [./layer.h:129]   --->   Operation 3480 'sub' 'sub_ln701_244' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_243)   --->   "%xor_ln128_244 = xor i1 %icmp_ln128_244, true" [./layer.h:128]   --->   Operation 3481 'xor' 'xor_ln128_244' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_243)   --->   "%and_ln129_244 = and i1 %icmp_ln129_244, %xor_ln128_244" [./layer.h:129]   --->   Operation 3482 'and' 'and_ln129_244' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3483 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_243)   --->   "%select_ln128_244 = select i1 %icmp_ln128_244, i8 %input_61_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3483 'select' 'select_ln128_244' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_243)   --->   "%select_ln129_244 = select i1 %and_ln129_244, i8 %sub_ln701_244, i8 %select_ln128_244" [./layer.h:129]   --->   Operation 3484 'select' 'select_ln129_244' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3485 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_243 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_244, i16 0)" [./layer.h:130]   --->   Operation 3485 'bitconcatenate' 'shl_ln703_243' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_265)   --->   "%sext_ln703_244 = sext i24 %shl_ln703_243 to i25" [./layer.h:130]   --->   Operation 3486 'sext' 'sext_ln703_244' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3487 [1/1] (0.00ns)   --->   "%trunc_ln126_183 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_61_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3487 'partselect' 'trunc_ln126_183' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3488 [1/1] (0.95ns)   --->   "%icmp_ln128_245 = icmp eq i2 %trunc_ln126_183, 1" [./layer.h:128]   --->   Operation 3488 'icmp' 'icmp_ln128_245' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3489 [1/1] (0.95ns)   --->   "%icmp_ln129_245 = icmp eq i2 %trunc_ln126_183, -2" [./layer.h:129]   --->   Operation 3489 'icmp' 'icmp_ln129_245' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3490 [1/1] (1.91ns)   --->   "%sub_ln701_245 = sub i8 0, %input_61_1_0_V_lo" [./layer.h:129]   --->   Operation 3490 'sub' 'sub_ln701_245' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_266)   --->   "%xor_ln128_245 = xor i1 %icmp_ln128_245, true" [./layer.h:128]   --->   Operation 3491 'xor' 'xor_ln128_245' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_266)   --->   "%and_ln129_245 = and i1 %icmp_ln129_245, %xor_ln128_245" [./layer.h:129]   --->   Operation 3492 'and' 'and_ln129_245' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_266)   --->   "%select_ln128_245 = select i1 %icmp_ln128_245, i8 %input_61_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3493 'select' 'select_ln128_245' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_266)   --->   "%select_ln129_245 = select i1 %and_ln129_245, i8 %sub_ln701_245, i8 %select_ln128_245" [./layer.h:129]   --->   Operation 3494 'select' 'select_ln129_245' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_266)   --->   "%shl_ln703_244 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_245, i16 0)" [./layer.h:130]   --->   Operation 3495 'bitconcatenate' 'shl_ln703_244' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_266)   --->   "%sext_ln703_245 = sext i24 %shl_ln703_244 to i25" [./layer.h:130]   --->   Operation 3496 'sext' 'sext_ln703_245' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3497 [1/1] (0.00ns)   --->   "%trunc_ln126_184 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_61_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3497 'partselect' 'trunc_ln126_184' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3498 [1/1] (0.95ns)   --->   "%icmp_ln128_246 = icmp eq i2 %trunc_ln126_184, 1" [./layer.h:128]   --->   Operation 3498 'icmp' 'icmp_ln128_246' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3499 [1/1] (0.95ns)   --->   "%icmp_ln129_246 = icmp eq i2 %trunc_ln126_184, -2" [./layer.h:129]   --->   Operation 3499 'icmp' 'icmp_ln129_246' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3500 [1/1] (1.91ns)   --->   "%sub_ln701_246 = sub i8 0, %input_61_2_0_V_lo" [./layer.h:129]   --->   Operation 3500 'sub' 'sub_ln701_246' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3501 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_245)   --->   "%xor_ln128_246 = xor i1 %icmp_ln128_246, true" [./layer.h:128]   --->   Operation 3501 'xor' 'xor_ln128_246' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_245)   --->   "%and_ln129_246 = and i1 %icmp_ln129_246, %xor_ln128_246" [./layer.h:129]   --->   Operation 3502 'and' 'and_ln129_246' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3503 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_245)   --->   "%select_ln128_246 = select i1 %icmp_ln128_246, i8 %input_61_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3503 'select' 'select_ln128_246' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3504 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_245)   --->   "%select_ln129_246 = select i1 %and_ln129_246, i8 %sub_ln701_246, i8 %select_ln128_246" [./layer.h:129]   --->   Operation 3504 'select' 'select_ln129_246' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3505 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_245 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_246, i16 0)" [./layer.h:130]   --->   Operation 3505 'bitconcatenate' 'shl_ln703_245' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_266)   --->   "%sext_ln703_246 = sext i24 %shl_ln703_245 to i25" [./layer.h:130]   --->   Operation 3506 'sext' 'sext_ln703_246' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3507 [1/1] (0.00ns)   --->   "%trunc_ln128_60 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_61_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3507 'partselect' 'trunc_ln128_60' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3508 [1/1] (0.95ns)   --->   "%icmp_ln128_247 = icmp eq i2 %trunc_ln128_60, 1" [./layer.h:128]   --->   Operation 3508 'icmp' 'icmp_ln128_247' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3509 [1/1] (0.95ns)   --->   "%icmp_ln129_247 = icmp eq i2 %trunc_ln128_60, -2" [./layer.h:129]   --->   Operation 3509 'icmp' 'icmp_ln129_247' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3510 [1/1] (1.91ns)   --->   "%sub_ln701_247 = sub i8 0, %input_61_3_0_V_lo" [./layer.h:129]   --->   Operation 3510 'sub' 'sub_ln701_247' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_269)   --->   "%xor_ln128_247 = xor i1 %icmp_ln128_247, true" [./layer.h:128]   --->   Operation 3511 'xor' 'xor_ln128_247' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3512 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_269)   --->   "%and_ln129_247 = and i1 %icmp_ln129_247, %xor_ln128_247" [./layer.h:129]   --->   Operation 3512 'and' 'and_ln129_247' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_269)   --->   "%select_ln128_247 = select i1 %icmp_ln128_247, i8 %input_61_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3513 'select' 'select_ln128_247' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_269)   --->   "%select_ln129_247 = select i1 %and_ln129_247, i8 %sub_ln701_247, i8 %select_ln128_247" [./layer.h:129]   --->   Operation 3514 'select' 'select_ln129_247' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_269)   --->   "%shl_ln703_246 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_247, i16 0)" [./layer.h:130]   --->   Operation 3515 'bitconcatenate' 'shl_ln703_246' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_269)   --->   "%sext_ln703_247 = sext i24 %shl_ln703_246 to i25" [./layer.h:130]   --->   Operation 3516 'sext' 'sext_ln703_247' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3517 [1/2] (3.25ns)   --->   "%packed_weights_62_l = load i8* %packed_weights_62_a, align 1" [./layer.h:124]   --->   Operation 3517 'load' 'packed_weights_62_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3518 [1/1] (0.00ns)   --->   "%trunc_ln126_185 = trunc i8 %packed_weights_62_l to i2" [./layer.h:126]   --->   Operation 3518 'trunc' 'trunc_ln126_185' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3519 [1/1] (0.95ns)   --->   "%icmp_ln128_248 = icmp eq i2 %trunc_ln126_185, 1" [./layer.h:128]   --->   Operation 3519 'icmp' 'icmp_ln128_248' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3520 [1/1] (0.95ns)   --->   "%icmp_ln129_248 = icmp eq i2 %trunc_ln126_185, -2" [./layer.h:129]   --->   Operation 3520 'icmp' 'icmp_ln129_248' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3521 [1/1] (1.91ns)   --->   "%sub_ln701_248 = sub i8 0, %input_62_0_0_V_lo" [./layer.h:129]   --->   Operation 3521 'sub' 'sub_ln701_248' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_247)   --->   "%xor_ln128_248 = xor i1 %icmp_ln128_248, true" [./layer.h:128]   --->   Operation 3522 'xor' 'xor_ln128_248' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_247)   --->   "%and_ln129_248 = and i1 %icmp_ln129_248, %xor_ln128_248" [./layer.h:129]   --->   Operation 3523 'and' 'and_ln129_248' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_247)   --->   "%select_ln128_248 = select i1 %icmp_ln128_248, i8 %input_62_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3524 'select' 'select_ln128_248' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_247)   --->   "%select_ln129_248 = select i1 %and_ln129_248, i8 %sub_ln701_248, i8 %select_ln128_248" [./layer.h:129]   --->   Operation 3525 'select' 'select_ln129_248' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3526 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_247 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_248, i16 0)" [./layer.h:130]   --->   Operation 3526 'bitconcatenate' 'shl_ln703_247' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3527 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_269)   --->   "%sext_ln703_248 = sext i24 %shl_ln703_247 to i25" [./layer.h:130]   --->   Operation 3527 'sext' 'sext_ln703_248' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3528 [1/1] (0.00ns)   --->   "%trunc_ln126_186 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_62_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3528 'partselect' 'trunc_ln126_186' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3529 [1/1] (0.95ns)   --->   "%icmp_ln128_249 = icmp eq i2 %trunc_ln126_186, 1" [./layer.h:128]   --->   Operation 3529 'icmp' 'icmp_ln128_249' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3530 [1/1] (0.95ns)   --->   "%icmp_ln129_249 = icmp eq i2 %trunc_ln126_186, -2" [./layer.h:129]   --->   Operation 3530 'icmp' 'icmp_ln129_249' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3531 [1/1] (1.91ns)   --->   "%sub_ln701_249 = sub i8 0, %input_62_1_0_V_lo" [./layer.h:129]   --->   Operation 3531 'sub' 'sub_ln701_249' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_270)   --->   "%xor_ln128_249 = xor i1 %icmp_ln128_249, true" [./layer.h:128]   --->   Operation 3532 'xor' 'xor_ln128_249' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_270)   --->   "%and_ln129_249 = and i1 %icmp_ln129_249, %xor_ln128_249" [./layer.h:129]   --->   Operation 3533 'and' 'and_ln129_249' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3534 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_270)   --->   "%select_ln128_249 = select i1 %icmp_ln128_249, i8 %input_62_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3534 'select' 'select_ln128_249' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_270)   --->   "%select_ln129_249 = select i1 %and_ln129_249, i8 %sub_ln701_249, i8 %select_ln128_249" [./layer.h:129]   --->   Operation 3535 'select' 'select_ln129_249' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_270)   --->   "%shl_ln703_248 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_249, i16 0)" [./layer.h:130]   --->   Operation 3536 'bitconcatenate' 'shl_ln703_248' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_270)   --->   "%sext_ln703_249 = sext i24 %shl_ln703_248 to i25" [./layer.h:130]   --->   Operation 3537 'sext' 'sext_ln703_249' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3538 [1/1] (0.00ns)   --->   "%trunc_ln126_187 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_62_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3538 'partselect' 'trunc_ln126_187' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3539 [1/1] (0.95ns)   --->   "%icmp_ln128_250 = icmp eq i2 %trunc_ln126_187, 1" [./layer.h:128]   --->   Operation 3539 'icmp' 'icmp_ln128_250' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3540 [1/1] (0.95ns)   --->   "%icmp_ln129_250 = icmp eq i2 %trunc_ln126_187, -2" [./layer.h:129]   --->   Operation 3540 'icmp' 'icmp_ln129_250' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3541 [1/1] (1.91ns)   --->   "%sub_ln701_250 = sub i8 0, %input_62_2_0_V_lo" [./layer.h:129]   --->   Operation 3541 'sub' 'sub_ln701_250' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3542 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_249)   --->   "%xor_ln128_250 = xor i1 %icmp_ln128_250, true" [./layer.h:128]   --->   Operation 3542 'xor' 'xor_ln128_250' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_249)   --->   "%and_ln129_250 = and i1 %icmp_ln129_250, %xor_ln128_250" [./layer.h:129]   --->   Operation 3543 'and' 'and_ln129_250' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_249)   --->   "%select_ln128_250 = select i1 %icmp_ln128_250, i8 %input_62_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3544 'select' 'select_ln128_250' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3545 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_249)   --->   "%select_ln129_250 = select i1 %and_ln129_250, i8 %sub_ln701_250, i8 %select_ln128_250" [./layer.h:129]   --->   Operation 3545 'select' 'select_ln129_250' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3546 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_249 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_250, i16 0)" [./layer.h:130]   --->   Operation 3546 'bitconcatenate' 'shl_ln703_249' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_270)   --->   "%sext_ln703_250 = sext i24 %shl_ln703_249 to i25" [./layer.h:130]   --->   Operation 3547 'sext' 'sext_ln703_250' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3548 [1/1] (0.00ns)   --->   "%trunc_ln128_61 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_62_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3548 'partselect' 'trunc_ln128_61' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3549 [1/1] (0.95ns)   --->   "%icmp_ln128_251 = icmp eq i2 %trunc_ln128_61, 1" [./layer.h:128]   --->   Operation 3549 'icmp' 'icmp_ln128_251' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3550 [1/1] (0.95ns)   --->   "%icmp_ln129_251 = icmp eq i2 %trunc_ln128_61, -2" [./layer.h:129]   --->   Operation 3550 'icmp' 'icmp_ln129_251' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3551 [1/1] (1.91ns)   --->   "%sub_ln701_251 = sub i8 0, %input_62_3_0_V_lo" [./layer.h:129]   --->   Operation 3551 'sub' 'sub_ln701_251' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3552 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_272)   --->   "%xor_ln128_251 = xor i1 %icmp_ln128_251, true" [./layer.h:128]   --->   Operation 3552 'xor' 'xor_ln128_251' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_272)   --->   "%and_ln129_251 = and i1 %icmp_ln129_251, %xor_ln128_251" [./layer.h:129]   --->   Operation 3553 'and' 'and_ln129_251' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_272)   --->   "%select_ln128_251 = select i1 %icmp_ln128_251, i8 %input_62_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3554 'select' 'select_ln128_251' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_272)   --->   "%select_ln129_251 = select i1 %and_ln129_251, i8 %sub_ln701_251, i8 %select_ln128_251" [./layer.h:129]   --->   Operation 3555 'select' 'select_ln129_251' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_272)   --->   "%shl_ln703_250 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_251, i16 0)" [./layer.h:130]   --->   Operation 3556 'bitconcatenate' 'shl_ln703_250' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3557 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_272)   --->   "%sext_ln703_251 = sext i24 %shl_ln703_250 to i25" [./layer.h:130]   --->   Operation 3557 'sext' 'sext_ln703_251' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3558 [1/2] (3.25ns)   --->   "%packed_weights_63_l = load i8* %packed_weights_63_a, align 1" [./layer.h:124]   --->   Operation 3558 'load' 'packed_weights_63_l' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 3559 [1/1] (0.00ns)   --->   "%trunc_ln126_188 = trunc i8 %packed_weights_63_l to i2" [./layer.h:126]   --->   Operation 3559 'trunc' 'trunc_ln126_188' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3560 [1/1] (0.95ns)   --->   "%icmp_ln128_252 = icmp eq i2 %trunc_ln126_188, 1" [./layer.h:128]   --->   Operation 3560 'icmp' 'icmp_ln128_252' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3561 [1/1] (0.95ns)   --->   "%icmp_ln129_252 = icmp eq i2 %trunc_ln126_188, -2" [./layer.h:129]   --->   Operation 3561 'icmp' 'icmp_ln129_252' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3562 [1/1] (1.91ns)   --->   "%sub_ln701_252 = sub i8 0, %input_63_0_0_V_lo" [./layer.h:129]   --->   Operation 3562 'sub' 'sub_ln701_252' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_251)   --->   "%xor_ln128_252 = xor i1 %icmp_ln128_252, true" [./layer.h:128]   --->   Operation 3563 'xor' 'xor_ln128_252' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3564 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_251)   --->   "%and_ln129_252 = and i1 %icmp_ln129_252, %xor_ln128_252" [./layer.h:129]   --->   Operation 3564 'and' 'and_ln129_252' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3565 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_251)   --->   "%select_ln128_252 = select i1 %icmp_ln128_252, i8 %input_63_0_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3565 'select' 'select_ln128_252' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_251)   --->   "%select_ln129_252 = select i1 %and_ln129_252, i8 %sub_ln701_252, i8 %select_ln128_252" [./layer.h:129]   --->   Operation 3566 'select' 'select_ln129_252' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3567 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_251 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_252, i16 0)" [./layer.h:130]   --->   Operation 3567 'bitconcatenate' 'shl_ln703_251' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3568 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_272)   --->   "%sext_ln703_252 = sext i24 %shl_ln703_251 to i25" [./layer.h:130]   --->   Operation 3568 'sext' 'sext_ln703_252' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3569 [1/1] (0.00ns)   --->   "%trunc_ln126_189 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_63_l, i32 2, i32 3)" [./layer.h:126]   --->   Operation 3569 'partselect' 'trunc_ln126_189' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3570 [1/1] (1.91ns)   --->   "%sub_ln701_253 = sub i8 0, %input_63_1_0_V_lo" [./layer.h:129]   --->   Operation 3570 'sub' 'sub_ln701_253' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3571 [1/1] (0.00ns)   --->   "%trunc_ln126_190 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_63_l, i32 4, i32 5)" [./layer.h:126]   --->   Operation 3571 'partselect' 'trunc_ln126_190' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3572 [1/1] (0.95ns)   --->   "%icmp_ln128_254 = icmp eq i2 %trunc_ln126_190, 1" [./layer.h:128]   --->   Operation 3572 'icmp' 'icmp_ln128_254' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3573 [1/1] (0.95ns)   --->   "%icmp_ln129_254 = icmp eq i2 %trunc_ln126_190, -2" [./layer.h:129]   --->   Operation 3573 'icmp' 'icmp_ln129_254' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3574 [1/1] (1.91ns)   --->   "%sub_ln701_254 = sub i8 0, %input_63_2_0_V_lo" [./layer.h:129]   --->   Operation 3574 'sub' 'sub_ln701_254' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_273)   --->   "%xor_ln128_254 = xor i1 %icmp_ln128_254, true" [./layer.h:128]   --->   Operation 3575 'xor' 'xor_ln128_254' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_273)   --->   "%and_ln129_254 = and i1 %icmp_ln129_254, %xor_ln128_254" [./layer.h:129]   --->   Operation 3576 'and' 'and_ln129_254' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3577 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_273)   --->   "%select_ln128_254 = select i1 %icmp_ln128_254, i8 %input_63_2_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3577 'select' 'select_ln128_254' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3578 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_273)   --->   "%select_ln129_254 = select i1 %and_ln129_254, i8 %sub_ln701_254, i8 %select_ln128_254" [./layer.h:129]   --->   Operation 3578 'select' 'select_ln129_254' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_273)   --->   "%shl_ln703_253 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_254, i16 0)" [./layer.h:130]   --->   Operation 3579 'bitconcatenate' 'shl_ln703_253' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3580 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_273)   --->   "%sext_ln703_254 = sext i24 %shl_ln703_253 to i25" [./layer.h:130]   --->   Operation 3580 'sext' 'sext_ln703_254' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3581 [1/1] (0.00ns)   --->   "%trunc_ln128_62 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_63_l, i32 6, i32 7)" [./layer.h:128]   --->   Operation 3581 'partselect' 'trunc_ln128_62' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3582 [1/1] (0.95ns)   --->   "%icmp_ln128_255 = icmp eq i2 %trunc_ln128_62, 1" [./layer.h:128]   --->   Operation 3582 'icmp' 'icmp_ln128_255' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3583 [1/1] (0.95ns)   --->   "%icmp_ln129_255 = icmp eq i2 %trunc_ln128_62, -2" [./layer.h:129]   --->   Operation 3583 'icmp' 'icmp_ln129_255' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3584 [1/1] (1.91ns)   --->   "%sub_ln701_255 = sub i8 0, %input_63_3_0_V_lo" [./layer.h:129]   --->   Operation 3584 'sub' 'sub_ln701_255' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_254)   --->   "%xor_ln128_255 = xor i1 %icmp_ln128_255, true" [./layer.h:128]   --->   Operation 3585 'xor' 'xor_ln128_255' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_254)   --->   "%and_ln129_255 = and i1 %icmp_ln129_255, %xor_ln128_255" [./layer.h:129]   --->   Operation 3586 'and' 'and_ln129_255' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_254)   --->   "%select_ln128_255 = select i1 %icmp_ln128_255, i8 %input_63_3_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3587 'select' 'select_ln128_255' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_254)   --->   "%select_ln129_255 = select i1 %and_ln129_255, i8 %sub_ln701_255, i8 %select_ln128_255" [./layer.h:129]   --->   Operation 3588 'select' 'select_ln129_255' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3589 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_254 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_255, i16 0)" [./layer.h:130]   --->   Operation 3589 'bitconcatenate' 'shl_ln703_254' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_273)   --->   "%sext_ln703_255 = sext i24 %shl_ln703_254 to i25" [./layer.h:130]   --->   Operation 3590 'sext' 'sext_ln703_255' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 3591 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_27 = add i25 %sext_ln703_1, %sext_ln703_2" [./layer.h:130]   --->   Operation 3591 'add' 'add_ln703_27' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3592 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_33 = add i25 %sext_ln703_7, %sext_ln703_8" [./layer.h:130]   --->   Operation 3592 'add' 'add_ln703_33' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3593 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_34 = add i25 %sext_ln703_9, %sext_ln703_10" [./layer.h:130]   --->   Operation 3593 'add' 'add_ln703_34' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3594 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_36 = add i25 %sext_ln703_11, %sext_ln703_12" [./layer.h:130]   --->   Operation 3594 'add' 'add_ln703_36' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3595 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_37 = add i25 %sext_ln703_13, %sext_ln703_14" [./layer.h:130]   --->   Operation 3595 'add' 'add_ln703_37' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3596 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_41 = add i25 %sext_ln703_15, %sext_ln703_16" [./layer.h:130]   --->   Operation 3596 'add' 'add_ln703_41' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3597 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_42 = add i25 %sext_ln703_17, %sext_ln703_18" [./layer.h:130]   --->   Operation 3597 'add' 'add_ln703_42' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3598 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_44 = add i25 %sext_ln703_19, %sext_ln703_20" [./layer.h:130]   --->   Operation 3598 'add' 'add_ln703_44' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3599 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_45 = add i25 %sext_ln703_21, %sext_ln703_22" [./layer.h:130]   --->   Operation 3599 'add' 'add_ln703_45' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3600 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_48 = add i25 %sext_ln703_23, %sext_ln703_24" [./layer.h:130]   --->   Operation 3600 'add' 'add_ln703_48' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3601 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_49 = add i25 %sext_ln703_25, %sext_ln703_26" [./layer.h:130]   --->   Operation 3601 'add' 'add_ln703_49' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3602 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_51 = add i25 %sext_ln703_27, %sext_ln703_28" [./layer.h:130]   --->   Operation 3602 'add' 'add_ln703_51' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3603 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_52 = add i25 %sext_ln703_29, %sext_ln703_30" [./layer.h:130]   --->   Operation 3603 'add' 'add_ln703_52' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3604 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_57 = add i25 %sext_ln703_31, %sext_ln703_32" [./layer.h:130]   --->   Operation 3604 'add' 'add_ln703_57' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3605 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_58 = add i25 %sext_ln703_33, %sext_ln703_34" [./layer.h:130]   --->   Operation 3605 'add' 'add_ln703_58' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3606 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_60 = add i25 %sext_ln703_35, %sext_ln703_36" [./layer.h:130]   --->   Operation 3606 'add' 'add_ln703_60' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3607 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_61 = add i25 %sext_ln703_37, %sext_ln703_38" [./layer.h:130]   --->   Operation 3607 'add' 'add_ln703_61' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3608 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_64 = add i25 %sext_ln703_39, %sext_ln703_40" [./layer.h:130]   --->   Operation 3608 'add' 'add_ln703_64' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3609 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_65 = add i25 %sext_ln703_41, %sext_ln703_42" [./layer.h:130]   --->   Operation 3609 'add' 'add_ln703_65' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3610 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_67 = add i25 %sext_ln703_43, %sext_ln703_44" [./layer.h:130]   --->   Operation 3610 'add' 'add_ln703_67' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3611 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_68 = add i25 %sext_ln703_45, %sext_ln703_46" [./layer.h:130]   --->   Operation 3611 'add' 'add_ln703_68' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3612 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_72 = add i25 %sext_ln703_47, %sext_ln703_48" [./layer.h:130]   --->   Operation 3612 'add' 'add_ln703_72' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3613 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_73 = add i25 %sext_ln703_49, %sext_ln703_50" [./layer.h:130]   --->   Operation 3613 'add' 'add_ln703_73' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3614 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_75 = add i25 %sext_ln703_51, %sext_ln703_52" [./layer.h:130]   --->   Operation 3614 'add' 'add_ln703_75' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3615 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_76 = add i25 %sext_ln703_53, %sext_ln703_54" [./layer.h:130]   --->   Operation 3615 'add' 'add_ln703_76' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3616 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_79 = add i25 %sext_ln703_55, %sext_ln703_56" [./layer.h:130]   --->   Operation 3616 'add' 'add_ln703_79' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3617 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_80 = add i25 %sext_ln703_57, %sext_ln703_58" [./layer.h:130]   --->   Operation 3617 'add' 'add_ln703_80' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3618 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_82 = add i25 %sext_ln703_59, %sext_ln703_60" [./layer.h:130]   --->   Operation 3618 'add' 'add_ln703_82' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3619 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_83 = add i25 %sext_ln703_61, %sext_ln703_62" [./layer.h:130]   --->   Operation 3619 'add' 'add_ln703_83' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3620 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_89 = add i25 %sext_ln703_63, %sext_ln703_64" [./layer.h:130]   --->   Operation 3620 'add' 'add_ln703_89' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3621 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_90 = add i25 %sext_ln703_65, %sext_ln703_66" [./layer.h:130]   --->   Operation 3621 'add' 'add_ln703_90' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3622 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_92 = add i25 %sext_ln703_67, %sext_ln703_68" [./layer.h:130]   --->   Operation 3622 'add' 'add_ln703_92' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3623 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_93 = add i25 %sext_ln703_69, %sext_ln703_70" [./layer.h:130]   --->   Operation 3623 'add' 'add_ln703_93' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3624 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_96 = add i25 %sext_ln703_71, %sext_ln703_72" [./layer.h:130]   --->   Operation 3624 'add' 'add_ln703_96' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3625 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_97 = add i25 %sext_ln703_73, %sext_ln703_74" [./layer.h:130]   --->   Operation 3625 'add' 'add_ln703_97' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3626 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_99 = add i25 %sext_ln703_75, %sext_ln703_76" [./layer.h:130]   --->   Operation 3626 'add' 'add_ln703_99' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3627 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_100 = add i25 %sext_ln703_77, %sext_ln703_78" [./layer.h:130]   --->   Operation 3627 'add' 'add_ln703_100' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3628 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_104 = add i25 %sext_ln703_79, %sext_ln703_80" [./layer.h:130]   --->   Operation 3628 'add' 'add_ln703_104' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3629 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_105 = add i25 %sext_ln703_81, %sext_ln703_82" [./layer.h:130]   --->   Operation 3629 'add' 'add_ln703_105' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3630 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_107 = add i25 %sext_ln703_83, %sext_ln703_84" [./layer.h:130]   --->   Operation 3630 'add' 'add_ln703_107' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3631 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_108 = add i25 %sext_ln703_85, %sext_ln703_86" [./layer.h:130]   --->   Operation 3631 'add' 'add_ln703_108' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3632 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_111 = add i25 %sext_ln703_87, %sext_ln703_88" [./layer.h:130]   --->   Operation 3632 'add' 'add_ln703_111' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3633 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_112 = add i25 %sext_ln703_89, %sext_ln703_90" [./layer.h:130]   --->   Operation 3633 'add' 'add_ln703_112' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3634 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_114 = add i25 %sext_ln703_91, %sext_ln703_92" [./layer.h:130]   --->   Operation 3634 'add' 'add_ln703_114' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3635 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_115 = add i25 %sext_ln703_93, %sext_ln703_94" [./layer.h:130]   --->   Operation 3635 'add' 'add_ln703_115' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3636 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_120 = add i25 %sext_ln703_95, %sext_ln703_96" [./layer.h:130]   --->   Operation 3636 'add' 'add_ln703_120' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3637 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_121 = add i25 %sext_ln703_97, %sext_ln703_98" [./layer.h:130]   --->   Operation 3637 'add' 'add_ln703_121' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3638 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_123 = add i25 %sext_ln703_99, %sext_ln703_100" [./layer.h:130]   --->   Operation 3638 'add' 'add_ln703_123' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3639 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_124 = add i25 %sext_ln703_101, %sext_ln703_102" [./layer.h:130]   --->   Operation 3639 'add' 'add_ln703_124' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3640 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_127 = add i25 %sext_ln703_103, %sext_ln703_104" [./layer.h:130]   --->   Operation 3640 'add' 'add_ln703_127' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3641 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_128 = add i25 %sext_ln703_105, %sext_ln703_106" [./layer.h:130]   --->   Operation 3641 'add' 'add_ln703_128' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3642 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_130 = add i25 %sext_ln703_107, %sext_ln703_108" [./layer.h:130]   --->   Operation 3642 'add' 'add_ln703_130' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3643 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_131 = add i25 %sext_ln703_109, %sext_ln703_110" [./layer.h:130]   --->   Operation 3643 'add' 'add_ln703_131' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3644 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_135 = add i25 %sext_ln703_111, %sext_ln703_112" [./layer.h:130]   --->   Operation 3644 'add' 'add_ln703_135' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3645 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_136 = add i25 %sext_ln703_113, %sext_ln703_114" [./layer.h:130]   --->   Operation 3645 'add' 'add_ln703_136' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3646 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_138 = add i25 %sext_ln703_115, %sext_ln703_116" [./layer.h:130]   --->   Operation 3646 'add' 'add_ln703_138' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3647 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_139 = add i25 %sext_ln703_117, %sext_ln703_118" [./layer.h:130]   --->   Operation 3647 'add' 'add_ln703_139' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3648 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_142 = add i25 %sext_ln703_119, %sext_ln703_120" [./layer.h:130]   --->   Operation 3648 'add' 'add_ln703_142' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3649 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_143 = add i25 %sext_ln703_121, %sext_ln703_122" [./layer.h:130]   --->   Operation 3649 'add' 'add_ln703_143' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3650 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_145 = add i25 %sext_ln703_123, %sext_ln703_124" [./layer.h:130]   --->   Operation 3650 'add' 'add_ln703_145' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3651 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_146 = add i25 %sext_ln703_125, %sext_ln703_126" [./layer.h:130]   --->   Operation 3651 'add' 'add_ln703_146' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3652 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_153 = add i25 %sext_ln703_127, %sext_ln703_128" [./layer.h:130]   --->   Operation 3652 'add' 'add_ln703_153' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3653 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_154 = add i25 %sext_ln703_129, %sext_ln703_130" [./layer.h:130]   --->   Operation 3653 'add' 'add_ln703_154' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3654 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_156 = add i25 %sext_ln703_131, %sext_ln703_132" [./layer.h:130]   --->   Operation 3654 'add' 'add_ln703_156' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3655 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_157 = add i25 %sext_ln703_133, %sext_ln703_134" [./layer.h:130]   --->   Operation 3655 'add' 'add_ln703_157' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3656 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_160 = add i25 %sext_ln703_135, %sext_ln703_136" [./layer.h:130]   --->   Operation 3656 'add' 'add_ln703_160' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3657 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_161 = add i25 %sext_ln703_137, %sext_ln703_138" [./layer.h:130]   --->   Operation 3657 'add' 'add_ln703_161' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3658 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_163 = add i25 %sext_ln703_139, %sext_ln703_140" [./layer.h:130]   --->   Operation 3658 'add' 'add_ln703_163' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3659 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_164 = add i25 %sext_ln703_141, %sext_ln703_142" [./layer.h:130]   --->   Operation 3659 'add' 'add_ln703_164' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3660 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_168 = add i25 %sext_ln703_143, %sext_ln703_144" [./layer.h:130]   --->   Operation 3660 'add' 'add_ln703_168' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3661 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_169 = add i25 %sext_ln703_145, %sext_ln703_146" [./layer.h:130]   --->   Operation 3661 'add' 'add_ln703_169' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3662 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_171 = add i25 %sext_ln703_147, %sext_ln703_148" [./layer.h:130]   --->   Operation 3662 'add' 'add_ln703_171' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3663 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_172 = add i25 %sext_ln703_149, %sext_ln703_150" [./layer.h:130]   --->   Operation 3663 'add' 'add_ln703_172' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3664 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_175 = add i25 %sext_ln703_151, %sext_ln703_152" [./layer.h:130]   --->   Operation 3664 'add' 'add_ln703_175' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3665 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_176 = add i25 %sext_ln703_153, %sext_ln703_154" [./layer.h:130]   --->   Operation 3665 'add' 'add_ln703_176' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3666 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_178 = add i25 %sext_ln703_155, %sext_ln703_156" [./layer.h:130]   --->   Operation 3666 'add' 'add_ln703_178' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3667 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_179 = add i25 %sext_ln703_157, %sext_ln703_158" [./layer.h:130]   --->   Operation 3667 'add' 'add_ln703_179' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3668 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_184 = add i25 %sext_ln703_159, %sext_ln703_160" [./layer.h:130]   --->   Operation 3668 'add' 'add_ln703_184' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3669 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_185 = add i25 %sext_ln703_161, %sext_ln703_162" [./layer.h:130]   --->   Operation 3669 'add' 'add_ln703_185' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3670 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_187 = add i25 %sext_ln703_163, %sext_ln703_164" [./layer.h:130]   --->   Operation 3670 'add' 'add_ln703_187' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3671 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_188 = add i25 %sext_ln703_165, %sext_ln703_166" [./layer.h:130]   --->   Operation 3671 'add' 'add_ln703_188' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3672 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_191 = add i25 %sext_ln703_167, %sext_ln703_168" [./layer.h:130]   --->   Operation 3672 'add' 'add_ln703_191' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3673 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_192 = add i25 %sext_ln703_169, %sext_ln703_170" [./layer.h:130]   --->   Operation 3673 'add' 'add_ln703_192' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3674 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_194 = add i25 %sext_ln703_171, %sext_ln703_172" [./layer.h:130]   --->   Operation 3674 'add' 'add_ln703_194' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3675 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_195 = add i25 %sext_ln703_173, %sext_ln703_174" [./layer.h:130]   --->   Operation 3675 'add' 'add_ln703_195' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3676 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_199 = add i25 %sext_ln703_175, %sext_ln703_176" [./layer.h:130]   --->   Operation 3676 'add' 'add_ln703_199' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3677 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_200 = add i25 %sext_ln703_177, %sext_ln703_178" [./layer.h:130]   --->   Operation 3677 'add' 'add_ln703_200' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3678 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_202 = add i25 %sext_ln703_179, %sext_ln703_180" [./layer.h:130]   --->   Operation 3678 'add' 'add_ln703_202' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3679 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_203 = add i25 %sext_ln703_181, %sext_ln703_182" [./layer.h:130]   --->   Operation 3679 'add' 'add_ln703_203' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3680 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_206 = add i25 %sext_ln703_183, %sext_ln703_184" [./layer.h:130]   --->   Operation 3680 'add' 'add_ln703_206' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3681 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_207 = add i25 %sext_ln703_185, %sext_ln703_186" [./layer.h:130]   --->   Operation 3681 'add' 'add_ln703_207' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3682 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_209 = add i25 %sext_ln703_187, %sext_ln703_188" [./layer.h:130]   --->   Operation 3682 'add' 'add_ln703_209' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3683 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_210 = add i25 %sext_ln703_189, %sext_ln703_190" [./layer.h:130]   --->   Operation 3683 'add' 'add_ln703_210' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3684 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_216 = add i25 %sext_ln703_191, %sext_ln703_192" [./layer.h:130]   --->   Operation 3684 'add' 'add_ln703_216' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3685 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_217 = add i25 %sext_ln703_193, %sext_ln703_194" [./layer.h:130]   --->   Operation 3685 'add' 'add_ln703_217' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3686 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_219 = add i25 %sext_ln703_195, %sext_ln703_196" [./layer.h:130]   --->   Operation 3686 'add' 'add_ln703_219' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3687 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_220 = add i25 %sext_ln703_197, %sext_ln703_198" [./layer.h:130]   --->   Operation 3687 'add' 'add_ln703_220' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3688 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_223 = add i25 %sext_ln703_199, %sext_ln703_200" [./layer.h:130]   --->   Operation 3688 'add' 'add_ln703_223' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3689 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_224 = add i25 %sext_ln703_201, %sext_ln703_202" [./layer.h:130]   --->   Operation 3689 'add' 'add_ln703_224' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3690 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_226 = add i25 %sext_ln703_203, %sext_ln703_204" [./layer.h:130]   --->   Operation 3690 'add' 'add_ln703_226' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3691 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_227 = add i25 %sext_ln703_205, %sext_ln703_206" [./layer.h:130]   --->   Operation 3691 'add' 'add_ln703_227' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3692 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_231 = add i25 %sext_ln703_207, %sext_ln703_208" [./layer.h:130]   --->   Operation 3692 'add' 'add_ln703_231' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3693 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_232 = add i25 %sext_ln703_209, %sext_ln703_210" [./layer.h:130]   --->   Operation 3693 'add' 'add_ln703_232' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3694 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_234 = add i25 %sext_ln703_211, %sext_ln703_212" [./layer.h:130]   --->   Operation 3694 'add' 'add_ln703_234' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3695 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_235 = add i25 %sext_ln703_213, %sext_ln703_214" [./layer.h:130]   --->   Operation 3695 'add' 'add_ln703_235' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3696 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_238 = add i25 %sext_ln703_215, %sext_ln703_216" [./layer.h:130]   --->   Operation 3696 'add' 'add_ln703_238' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3697 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_239 = add i25 %sext_ln703_217, %sext_ln703_218" [./layer.h:130]   --->   Operation 3697 'add' 'add_ln703_239' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3698 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_241 = add i25 %sext_ln703_219, %sext_ln703_220" [./layer.h:130]   --->   Operation 3698 'add' 'add_ln703_241' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3699 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_242 = add i25 %sext_ln703_221, %sext_ln703_222" [./layer.h:130]   --->   Operation 3699 'add' 'add_ln703_242' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3700 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_247 = add i25 %sext_ln703_223, %sext_ln703_224" [./layer.h:130]   --->   Operation 3700 'add' 'add_ln703_247' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3701 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_248 = add i25 %sext_ln703_225, %sext_ln703_226" [./layer.h:130]   --->   Operation 3701 'add' 'add_ln703_248' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3702 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_250 = add i25 %sext_ln703_227, %sext_ln703_228" [./layer.h:130]   --->   Operation 3702 'add' 'add_ln703_250' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3703 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_251 = add i25 %sext_ln703_229, %sext_ln703_230" [./layer.h:130]   --->   Operation 3703 'add' 'add_ln703_251' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3704 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_254 = add i25 %sext_ln703_231, %sext_ln703_232" [./layer.h:130]   --->   Operation 3704 'add' 'add_ln703_254' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3705 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_255 = add i25 %sext_ln703_233, %sext_ln703_234" [./layer.h:130]   --->   Operation 3705 'add' 'add_ln703_255' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3706 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_257 = add i25 %sext_ln703_235, %sext_ln703_236" [./layer.h:130]   --->   Operation 3706 'add' 'add_ln703_257' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3707 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_258 = add i25 %sext_ln703_237, %sext_ln703_238" [./layer.h:130]   --->   Operation 3707 'add' 'add_ln703_258' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3708 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_262 = add i25 %sext_ln703_239, %sext_ln703_240" [./layer.h:130]   --->   Operation 3708 'add' 'add_ln703_262' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3709 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_263 = add i25 %sext_ln703_241, %sext_ln703_242" [./layer.h:130]   --->   Operation 3709 'add' 'add_ln703_263' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3710 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_265 = add i25 %sext_ln703_243, %sext_ln703_244" [./layer.h:130]   --->   Operation 3710 'add' 'add_ln703_265' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3711 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_266 = add i25 %sext_ln703_245, %sext_ln703_246" [./layer.h:130]   --->   Operation 3711 'add' 'add_ln703_266' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3712 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_269 = add i25 %sext_ln703_247, %sext_ln703_248" [./layer.h:130]   --->   Operation 3712 'add' 'add_ln703_269' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3713 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_270 = add i25 %sext_ln703_249, %sext_ln703_250" [./layer.h:130]   --->   Operation 3713 'add' 'add_ln703_270' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3714 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_272 = add i25 %sext_ln703_251, %sext_ln703_252" [./layer.h:130]   --->   Operation 3714 'add' 'add_ln703_272' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3715 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_273 = add i25 %sext_ln703_254, %sext_ln703_255" [./layer.h:130]   --->   Operation 3715 'add' 'add_ln703_273' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.08>
ST_5 : Operation 3716 [1/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 3716 'load' 'output_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_5 : Operation 3717 [1/1] (0.00ns)   --->   "%shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129, i16 0)" [./layer.h:130]   --->   Operation 3717 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3718 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i24 %shl_ln to i40" [./layer.h:130]   --->   Operation 3718 'sext' 'sext_ln703' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3719 [1/1] (0.95ns)   --->   "%icmp_ln128_3 = icmp eq i2 %trunc_ln, 1" [./layer.h:128]   --->   Operation 3719 'icmp' 'icmp_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3720 [1/1] (0.95ns)   --->   "%icmp_ln129_3 = icmp eq i2 %trunc_ln, -2" [./layer.h:129]   --->   Operation 3720 'icmp' 'icmp_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3721 [1/1] (1.91ns)   --->   "%sub_ln701_3 = sub i8 0, %input_0_3_0_V_loa" [./layer.h:129]   --->   Operation 3721 'sub' 'sub_ln701_3' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%xor_ln128_3 = xor i1 %icmp_ln128_3, true" [./layer.h:128]   --->   Operation 3722 'xor' 'xor_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%and_ln129_3 = and i1 %icmp_ln129_3, %xor_ln128_3" [./layer.h:129]   --->   Operation 3723 'and' 'and_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%select_ln128_3 = select i1 %icmp_ln128_3, i8 %input_0_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 3724 'select' 'select_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%select_ln129_3 = select i1 %and_ln129_3, i8 %sub_ln701_3, i8 %select_ln128_3" [./layer.h:129]   --->   Operation 3725 'select' 'select_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3726 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%shl_ln703_3 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_3, i16 0)" [./layer.h:130]   --->   Operation 3726 'bitconcatenate' 'shl_ln703_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%sext_ln703_3 = sext i24 %shl_ln703_3 to i25" [./layer.h:130]   --->   Operation 3727 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3728 [1/1] (0.95ns)   --->   "%icmp_ln128_4 = icmp eq i2 %trunc_ln126_2, 1" [./layer.h:128]   --->   Operation 3728 'icmp' 'icmp_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3729 [1/1] (0.95ns)   --->   "%icmp_ln129_4 = icmp eq i2 %trunc_ln126_2, -2" [./layer.h:129]   --->   Operation 3729 'icmp' 'icmp_ln129_4' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3730 [1/1] (1.91ns)   --->   "%sub_ln701_4 = sub i8 0, %input_1_0_0_V_loa" [./layer.h:129]   --->   Operation 3730 'sub' 'sub_ln701_4' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%xor_ln128_4 = xor i1 %icmp_ln128_4, true" [./layer.h:128]   --->   Operation 3731 'xor' 'xor_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3732 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%and_ln129_4 = and i1 %icmp_ln129_4, %xor_ln128_4" [./layer.h:129]   --->   Operation 3732 'and' 'and_ln129_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3733 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%select_ln128_4 = select i1 %icmp_ln128_4, i8 %input_1_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 3733 'select' 'select_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3734 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%select_ln129_4 = select i1 %and_ln129_4, i8 %sub_ln701_4, i8 %select_ln128_4" [./layer.h:129]   --->   Operation 3734 'select' 'select_ln129_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3735 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_4 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_4, i16 0)" [./layer.h:130]   --->   Operation 3735 'bitconcatenate' 'shl_ln703_4' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_5 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%sext_ln703_4 = sext i24 %shl_ln703_4 to i25" [./layer.h:130]   --->   Operation 3736 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3737 [1/1] (0.95ns)   --->   "%icmp_ln128_5 = icmp eq i2 %trunc_ln126_8, 1" [./layer.h:128]   --->   Operation 3737 'icmp' 'icmp_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3738 [1/1] (0.95ns)   --->   "%icmp_ln129_5 = icmp eq i2 %trunc_ln126_8, -2" [./layer.h:129]   --->   Operation 3738 'icmp' 'icmp_ln129_5' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3739 [1/1] (1.91ns)   --->   "%sub_ln701_5 = sub i8 0, %input_1_1_0_V_loa" [./layer.h:129]   --->   Operation 3739 'sub' 'sub_ln701_5' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%xor_ln128_5 = xor i1 %icmp_ln128_5, true" [./layer.h:128]   --->   Operation 3740 'xor' 'xor_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3741 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%and_ln129_5 = and i1 %icmp_ln129_5, %xor_ln128_5" [./layer.h:129]   --->   Operation 3741 'and' 'and_ln129_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3742 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%select_ln128_5 = select i1 %icmp_ln128_5, i8 %input_1_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 3742 'select' 'select_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3743 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%select_ln129_5 = select i1 %and_ln129_5, i8 %sub_ln701_5, i8 %select_ln128_5" [./layer.h:129]   --->   Operation 3743 'select' 'select_ln129_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%shl_ln703_5 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_5, i16 0)" [./layer.h:130]   --->   Operation 3744 'bitconcatenate' 'shl_ln703_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%sext_ln703_5 = sext i24 %shl_ln703_5 to i25" [./layer.h:130]   --->   Operation 3745 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3746 [1/1] (0.95ns)   --->   "%icmp_ln128_6 = icmp eq i2 %trunc_ln126_9, 1" [./layer.h:128]   --->   Operation 3746 'icmp' 'icmp_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3747 [1/1] (0.95ns)   --->   "%icmp_ln129_6 = icmp eq i2 %trunc_ln126_9, -2" [./layer.h:129]   --->   Operation 3747 'icmp' 'icmp_ln129_6' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3748 [1/1] (1.91ns)   --->   "%sub_ln701_6 = sub i8 0, %input_1_2_0_V_loa" [./layer.h:129]   --->   Operation 3748 'sub' 'sub_ln701_6' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%xor_ln128_6 = xor i1 %icmp_ln128_6, true" [./layer.h:128]   --->   Operation 3749 'xor' 'xor_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%and_ln129_6 = and i1 %icmp_ln129_6, %xor_ln128_6" [./layer.h:129]   --->   Operation 3750 'and' 'and_ln129_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%select_ln128_6 = select i1 %icmp_ln128_6, i8 %input_1_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 3751 'select' 'select_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%select_ln129_6 = select i1 %and_ln129_6, i8 %sub_ln701_6, i8 %select_ln128_6" [./layer.h:129]   --->   Operation 3752 'select' 'select_ln129_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3753 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_6 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_6, i16 0)" [./layer.h:130]   --->   Operation 3753 'bitconcatenate' 'shl_ln703_6' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_5 : Operation 3754 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%sext_ln703_6 = sext i24 %shl_ln703_6 to i25" [./layer.h:130]   --->   Operation 3754 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3755 [1/1] (0.95ns)   --->   "%icmp_ln128_253 = icmp eq i2 %trunc_ln126_189, 1" [./layer.h:128]   --->   Operation 3755 'icmp' 'icmp_ln128_253' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3756 [1/1] (0.95ns)   --->   "%icmp_ln129_253 = icmp eq i2 %trunc_ln126_189, -2" [./layer.h:129]   --->   Operation 3756 'icmp' 'icmp_ln129_253' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3757 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_274)   --->   "%xor_ln128_253 = xor i1 %icmp_ln128_253, true" [./layer.h:128]   --->   Operation 3757 'xor' 'xor_ln128_253' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3758 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_274)   --->   "%and_ln129_253 = and i1 %icmp_ln129_253, %xor_ln128_253" [./layer.h:129]   --->   Operation 3758 'and' 'and_ln129_253' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3759 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_274)   --->   "%select_ln128_253 = select i1 %icmp_ln128_253, i8 %input_63_1_0_V_lo, i8 0" [./layer.h:128]   --->   Operation 3759 'select' 'select_ln128_253' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_274)   --->   "%select_ln129_253 = select i1 %and_ln129_253, i8 %sub_ln701_253, i8 %select_ln128_253" [./layer.h:129]   --->   Operation 3760 'select' 'select_ln129_253' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 3761 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_274)   --->   "%shl_ln703_252 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_253, i16 0)" [./layer.h:130]   --->   Operation 3761 'bitconcatenate' 'shl_ln703_252' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_274)   --->   "%sext_ln703_253 = sext i24 %shl_ln703_252 to i26" [./layer.h:130]   --->   Operation 3762 'sext' 'sext_ln703_253' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i40 %output_0_V_load, %sext_ln703" [./layer.h:130]   --->   Operation 3763 'add' 'add_ln703' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3764 [1/1] (0.00ns)   --->   "%sext_ln703_256 = sext i25 %add_ln703_27 to i40" [./layer.h:130]   --->   Operation 3764 'sext' 'sext_ln703_256' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3765 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln703_28 = add i40 %sext_ln703_256, %add_ln703" [./layer.h:130]   --->   Operation 3765 'add' 'add_ln703_28' <Predicate = (!icmp_ln120)> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3766 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_29 = add i25 %sext_ln703_3, %sext_ln703_4" [./layer.h:130]   --->   Operation 3766 'add' 'add_ln703_29' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3767 [1/1] (0.00ns)   --->   "%sext_ln703_257 = sext i25 %add_ln703_29 to i26" [./layer.h:130]   --->   Operation 3767 'sext' 'sext_ln703_257' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3768 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_30 = add i25 %sext_ln703_5, %sext_ln703_6" [./layer.h:130]   --->   Operation 3768 'add' 'add_ln703_30' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3769 [1/1] (0.00ns)   --->   "%sext_ln703_258 = sext i25 %add_ln703_30 to i26" [./layer.h:130]   --->   Operation 3769 'sext' 'sext_ln703_258' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3770 [1/1] (2.34ns)   --->   "%add_ln703_31 = add i26 %sext_ln703_258, %sext_ln703_257" [./layer.h:130]   --->   Operation 3770 'add' 'add_ln703_31' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln703_260 = sext i25 %add_ln703_33 to i26" [./layer.h:130]   --->   Operation 3771 'sext' 'sext_ln703_260' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3772 [1/1] (0.00ns)   --->   "%sext_ln703_261 = sext i25 %add_ln703_34 to i26" [./layer.h:130]   --->   Operation 3772 'sext' 'sext_ln703_261' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3773 [1/1] (2.34ns)   --->   "%add_ln703_35 = add i26 %sext_ln703_261, %sext_ln703_260" [./layer.h:130]   --->   Operation 3773 'add' 'add_ln703_35' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3774 [1/1] (0.00ns)   --->   "%sext_ln703_262 = sext i26 %add_ln703_35 to i27" [./layer.h:130]   --->   Operation 3774 'sext' 'sext_ln703_262' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3775 [1/1] (0.00ns)   --->   "%sext_ln703_263 = sext i25 %add_ln703_36 to i26" [./layer.h:130]   --->   Operation 3775 'sext' 'sext_ln703_263' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln703_264 = sext i25 %add_ln703_37 to i26" [./layer.h:130]   --->   Operation 3776 'sext' 'sext_ln703_264' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3777 [1/1] (2.34ns)   --->   "%add_ln703_38 = add i26 %sext_ln703_264, %sext_ln703_263" [./layer.h:130]   --->   Operation 3777 'add' 'add_ln703_38' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3778 [1/1] (0.00ns)   --->   "%sext_ln703_265 = sext i26 %add_ln703_38 to i27" [./layer.h:130]   --->   Operation 3778 'sext' 'sext_ln703_265' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3779 [1/1] (2.37ns)   --->   "%add_ln703_39 = add i27 %sext_ln703_265, %sext_ln703_262" [./layer.h:130]   --->   Operation 3779 'add' 'add_ln703_39' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3780 [1/1] (0.00ns)   --->   "%sext_ln703_267 = sext i25 %add_ln703_41 to i26" [./layer.h:130]   --->   Operation 3780 'sext' 'sext_ln703_267' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3781 [1/1] (0.00ns)   --->   "%sext_ln703_268 = sext i25 %add_ln703_42 to i26" [./layer.h:130]   --->   Operation 3781 'sext' 'sext_ln703_268' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3782 [1/1] (2.34ns)   --->   "%add_ln703_43 = add i26 %sext_ln703_268, %sext_ln703_267" [./layer.h:130]   --->   Operation 3782 'add' 'add_ln703_43' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln703_269 = sext i26 %add_ln703_43 to i27" [./layer.h:130]   --->   Operation 3783 'sext' 'sext_ln703_269' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3784 [1/1] (0.00ns)   --->   "%sext_ln703_270 = sext i25 %add_ln703_44 to i26" [./layer.h:130]   --->   Operation 3784 'sext' 'sext_ln703_270' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3785 [1/1] (0.00ns)   --->   "%sext_ln703_271 = sext i25 %add_ln703_45 to i26" [./layer.h:130]   --->   Operation 3785 'sext' 'sext_ln703_271' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3786 [1/1] (2.34ns)   --->   "%add_ln703_46 = add i26 %sext_ln703_271, %sext_ln703_270" [./layer.h:130]   --->   Operation 3786 'add' 'add_ln703_46' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln703_272 = sext i26 %add_ln703_46 to i27" [./layer.h:130]   --->   Operation 3787 'sext' 'sext_ln703_272' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3788 [1/1] (2.37ns)   --->   "%add_ln703_47 = add i27 %sext_ln703_272, %sext_ln703_269" [./layer.h:130]   --->   Operation 3788 'add' 'add_ln703_47' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3789 [1/1] (0.00ns)   --->   "%sext_ln703_273 = sext i27 %add_ln703_47 to i28" [./layer.h:130]   --->   Operation 3789 'sext' 'sext_ln703_273' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3790 [1/1] (0.00ns)   --->   "%sext_ln703_274 = sext i25 %add_ln703_48 to i26" [./layer.h:130]   --->   Operation 3790 'sext' 'sext_ln703_274' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln703_275 = sext i25 %add_ln703_49 to i26" [./layer.h:130]   --->   Operation 3791 'sext' 'sext_ln703_275' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3792 [1/1] (2.34ns)   --->   "%add_ln703_50 = add i26 %sext_ln703_275, %sext_ln703_274" [./layer.h:130]   --->   Operation 3792 'add' 'add_ln703_50' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln703_276 = sext i26 %add_ln703_50 to i27" [./layer.h:130]   --->   Operation 3793 'sext' 'sext_ln703_276' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3794 [1/1] (0.00ns)   --->   "%sext_ln703_277 = sext i25 %add_ln703_51 to i26" [./layer.h:130]   --->   Operation 3794 'sext' 'sext_ln703_277' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3795 [1/1] (0.00ns)   --->   "%sext_ln703_278 = sext i25 %add_ln703_52 to i26" [./layer.h:130]   --->   Operation 3795 'sext' 'sext_ln703_278' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3796 [1/1] (2.34ns)   --->   "%add_ln703_53 = add i26 %sext_ln703_278, %sext_ln703_277" [./layer.h:130]   --->   Operation 3796 'add' 'add_ln703_53' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3797 [1/1] (0.00ns)   --->   "%sext_ln703_279 = sext i26 %add_ln703_53 to i27" [./layer.h:130]   --->   Operation 3797 'sext' 'sext_ln703_279' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3798 [1/1] (2.37ns)   --->   "%add_ln703_54 = add i27 %sext_ln703_279, %sext_ln703_276" [./layer.h:130]   --->   Operation 3798 'add' 'add_ln703_54' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3799 [1/1] (0.00ns)   --->   "%sext_ln703_280 = sext i27 %add_ln703_54 to i28" [./layer.h:130]   --->   Operation 3799 'sext' 'sext_ln703_280' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3800 [1/1] (2.40ns)   --->   "%add_ln703_55 = add i28 %sext_ln703_280, %sext_ln703_273" [./layer.h:130]   --->   Operation 3800 'add' 'add_ln703_55' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln703_282 = sext i25 %add_ln703_57 to i26" [./layer.h:130]   --->   Operation 3801 'sext' 'sext_ln703_282' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3802 [1/1] (0.00ns)   --->   "%sext_ln703_283 = sext i25 %add_ln703_58 to i26" [./layer.h:130]   --->   Operation 3802 'sext' 'sext_ln703_283' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3803 [1/1] (2.34ns)   --->   "%add_ln703_59 = add i26 %sext_ln703_283, %sext_ln703_282" [./layer.h:130]   --->   Operation 3803 'add' 'add_ln703_59' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3804 [1/1] (0.00ns)   --->   "%sext_ln703_284 = sext i26 %add_ln703_59 to i27" [./layer.h:130]   --->   Operation 3804 'sext' 'sext_ln703_284' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln703_285 = sext i25 %add_ln703_60 to i26" [./layer.h:130]   --->   Operation 3805 'sext' 'sext_ln703_285' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3806 [1/1] (0.00ns)   --->   "%sext_ln703_286 = sext i25 %add_ln703_61 to i26" [./layer.h:130]   --->   Operation 3806 'sext' 'sext_ln703_286' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3807 [1/1] (2.34ns)   --->   "%add_ln703_62 = add i26 %sext_ln703_286, %sext_ln703_285" [./layer.h:130]   --->   Operation 3807 'add' 'add_ln703_62' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3808 [1/1] (0.00ns)   --->   "%sext_ln703_287 = sext i26 %add_ln703_62 to i27" [./layer.h:130]   --->   Operation 3808 'sext' 'sext_ln703_287' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3809 [1/1] (2.37ns)   --->   "%add_ln703_63 = add i27 %sext_ln703_287, %sext_ln703_284" [./layer.h:130]   --->   Operation 3809 'add' 'add_ln703_63' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3810 [1/1] (0.00ns)   --->   "%sext_ln703_288 = sext i27 %add_ln703_63 to i28" [./layer.h:130]   --->   Operation 3810 'sext' 'sext_ln703_288' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3811 [1/1] (0.00ns)   --->   "%sext_ln703_289 = sext i25 %add_ln703_64 to i26" [./layer.h:130]   --->   Operation 3811 'sext' 'sext_ln703_289' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3812 [1/1] (0.00ns)   --->   "%sext_ln703_290 = sext i25 %add_ln703_65 to i26" [./layer.h:130]   --->   Operation 3812 'sext' 'sext_ln703_290' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3813 [1/1] (2.34ns)   --->   "%add_ln703_66 = add i26 %sext_ln703_290, %sext_ln703_289" [./layer.h:130]   --->   Operation 3813 'add' 'add_ln703_66' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3814 [1/1] (0.00ns)   --->   "%sext_ln703_291 = sext i26 %add_ln703_66 to i27" [./layer.h:130]   --->   Operation 3814 'sext' 'sext_ln703_291' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln703_292 = sext i25 %add_ln703_67 to i26" [./layer.h:130]   --->   Operation 3815 'sext' 'sext_ln703_292' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3816 [1/1] (0.00ns)   --->   "%sext_ln703_293 = sext i25 %add_ln703_68 to i26" [./layer.h:130]   --->   Operation 3816 'sext' 'sext_ln703_293' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3817 [1/1] (2.34ns)   --->   "%add_ln703_69 = add i26 %sext_ln703_293, %sext_ln703_292" [./layer.h:130]   --->   Operation 3817 'add' 'add_ln703_69' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3818 [1/1] (0.00ns)   --->   "%sext_ln703_294 = sext i26 %add_ln703_69 to i27" [./layer.h:130]   --->   Operation 3818 'sext' 'sext_ln703_294' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3819 [1/1] (2.37ns)   --->   "%add_ln703_70 = add i27 %sext_ln703_294, %sext_ln703_291" [./layer.h:130]   --->   Operation 3819 'add' 'add_ln703_70' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3820 [1/1] (0.00ns)   --->   "%sext_ln703_295 = sext i27 %add_ln703_70 to i28" [./layer.h:130]   --->   Operation 3820 'sext' 'sext_ln703_295' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3821 [1/1] (2.40ns)   --->   "%add_ln703_71 = add i28 %sext_ln703_295, %sext_ln703_288" [./layer.h:130]   --->   Operation 3821 'add' 'add_ln703_71' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3822 [1/1] (0.00ns)   --->   "%sext_ln703_297 = sext i25 %add_ln703_72 to i26" [./layer.h:130]   --->   Operation 3822 'sext' 'sext_ln703_297' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3823 [1/1] (0.00ns)   --->   "%sext_ln703_298 = sext i25 %add_ln703_73 to i26" [./layer.h:130]   --->   Operation 3823 'sext' 'sext_ln703_298' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3824 [1/1] (2.34ns)   --->   "%add_ln703_74 = add i26 %sext_ln703_298, %sext_ln703_297" [./layer.h:130]   --->   Operation 3824 'add' 'add_ln703_74' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln703_299 = sext i26 %add_ln703_74 to i27" [./layer.h:130]   --->   Operation 3825 'sext' 'sext_ln703_299' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln703_300 = sext i25 %add_ln703_75 to i26" [./layer.h:130]   --->   Operation 3826 'sext' 'sext_ln703_300' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3827 [1/1] (0.00ns)   --->   "%sext_ln703_301 = sext i25 %add_ln703_76 to i26" [./layer.h:130]   --->   Operation 3827 'sext' 'sext_ln703_301' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3828 [1/1] (2.34ns)   --->   "%add_ln703_77 = add i26 %sext_ln703_301, %sext_ln703_300" [./layer.h:130]   --->   Operation 3828 'add' 'add_ln703_77' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3829 [1/1] (0.00ns)   --->   "%sext_ln703_302 = sext i26 %add_ln703_77 to i27" [./layer.h:130]   --->   Operation 3829 'sext' 'sext_ln703_302' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3830 [1/1] (2.37ns)   --->   "%add_ln703_78 = add i27 %sext_ln703_302, %sext_ln703_299" [./layer.h:130]   --->   Operation 3830 'add' 'add_ln703_78' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3831 [1/1] (0.00ns)   --->   "%sext_ln703_303 = sext i27 %add_ln703_78 to i28" [./layer.h:130]   --->   Operation 3831 'sext' 'sext_ln703_303' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln703_304 = sext i25 %add_ln703_79 to i26" [./layer.h:130]   --->   Operation 3832 'sext' 'sext_ln703_304' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3833 [1/1] (0.00ns)   --->   "%sext_ln703_305 = sext i25 %add_ln703_80 to i26" [./layer.h:130]   --->   Operation 3833 'sext' 'sext_ln703_305' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3834 [1/1] (2.34ns)   --->   "%add_ln703_81 = add i26 %sext_ln703_305, %sext_ln703_304" [./layer.h:130]   --->   Operation 3834 'add' 'add_ln703_81' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3835 [1/1] (0.00ns)   --->   "%sext_ln703_306 = sext i26 %add_ln703_81 to i27" [./layer.h:130]   --->   Operation 3835 'sext' 'sext_ln703_306' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3836 [1/1] (0.00ns)   --->   "%sext_ln703_307 = sext i25 %add_ln703_82 to i26" [./layer.h:130]   --->   Operation 3836 'sext' 'sext_ln703_307' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3837 [1/1] (0.00ns)   --->   "%sext_ln703_308 = sext i25 %add_ln703_83 to i26" [./layer.h:130]   --->   Operation 3837 'sext' 'sext_ln703_308' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3838 [1/1] (2.34ns)   --->   "%add_ln703_84 = add i26 %sext_ln703_308, %sext_ln703_307" [./layer.h:130]   --->   Operation 3838 'add' 'add_ln703_84' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3839 [1/1] (0.00ns)   --->   "%sext_ln703_309 = sext i26 %add_ln703_84 to i27" [./layer.h:130]   --->   Operation 3839 'sext' 'sext_ln703_309' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3840 [1/1] (2.37ns)   --->   "%add_ln703_85 = add i27 %sext_ln703_309, %sext_ln703_306" [./layer.h:130]   --->   Operation 3840 'add' 'add_ln703_85' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3841 [1/1] (0.00ns)   --->   "%sext_ln703_310 = sext i27 %add_ln703_85 to i28" [./layer.h:130]   --->   Operation 3841 'sext' 'sext_ln703_310' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3842 [1/1] (2.40ns)   --->   "%add_ln703_86 = add i28 %sext_ln703_310, %sext_ln703_303" [./layer.h:130]   --->   Operation 3842 'add' 'add_ln703_86' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3843 [1/1] (0.00ns)   --->   "%sext_ln703_313 = sext i25 %add_ln703_89 to i26" [./layer.h:130]   --->   Operation 3843 'sext' 'sext_ln703_313' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln703_314 = sext i25 %add_ln703_90 to i26" [./layer.h:130]   --->   Operation 3844 'sext' 'sext_ln703_314' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3845 [1/1] (2.34ns)   --->   "%add_ln703_91 = add i26 %sext_ln703_314, %sext_ln703_313" [./layer.h:130]   --->   Operation 3845 'add' 'add_ln703_91' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3846 [1/1] (0.00ns)   --->   "%sext_ln703_315 = sext i26 %add_ln703_91 to i27" [./layer.h:130]   --->   Operation 3846 'sext' 'sext_ln703_315' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3847 [1/1] (0.00ns)   --->   "%sext_ln703_316 = sext i25 %add_ln703_92 to i26" [./layer.h:130]   --->   Operation 3847 'sext' 'sext_ln703_316' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln703_317 = sext i25 %add_ln703_93 to i26" [./layer.h:130]   --->   Operation 3848 'sext' 'sext_ln703_317' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3849 [1/1] (2.34ns)   --->   "%add_ln703_94 = add i26 %sext_ln703_317, %sext_ln703_316" [./layer.h:130]   --->   Operation 3849 'add' 'add_ln703_94' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3850 [1/1] (0.00ns)   --->   "%sext_ln703_318 = sext i26 %add_ln703_94 to i27" [./layer.h:130]   --->   Operation 3850 'sext' 'sext_ln703_318' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3851 [1/1] (2.37ns)   --->   "%add_ln703_95 = add i27 %sext_ln703_318, %sext_ln703_315" [./layer.h:130]   --->   Operation 3851 'add' 'add_ln703_95' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln703_319 = sext i27 %add_ln703_95 to i28" [./layer.h:130]   --->   Operation 3852 'sext' 'sext_ln703_319' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3853 [1/1] (0.00ns)   --->   "%sext_ln703_320 = sext i25 %add_ln703_96 to i26" [./layer.h:130]   --->   Operation 3853 'sext' 'sext_ln703_320' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3854 [1/1] (0.00ns)   --->   "%sext_ln703_321 = sext i25 %add_ln703_97 to i26" [./layer.h:130]   --->   Operation 3854 'sext' 'sext_ln703_321' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3855 [1/1] (2.34ns)   --->   "%add_ln703_98 = add i26 %sext_ln703_321, %sext_ln703_320" [./layer.h:130]   --->   Operation 3855 'add' 'add_ln703_98' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln703_322 = sext i26 %add_ln703_98 to i27" [./layer.h:130]   --->   Operation 3856 'sext' 'sext_ln703_322' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3857 [1/1] (0.00ns)   --->   "%sext_ln703_323 = sext i25 %add_ln703_99 to i26" [./layer.h:130]   --->   Operation 3857 'sext' 'sext_ln703_323' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln703_324 = sext i25 %add_ln703_100 to i26" [./layer.h:130]   --->   Operation 3858 'sext' 'sext_ln703_324' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3859 [1/1] (2.34ns)   --->   "%add_ln703_101 = add i26 %sext_ln703_324, %sext_ln703_323" [./layer.h:130]   --->   Operation 3859 'add' 'add_ln703_101' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3860 [1/1] (0.00ns)   --->   "%sext_ln703_325 = sext i26 %add_ln703_101 to i27" [./layer.h:130]   --->   Operation 3860 'sext' 'sext_ln703_325' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3861 [1/1] (2.37ns)   --->   "%add_ln703_102 = add i27 %sext_ln703_325, %sext_ln703_322" [./layer.h:130]   --->   Operation 3861 'add' 'add_ln703_102' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3862 [1/1] (0.00ns)   --->   "%sext_ln703_326 = sext i27 %add_ln703_102 to i28" [./layer.h:130]   --->   Operation 3862 'sext' 'sext_ln703_326' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3863 [1/1] (2.40ns)   --->   "%add_ln703_103 = add i28 %sext_ln703_326, %sext_ln703_319" [./layer.h:130]   --->   Operation 3863 'add' 'add_ln703_103' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3864 [1/1] (0.00ns)   --->   "%sext_ln703_328 = sext i25 %add_ln703_104 to i26" [./layer.h:130]   --->   Operation 3864 'sext' 'sext_ln703_328' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3865 [1/1] (0.00ns)   --->   "%sext_ln703_329 = sext i25 %add_ln703_105 to i26" [./layer.h:130]   --->   Operation 3865 'sext' 'sext_ln703_329' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3866 [1/1] (2.34ns)   --->   "%add_ln703_106 = add i26 %sext_ln703_329, %sext_ln703_328" [./layer.h:130]   --->   Operation 3866 'add' 'add_ln703_106' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3867 [1/1] (0.00ns)   --->   "%sext_ln703_330 = sext i26 %add_ln703_106 to i27" [./layer.h:130]   --->   Operation 3867 'sext' 'sext_ln703_330' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3868 [1/1] (0.00ns)   --->   "%sext_ln703_331 = sext i25 %add_ln703_107 to i26" [./layer.h:130]   --->   Operation 3868 'sext' 'sext_ln703_331' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3869 [1/1] (0.00ns)   --->   "%sext_ln703_332 = sext i25 %add_ln703_108 to i26" [./layer.h:130]   --->   Operation 3869 'sext' 'sext_ln703_332' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3870 [1/1] (2.34ns)   --->   "%add_ln703_109 = add i26 %sext_ln703_332, %sext_ln703_331" [./layer.h:130]   --->   Operation 3870 'add' 'add_ln703_109' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3871 [1/1] (0.00ns)   --->   "%sext_ln703_333 = sext i26 %add_ln703_109 to i27" [./layer.h:130]   --->   Operation 3871 'sext' 'sext_ln703_333' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3872 [1/1] (2.37ns)   --->   "%add_ln703_110 = add i27 %sext_ln703_333, %sext_ln703_330" [./layer.h:130]   --->   Operation 3872 'add' 'add_ln703_110' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3873 [1/1] (0.00ns)   --->   "%sext_ln703_334 = sext i27 %add_ln703_110 to i28" [./layer.h:130]   --->   Operation 3873 'sext' 'sext_ln703_334' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3874 [1/1] (0.00ns)   --->   "%sext_ln703_335 = sext i25 %add_ln703_111 to i26" [./layer.h:130]   --->   Operation 3874 'sext' 'sext_ln703_335' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3875 [1/1] (0.00ns)   --->   "%sext_ln703_336 = sext i25 %add_ln703_112 to i26" [./layer.h:130]   --->   Operation 3875 'sext' 'sext_ln703_336' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3876 [1/1] (2.34ns)   --->   "%add_ln703_113 = add i26 %sext_ln703_336, %sext_ln703_335" [./layer.h:130]   --->   Operation 3876 'add' 'add_ln703_113' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3877 [1/1] (0.00ns)   --->   "%sext_ln703_337 = sext i26 %add_ln703_113 to i27" [./layer.h:130]   --->   Operation 3877 'sext' 'sext_ln703_337' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3878 [1/1] (0.00ns)   --->   "%sext_ln703_338 = sext i25 %add_ln703_114 to i26" [./layer.h:130]   --->   Operation 3878 'sext' 'sext_ln703_338' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln703_339 = sext i25 %add_ln703_115 to i26" [./layer.h:130]   --->   Operation 3879 'sext' 'sext_ln703_339' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3880 [1/1] (2.34ns)   --->   "%add_ln703_116 = add i26 %sext_ln703_339, %sext_ln703_338" [./layer.h:130]   --->   Operation 3880 'add' 'add_ln703_116' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3881 [1/1] (0.00ns)   --->   "%sext_ln703_340 = sext i26 %add_ln703_116 to i27" [./layer.h:130]   --->   Operation 3881 'sext' 'sext_ln703_340' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3882 [1/1] (2.37ns)   --->   "%add_ln703_117 = add i27 %sext_ln703_340, %sext_ln703_337" [./layer.h:130]   --->   Operation 3882 'add' 'add_ln703_117' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3883 [1/1] (0.00ns)   --->   "%sext_ln703_341 = sext i27 %add_ln703_117 to i28" [./layer.h:130]   --->   Operation 3883 'sext' 'sext_ln703_341' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3884 [1/1] (2.40ns)   --->   "%add_ln703_118 = add i28 %sext_ln703_341, %sext_ln703_334" [./layer.h:130]   --->   Operation 3884 'add' 'add_ln703_118' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3885 [1/1] (0.00ns)   --->   "%sext_ln703_344 = sext i25 %add_ln703_120 to i26" [./layer.h:130]   --->   Operation 3885 'sext' 'sext_ln703_344' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3886 [1/1] (0.00ns)   --->   "%sext_ln703_345 = sext i25 %add_ln703_121 to i26" [./layer.h:130]   --->   Operation 3886 'sext' 'sext_ln703_345' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3887 [1/1] (2.34ns)   --->   "%add_ln703_122 = add i26 %sext_ln703_345, %sext_ln703_344" [./layer.h:130]   --->   Operation 3887 'add' 'add_ln703_122' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3888 [1/1] (0.00ns)   --->   "%sext_ln703_346 = sext i26 %add_ln703_122 to i27" [./layer.h:130]   --->   Operation 3888 'sext' 'sext_ln703_346' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3889 [1/1] (0.00ns)   --->   "%sext_ln703_347 = sext i25 %add_ln703_123 to i26" [./layer.h:130]   --->   Operation 3889 'sext' 'sext_ln703_347' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln703_348 = sext i25 %add_ln703_124 to i26" [./layer.h:130]   --->   Operation 3890 'sext' 'sext_ln703_348' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3891 [1/1] (2.34ns)   --->   "%add_ln703_125 = add i26 %sext_ln703_348, %sext_ln703_347" [./layer.h:130]   --->   Operation 3891 'add' 'add_ln703_125' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3892 [1/1] (0.00ns)   --->   "%sext_ln703_349 = sext i26 %add_ln703_125 to i27" [./layer.h:130]   --->   Operation 3892 'sext' 'sext_ln703_349' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3893 [1/1] (2.37ns)   --->   "%add_ln703_126 = add i27 %sext_ln703_349, %sext_ln703_346" [./layer.h:130]   --->   Operation 3893 'add' 'add_ln703_126' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3894 [1/1] (0.00ns)   --->   "%sext_ln703_350 = sext i27 %add_ln703_126 to i28" [./layer.h:130]   --->   Operation 3894 'sext' 'sext_ln703_350' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln703_351 = sext i25 %add_ln703_127 to i26" [./layer.h:130]   --->   Operation 3895 'sext' 'sext_ln703_351' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3896 [1/1] (0.00ns)   --->   "%sext_ln703_352 = sext i25 %add_ln703_128 to i26" [./layer.h:130]   --->   Operation 3896 'sext' 'sext_ln703_352' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3897 [1/1] (2.34ns)   --->   "%add_ln703_129 = add i26 %sext_ln703_352, %sext_ln703_351" [./layer.h:130]   --->   Operation 3897 'add' 'add_ln703_129' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3898 [1/1] (0.00ns)   --->   "%sext_ln703_353 = sext i26 %add_ln703_129 to i27" [./layer.h:130]   --->   Operation 3898 'sext' 'sext_ln703_353' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3899 [1/1] (0.00ns)   --->   "%sext_ln703_354 = sext i25 %add_ln703_130 to i26" [./layer.h:130]   --->   Operation 3899 'sext' 'sext_ln703_354' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3900 [1/1] (0.00ns)   --->   "%sext_ln703_355 = sext i25 %add_ln703_131 to i26" [./layer.h:130]   --->   Operation 3900 'sext' 'sext_ln703_355' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3901 [1/1] (2.34ns)   --->   "%add_ln703_132 = add i26 %sext_ln703_355, %sext_ln703_354" [./layer.h:130]   --->   Operation 3901 'add' 'add_ln703_132' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3902 [1/1] (0.00ns)   --->   "%sext_ln703_356 = sext i26 %add_ln703_132 to i27" [./layer.h:130]   --->   Operation 3902 'sext' 'sext_ln703_356' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3903 [1/1] (2.37ns)   --->   "%add_ln703_133 = add i27 %sext_ln703_356, %sext_ln703_353" [./layer.h:130]   --->   Operation 3903 'add' 'add_ln703_133' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3904 [1/1] (0.00ns)   --->   "%sext_ln703_357 = sext i27 %add_ln703_133 to i28" [./layer.h:130]   --->   Operation 3904 'sext' 'sext_ln703_357' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3905 [1/1] (2.40ns)   --->   "%add_ln703_134 = add i28 %sext_ln703_357, %sext_ln703_350" [./layer.h:130]   --->   Operation 3905 'add' 'add_ln703_134' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3906 [1/1] (0.00ns)   --->   "%sext_ln703_359 = sext i25 %add_ln703_135 to i26" [./layer.h:130]   --->   Operation 3906 'sext' 'sext_ln703_359' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3907 [1/1] (0.00ns)   --->   "%sext_ln703_360 = sext i25 %add_ln703_136 to i26" [./layer.h:130]   --->   Operation 3907 'sext' 'sext_ln703_360' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3908 [1/1] (2.34ns)   --->   "%add_ln703_137 = add i26 %sext_ln703_360, %sext_ln703_359" [./layer.h:130]   --->   Operation 3908 'add' 'add_ln703_137' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3909 [1/1] (0.00ns)   --->   "%sext_ln703_361 = sext i26 %add_ln703_137 to i27" [./layer.h:130]   --->   Operation 3909 'sext' 'sext_ln703_361' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3910 [1/1] (0.00ns)   --->   "%sext_ln703_362 = sext i25 %add_ln703_138 to i26" [./layer.h:130]   --->   Operation 3910 'sext' 'sext_ln703_362' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3911 [1/1] (0.00ns)   --->   "%sext_ln703_363 = sext i25 %add_ln703_139 to i26" [./layer.h:130]   --->   Operation 3911 'sext' 'sext_ln703_363' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3912 [1/1] (2.34ns)   --->   "%add_ln703_140 = add i26 %sext_ln703_363, %sext_ln703_362" [./layer.h:130]   --->   Operation 3912 'add' 'add_ln703_140' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3913 [1/1] (0.00ns)   --->   "%sext_ln703_364 = sext i26 %add_ln703_140 to i27" [./layer.h:130]   --->   Operation 3913 'sext' 'sext_ln703_364' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3914 [1/1] (2.37ns)   --->   "%add_ln703_141 = add i27 %sext_ln703_364, %sext_ln703_361" [./layer.h:130]   --->   Operation 3914 'add' 'add_ln703_141' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3915 [1/1] (0.00ns)   --->   "%sext_ln703_365 = sext i27 %add_ln703_141 to i28" [./layer.h:130]   --->   Operation 3915 'sext' 'sext_ln703_365' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3916 [1/1] (0.00ns)   --->   "%sext_ln703_366 = sext i25 %add_ln703_142 to i26" [./layer.h:130]   --->   Operation 3916 'sext' 'sext_ln703_366' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3917 [1/1] (0.00ns)   --->   "%sext_ln703_367 = sext i25 %add_ln703_143 to i26" [./layer.h:130]   --->   Operation 3917 'sext' 'sext_ln703_367' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3918 [1/1] (2.34ns)   --->   "%add_ln703_144 = add i26 %sext_ln703_367, %sext_ln703_366" [./layer.h:130]   --->   Operation 3918 'add' 'add_ln703_144' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3919 [1/1] (0.00ns)   --->   "%sext_ln703_368 = sext i26 %add_ln703_144 to i27" [./layer.h:130]   --->   Operation 3919 'sext' 'sext_ln703_368' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3920 [1/1] (0.00ns)   --->   "%sext_ln703_369 = sext i25 %add_ln703_145 to i26" [./layer.h:130]   --->   Operation 3920 'sext' 'sext_ln703_369' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3921 [1/1] (0.00ns)   --->   "%sext_ln703_370 = sext i25 %add_ln703_146 to i26" [./layer.h:130]   --->   Operation 3921 'sext' 'sext_ln703_370' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3922 [1/1] (2.34ns)   --->   "%add_ln703_147 = add i26 %sext_ln703_370, %sext_ln703_369" [./layer.h:130]   --->   Operation 3922 'add' 'add_ln703_147' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3923 [1/1] (0.00ns)   --->   "%sext_ln703_371 = sext i26 %add_ln703_147 to i27" [./layer.h:130]   --->   Operation 3923 'sext' 'sext_ln703_371' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3924 [1/1] (2.37ns)   --->   "%add_ln703_148 = add i27 %sext_ln703_371, %sext_ln703_368" [./layer.h:130]   --->   Operation 3924 'add' 'add_ln703_148' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3925 [1/1] (0.00ns)   --->   "%sext_ln703_372 = sext i27 %add_ln703_148 to i28" [./layer.h:130]   --->   Operation 3925 'sext' 'sext_ln703_372' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3926 [1/1] (2.40ns)   --->   "%add_ln703_149 = add i28 %sext_ln703_372, %sext_ln703_365" [./layer.h:130]   --->   Operation 3926 'add' 'add_ln703_149' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3927 [1/1] (0.00ns)   --->   "%sext_ln703_376 = sext i25 %add_ln703_153 to i26" [./layer.h:130]   --->   Operation 3927 'sext' 'sext_ln703_376' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3928 [1/1] (0.00ns)   --->   "%sext_ln703_377 = sext i25 %add_ln703_154 to i26" [./layer.h:130]   --->   Operation 3928 'sext' 'sext_ln703_377' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3929 [1/1] (2.34ns)   --->   "%add_ln703_155 = add i26 %sext_ln703_377, %sext_ln703_376" [./layer.h:130]   --->   Operation 3929 'add' 'add_ln703_155' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln703_378 = sext i26 %add_ln703_155 to i27" [./layer.h:130]   --->   Operation 3930 'sext' 'sext_ln703_378' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3931 [1/1] (0.00ns)   --->   "%sext_ln703_379 = sext i25 %add_ln703_156 to i26" [./layer.h:130]   --->   Operation 3931 'sext' 'sext_ln703_379' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln703_380 = sext i25 %add_ln703_157 to i26" [./layer.h:130]   --->   Operation 3932 'sext' 'sext_ln703_380' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3933 [1/1] (2.34ns)   --->   "%add_ln703_158 = add i26 %sext_ln703_380, %sext_ln703_379" [./layer.h:130]   --->   Operation 3933 'add' 'add_ln703_158' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln703_381 = sext i26 %add_ln703_158 to i27" [./layer.h:130]   --->   Operation 3934 'sext' 'sext_ln703_381' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3935 [1/1] (2.37ns)   --->   "%add_ln703_159 = add i27 %sext_ln703_381, %sext_ln703_378" [./layer.h:130]   --->   Operation 3935 'add' 'add_ln703_159' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3936 [1/1] (0.00ns)   --->   "%sext_ln703_382 = sext i27 %add_ln703_159 to i28" [./layer.h:130]   --->   Operation 3936 'sext' 'sext_ln703_382' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3937 [1/1] (0.00ns)   --->   "%sext_ln703_383 = sext i25 %add_ln703_160 to i26" [./layer.h:130]   --->   Operation 3937 'sext' 'sext_ln703_383' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3938 [1/1] (0.00ns)   --->   "%sext_ln703_384 = sext i25 %add_ln703_161 to i26" [./layer.h:130]   --->   Operation 3938 'sext' 'sext_ln703_384' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3939 [1/1] (2.34ns)   --->   "%add_ln703_162 = add i26 %sext_ln703_384, %sext_ln703_383" [./layer.h:130]   --->   Operation 3939 'add' 'add_ln703_162' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3940 [1/1] (0.00ns)   --->   "%sext_ln703_385 = sext i26 %add_ln703_162 to i27" [./layer.h:130]   --->   Operation 3940 'sext' 'sext_ln703_385' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3941 [1/1] (0.00ns)   --->   "%sext_ln703_386 = sext i25 %add_ln703_163 to i26" [./layer.h:130]   --->   Operation 3941 'sext' 'sext_ln703_386' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3942 [1/1] (0.00ns)   --->   "%sext_ln703_387 = sext i25 %add_ln703_164 to i26" [./layer.h:130]   --->   Operation 3942 'sext' 'sext_ln703_387' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3943 [1/1] (2.34ns)   --->   "%add_ln703_165 = add i26 %sext_ln703_387, %sext_ln703_386" [./layer.h:130]   --->   Operation 3943 'add' 'add_ln703_165' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3944 [1/1] (0.00ns)   --->   "%sext_ln703_388 = sext i26 %add_ln703_165 to i27" [./layer.h:130]   --->   Operation 3944 'sext' 'sext_ln703_388' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3945 [1/1] (2.37ns)   --->   "%add_ln703_166 = add i27 %sext_ln703_388, %sext_ln703_385" [./layer.h:130]   --->   Operation 3945 'add' 'add_ln703_166' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln703_389 = sext i27 %add_ln703_166 to i28" [./layer.h:130]   --->   Operation 3946 'sext' 'sext_ln703_389' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3947 [1/1] (2.40ns)   --->   "%add_ln703_167 = add i28 %sext_ln703_389, %sext_ln703_382" [./layer.h:130]   --->   Operation 3947 'add' 'add_ln703_167' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3948 [1/1] (0.00ns)   --->   "%sext_ln703_391 = sext i25 %add_ln703_168 to i26" [./layer.h:130]   --->   Operation 3948 'sext' 'sext_ln703_391' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3949 [1/1] (0.00ns)   --->   "%sext_ln703_392 = sext i25 %add_ln703_169 to i26" [./layer.h:130]   --->   Operation 3949 'sext' 'sext_ln703_392' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3950 [1/1] (2.34ns)   --->   "%add_ln703_170 = add i26 %sext_ln703_392, %sext_ln703_391" [./layer.h:130]   --->   Operation 3950 'add' 'add_ln703_170' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln703_393 = sext i26 %add_ln703_170 to i27" [./layer.h:130]   --->   Operation 3951 'sext' 'sext_ln703_393' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3952 [1/1] (0.00ns)   --->   "%sext_ln703_394 = sext i25 %add_ln703_171 to i26" [./layer.h:130]   --->   Operation 3952 'sext' 'sext_ln703_394' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3953 [1/1] (0.00ns)   --->   "%sext_ln703_395 = sext i25 %add_ln703_172 to i26" [./layer.h:130]   --->   Operation 3953 'sext' 'sext_ln703_395' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3954 [1/1] (2.34ns)   --->   "%add_ln703_173 = add i26 %sext_ln703_395, %sext_ln703_394" [./layer.h:130]   --->   Operation 3954 'add' 'add_ln703_173' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln703_396 = sext i26 %add_ln703_173 to i27" [./layer.h:130]   --->   Operation 3955 'sext' 'sext_ln703_396' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3956 [1/1] (2.37ns)   --->   "%add_ln703_174 = add i27 %sext_ln703_396, %sext_ln703_393" [./layer.h:130]   --->   Operation 3956 'add' 'add_ln703_174' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln703_397 = sext i27 %add_ln703_174 to i28" [./layer.h:130]   --->   Operation 3957 'sext' 'sext_ln703_397' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3958 [1/1] (0.00ns)   --->   "%sext_ln703_398 = sext i25 %add_ln703_175 to i26" [./layer.h:130]   --->   Operation 3958 'sext' 'sext_ln703_398' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln703_399 = sext i25 %add_ln703_176 to i26" [./layer.h:130]   --->   Operation 3959 'sext' 'sext_ln703_399' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3960 [1/1] (2.34ns)   --->   "%add_ln703_177 = add i26 %sext_ln703_399, %sext_ln703_398" [./layer.h:130]   --->   Operation 3960 'add' 'add_ln703_177' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln703_400 = sext i26 %add_ln703_177 to i27" [./layer.h:130]   --->   Operation 3961 'sext' 'sext_ln703_400' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3962 [1/1] (0.00ns)   --->   "%sext_ln703_401 = sext i25 %add_ln703_178 to i26" [./layer.h:130]   --->   Operation 3962 'sext' 'sext_ln703_401' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3963 [1/1] (0.00ns)   --->   "%sext_ln703_402 = sext i25 %add_ln703_179 to i26" [./layer.h:130]   --->   Operation 3963 'sext' 'sext_ln703_402' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3964 [1/1] (2.34ns)   --->   "%add_ln703_180 = add i26 %sext_ln703_402, %sext_ln703_401" [./layer.h:130]   --->   Operation 3964 'add' 'add_ln703_180' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln703_403 = sext i26 %add_ln703_180 to i27" [./layer.h:130]   --->   Operation 3965 'sext' 'sext_ln703_403' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3966 [1/1] (2.37ns)   --->   "%add_ln703_181 = add i27 %sext_ln703_403, %sext_ln703_400" [./layer.h:130]   --->   Operation 3966 'add' 'add_ln703_181' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3967 [1/1] (0.00ns)   --->   "%sext_ln703_404 = sext i27 %add_ln703_181 to i28" [./layer.h:130]   --->   Operation 3967 'sext' 'sext_ln703_404' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3968 [1/1] (2.40ns)   --->   "%add_ln703_182 = add i28 %sext_ln703_404, %sext_ln703_397" [./layer.h:130]   --->   Operation 3968 'add' 'add_ln703_182' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3969 [1/1] (0.00ns)   --->   "%sext_ln703_407 = sext i25 %add_ln703_184 to i26" [./layer.h:130]   --->   Operation 3969 'sext' 'sext_ln703_407' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3970 [1/1] (0.00ns)   --->   "%sext_ln703_408 = sext i25 %add_ln703_185 to i26" [./layer.h:130]   --->   Operation 3970 'sext' 'sext_ln703_408' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3971 [1/1] (2.34ns)   --->   "%add_ln703_186 = add i26 %sext_ln703_408, %sext_ln703_407" [./layer.h:130]   --->   Operation 3971 'add' 'add_ln703_186' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln703_409 = sext i26 %add_ln703_186 to i27" [./layer.h:130]   --->   Operation 3972 'sext' 'sext_ln703_409' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3973 [1/1] (0.00ns)   --->   "%sext_ln703_410 = sext i25 %add_ln703_187 to i26" [./layer.h:130]   --->   Operation 3973 'sext' 'sext_ln703_410' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3974 [1/1] (0.00ns)   --->   "%sext_ln703_411 = sext i25 %add_ln703_188 to i26" [./layer.h:130]   --->   Operation 3974 'sext' 'sext_ln703_411' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3975 [1/1] (2.34ns)   --->   "%add_ln703_189 = add i26 %sext_ln703_411, %sext_ln703_410" [./layer.h:130]   --->   Operation 3975 'add' 'add_ln703_189' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3976 [1/1] (0.00ns)   --->   "%sext_ln703_412 = sext i26 %add_ln703_189 to i27" [./layer.h:130]   --->   Operation 3976 'sext' 'sext_ln703_412' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3977 [1/1] (2.37ns)   --->   "%add_ln703_190 = add i27 %sext_ln703_412, %sext_ln703_409" [./layer.h:130]   --->   Operation 3977 'add' 'add_ln703_190' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3978 [1/1] (0.00ns)   --->   "%sext_ln703_413 = sext i27 %add_ln703_190 to i28" [./layer.h:130]   --->   Operation 3978 'sext' 'sext_ln703_413' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3979 [1/1] (0.00ns)   --->   "%sext_ln703_414 = sext i25 %add_ln703_191 to i26" [./layer.h:130]   --->   Operation 3979 'sext' 'sext_ln703_414' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3980 [1/1] (0.00ns)   --->   "%sext_ln703_415 = sext i25 %add_ln703_192 to i26" [./layer.h:130]   --->   Operation 3980 'sext' 'sext_ln703_415' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3981 [1/1] (2.34ns)   --->   "%add_ln703_193 = add i26 %sext_ln703_415, %sext_ln703_414" [./layer.h:130]   --->   Operation 3981 'add' 'add_ln703_193' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3982 [1/1] (0.00ns)   --->   "%sext_ln703_416 = sext i26 %add_ln703_193 to i27" [./layer.h:130]   --->   Operation 3982 'sext' 'sext_ln703_416' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3983 [1/1] (0.00ns)   --->   "%sext_ln703_417 = sext i25 %add_ln703_194 to i26" [./layer.h:130]   --->   Operation 3983 'sext' 'sext_ln703_417' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3984 [1/1] (0.00ns)   --->   "%sext_ln703_418 = sext i25 %add_ln703_195 to i26" [./layer.h:130]   --->   Operation 3984 'sext' 'sext_ln703_418' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3985 [1/1] (2.34ns)   --->   "%add_ln703_196 = add i26 %sext_ln703_418, %sext_ln703_417" [./layer.h:130]   --->   Operation 3985 'add' 'add_ln703_196' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3986 [1/1] (0.00ns)   --->   "%sext_ln703_419 = sext i26 %add_ln703_196 to i27" [./layer.h:130]   --->   Operation 3986 'sext' 'sext_ln703_419' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3987 [1/1] (2.37ns)   --->   "%add_ln703_197 = add i27 %sext_ln703_419, %sext_ln703_416" [./layer.h:130]   --->   Operation 3987 'add' 'add_ln703_197' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3988 [1/1] (0.00ns)   --->   "%sext_ln703_420 = sext i27 %add_ln703_197 to i28" [./layer.h:130]   --->   Operation 3988 'sext' 'sext_ln703_420' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3989 [1/1] (2.40ns)   --->   "%add_ln703_198 = add i28 %sext_ln703_420, %sext_ln703_413" [./layer.h:130]   --->   Operation 3989 'add' 'add_ln703_198' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3990 [1/1] (0.00ns)   --->   "%sext_ln703_422 = sext i25 %add_ln703_199 to i26" [./layer.h:130]   --->   Operation 3990 'sext' 'sext_ln703_422' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3991 [1/1] (0.00ns)   --->   "%sext_ln703_423 = sext i25 %add_ln703_200 to i26" [./layer.h:130]   --->   Operation 3991 'sext' 'sext_ln703_423' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3992 [1/1] (2.34ns)   --->   "%add_ln703_201 = add i26 %sext_ln703_423, %sext_ln703_422" [./layer.h:130]   --->   Operation 3992 'add' 'add_ln703_201' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3993 [1/1] (0.00ns)   --->   "%sext_ln703_424 = sext i26 %add_ln703_201 to i27" [./layer.h:130]   --->   Operation 3993 'sext' 'sext_ln703_424' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln703_425 = sext i25 %add_ln703_202 to i26" [./layer.h:130]   --->   Operation 3994 'sext' 'sext_ln703_425' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3995 [1/1] (0.00ns)   --->   "%sext_ln703_426 = sext i25 %add_ln703_203 to i26" [./layer.h:130]   --->   Operation 3995 'sext' 'sext_ln703_426' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3996 [1/1] (2.34ns)   --->   "%add_ln703_204 = add i26 %sext_ln703_426, %sext_ln703_425" [./layer.h:130]   --->   Operation 3996 'add' 'add_ln703_204' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3997 [1/1] (0.00ns)   --->   "%sext_ln703_427 = sext i26 %add_ln703_204 to i27" [./layer.h:130]   --->   Operation 3997 'sext' 'sext_ln703_427' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 3998 [1/1] (2.37ns)   --->   "%add_ln703_205 = add i27 %sext_ln703_427, %sext_ln703_424" [./layer.h:130]   --->   Operation 3998 'add' 'add_ln703_205' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3999 [1/1] (0.00ns)   --->   "%sext_ln703_428 = sext i27 %add_ln703_205 to i28" [./layer.h:130]   --->   Operation 3999 'sext' 'sext_ln703_428' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4000 [1/1] (0.00ns)   --->   "%sext_ln703_429 = sext i25 %add_ln703_206 to i26" [./layer.h:130]   --->   Operation 4000 'sext' 'sext_ln703_429' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4001 [1/1] (0.00ns)   --->   "%sext_ln703_430 = sext i25 %add_ln703_207 to i26" [./layer.h:130]   --->   Operation 4001 'sext' 'sext_ln703_430' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4002 [1/1] (2.34ns)   --->   "%add_ln703_208 = add i26 %sext_ln703_430, %sext_ln703_429" [./layer.h:130]   --->   Operation 4002 'add' 'add_ln703_208' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4003 [1/1] (0.00ns)   --->   "%sext_ln703_431 = sext i26 %add_ln703_208 to i27" [./layer.h:130]   --->   Operation 4003 'sext' 'sext_ln703_431' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4004 [1/1] (0.00ns)   --->   "%sext_ln703_432 = sext i25 %add_ln703_209 to i26" [./layer.h:130]   --->   Operation 4004 'sext' 'sext_ln703_432' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4005 [1/1] (0.00ns)   --->   "%sext_ln703_433 = sext i25 %add_ln703_210 to i26" [./layer.h:130]   --->   Operation 4005 'sext' 'sext_ln703_433' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4006 [1/1] (2.34ns)   --->   "%add_ln703_211 = add i26 %sext_ln703_433, %sext_ln703_432" [./layer.h:130]   --->   Operation 4006 'add' 'add_ln703_211' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4007 [1/1] (0.00ns)   --->   "%sext_ln703_434 = sext i26 %add_ln703_211 to i27" [./layer.h:130]   --->   Operation 4007 'sext' 'sext_ln703_434' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4008 [1/1] (2.37ns)   --->   "%add_ln703_212 = add i27 %sext_ln703_434, %sext_ln703_431" [./layer.h:130]   --->   Operation 4008 'add' 'add_ln703_212' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4009 [1/1] (0.00ns)   --->   "%sext_ln703_435 = sext i27 %add_ln703_212 to i28" [./layer.h:130]   --->   Operation 4009 'sext' 'sext_ln703_435' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4010 [1/1] (2.40ns)   --->   "%add_ln703_213 = add i28 %sext_ln703_435, %sext_ln703_428" [./layer.h:130]   --->   Operation 4010 'add' 'add_ln703_213' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln703_439 = sext i25 %add_ln703_216 to i26" [./layer.h:130]   --->   Operation 4011 'sext' 'sext_ln703_439' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4012 [1/1] (0.00ns)   --->   "%sext_ln703_440 = sext i25 %add_ln703_217 to i26" [./layer.h:130]   --->   Operation 4012 'sext' 'sext_ln703_440' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4013 [1/1] (2.34ns)   --->   "%add_ln703_218 = add i26 %sext_ln703_440, %sext_ln703_439" [./layer.h:130]   --->   Operation 4013 'add' 'add_ln703_218' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4014 [1/1] (0.00ns)   --->   "%sext_ln703_441 = sext i26 %add_ln703_218 to i27" [./layer.h:130]   --->   Operation 4014 'sext' 'sext_ln703_441' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4015 [1/1] (0.00ns)   --->   "%sext_ln703_442 = sext i25 %add_ln703_219 to i26" [./layer.h:130]   --->   Operation 4015 'sext' 'sext_ln703_442' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4016 [1/1] (0.00ns)   --->   "%sext_ln703_443 = sext i25 %add_ln703_220 to i26" [./layer.h:130]   --->   Operation 4016 'sext' 'sext_ln703_443' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4017 [1/1] (2.34ns)   --->   "%add_ln703_221 = add i26 %sext_ln703_443, %sext_ln703_442" [./layer.h:130]   --->   Operation 4017 'add' 'add_ln703_221' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4018 [1/1] (0.00ns)   --->   "%sext_ln703_444 = sext i26 %add_ln703_221 to i27" [./layer.h:130]   --->   Operation 4018 'sext' 'sext_ln703_444' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4019 [1/1] (2.37ns)   --->   "%add_ln703_222 = add i27 %sext_ln703_444, %sext_ln703_441" [./layer.h:130]   --->   Operation 4019 'add' 'add_ln703_222' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4020 [1/1] (0.00ns)   --->   "%sext_ln703_445 = sext i27 %add_ln703_222 to i28" [./layer.h:130]   --->   Operation 4020 'sext' 'sext_ln703_445' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4021 [1/1] (0.00ns)   --->   "%sext_ln703_446 = sext i25 %add_ln703_223 to i26" [./layer.h:130]   --->   Operation 4021 'sext' 'sext_ln703_446' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4022 [1/1] (0.00ns)   --->   "%sext_ln703_447 = sext i25 %add_ln703_224 to i26" [./layer.h:130]   --->   Operation 4022 'sext' 'sext_ln703_447' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4023 [1/1] (2.34ns)   --->   "%add_ln703_225 = add i26 %sext_ln703_447, %sext_ln703_446" [./layer.h:130]   --->   Operation 4023 'add' 'add_ln703_225' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4024 [1/1] (0.00ns)   --->   "%sext_ln703_448 = sext i26 %add_ln703_225 to i27" [./layer.h:130]   --->   Operation 4024 'sext' 'sext_ln703_448' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4025 [1/1] (0.00ns)   --->   "%sext_ln703_449 = sext i25 %add_ln703_226 to i26" [./layer.h:130]   --->   Operation 4025 'sext' 'sext_ln703_449' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4026 [1/1] (0.00ns)   --->   "%sext_ln703_450 = sext i25 %add_ln703_227 to i26" [./layer.h:130]   --->   Operation 4026 'sext' 'sext_ln703_450' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4027 [1/1] (2.34ns)   --->   "%add_ln703_228 = add i26 %sext_ln703_450, %sext_ln703_449" [./layer.h:130]   --->   Operation 4027 'add' 'add_ln703_228' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4028 [1/1] (0.00ns)   --->   "%sext_ln703_451 = sext i26 %add_ln703_228 to i27" [./layer.h:130]   --->   Operation 4028 'sext' 'sext_ln703_451' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4029 [1/1] (2.37ns)   --->   "%add_ln703_229 = add i27 %sext_ln703_451, %sext_ln703_448" [./layer.h:130]   --->   Operation 4029 'add' 'add_ln703_229' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4030 [1/1] (0.00ns)   --->   "%sext_ln703_452 = sext i27 %add_ln703_229 to i28" [./layer.h:130]   --->   Operation 4030 'sext' 'sext_ln703_452' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4031 [1/1] (2.40ns)   --->   "%add_ln703_230 = add i28 %sext_ln703_452, %sext_ln703_445" [./layer.h:130]   --->   Operation 4031 'add' 'add_ln703_230' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4032 [1/1] (0.00ns)   --->   "%sext_ln703_454 = sext i25 %add_ln703_231 to i26" [./layer.h:130]   --->   Operation 4032 'sext' 'sext_ln703_454' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4033 [1/1] (0.00ns)   --->   "%sext_ln703_455 = sext i25 %add_ln703_232 to i26" [./layer.h:130]   --->   Operation 4033 'sext' 'sext_ln703_455' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4034 [1/1] (2.34ns)   --->   "%add_ln703_233 = add i26 %sext_ln703_455, %sext_ln703_454" [./layer.h:130]   --->   Operation 4034 'add' 'add_ln703_233' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4035 [1/1] (0.00ns)   --->   "%sext_ln703_456 = sext i26 %add_ln703_233 to i27" [./layer.h:130]   --->   Operation 4035 'sext' 'sext_ln703_456' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4036 [1/1] (0.00ns)   --->   "%sext_ln703_457 = sext i25 %add_ln703_234 to i26" [./layer.h:130]   --->   Operation 4036 'sext' 'sext_ln703_457' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4037 [1/1] (0.00ns)   --->   "%sext_ln703_458 = sext i25 %add_ln703_235 to i26" [./layer.h:130]   --->   Operation 4037 'sext' 'sext_ln703_458' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4038 [1/1] (2.34ns)   --->   "%add_ln703_236 = add i26 %sext_ln703_458, %sext_ln703_457" [./layer.h:130]   --->   Operation 4038 'add' 'add_ln703_236' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4039 [1/1] (0.00ns)   --->   "%sext_ln703_459 = sext i26 %add_ln703_236 to i27" [./layer.h:130]   --->   Operation 4039 'sext' 'sext_ln703_459' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4040 [1/1] (2.37ns)   --->   "%add_ln703_237 = add i27 %sext_ln703_459, %sext_ln703_456" [./layer.h:130]   --->   Operation 4040 'add' 'add_ln703_237' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4041 [1/1] (0.00ns)   --->   "%sext_ln703_460 = sext i27 %add_ln703_237 to i28" [./layer.h:130]   --->   Operation 4041 'sext' 'sext_ln703_460' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4042 [1/1] (0.00ns)   --->   "%sext_ln703_461 = sext i25 %add_ln703_238 to i26" [./layer.h:130]   --->   Operation 4042 'sext' 'sext_ln703_461' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln703_462 = sext i25 %add_ln703_239 to i26" [./layer.h:130]   --->   Operation 4043 'sext' 'sext_ln703_462' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4044 [1/1] (2.34ns)   --->   "%add_ln703_240 = add i26 %sext_ln703_462, %sext_ln703_461" [./layer.h:130]   --->   Operation 4044 'add' 'add_ln703_240' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4045 [1/1] (0.00ns)   --->   "%sext_ln703_463 = sext i26 %add_ln703_240 to i27" [./layer.h:130]   --->   Operation 4045 'sext' 'sext_ln703_463' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4046 [1/1] (0.00ns)   --->   "%sext_ln703_464 = sext i25 %add_ln703_241 to i26" [./layer.h:130]   --->   Operation 4046 'sext' 'sext_ln703_464' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4047 [1/1] (0.00ns)   --->   "%sext_ln703_465 = sext i25 %add_ln703_242 to i26" [./layer.h:130]   --->   Operation 4047 'sext' 'sext_ln703_465' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4048 [1/1] (2.34ns)   --->   "%add_ln703_243 = add i26 %sext_ln703_465, %sext_ln703_464" [./layer.h:130]   --->   Operation 4048 'add' 'add_ln703_243' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4049 [1/1] (0.00ns)   --->   "%sext_ln703_466 = sext i26 %add_ln703_243 to i27" [./layer.h:130]   --->   Operation 4049 'sext' 'sext_ln703_466' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4050 [1/1] (2.37ns)   --->   "%add_ln703_244 = add i27 %sext_ln703_466, %sext_ln703_463" [./layer.h:130]   --->   Operation 4050 'add' 'add_ln703_244' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4051 [1/1] (0.00ns)   --->   "%sext_ln703_467 = sext i27 %add_ln703_244 to i28" [./layer.h:130]   --->   Operation 4051 'sext' 'sext_ln703_467' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4052 [1/1] (2.40ns)   --->   "%add_ln703_245 = add i28 %sext_ln703_467, %sext_ln703_460" [./layer.h:130]   --->   Operation 4052 'add' 'add_ln703_245' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4053 [1/1] (0.00ns)   --->   "%sext_ln703_470 = sext i25 %add_ln703_247 to i26" [./layer.h:130]   --->   Operation 4053 'sext' 'sext_ln703_470' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4054 [1/1] (0.00ns)   --->   "%sext_ln703_471 = sext i25 %add_ln703_248 to i26" [./layer.h:130]   --->   Operation 4054 'sext' 'sext_ln703_471' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4055 [1/1] (2.34ns)   --->   "%add_ln703_249 = add i26 %sext_ln703_471, %sext_ln703_470" [./layer.h:130]   --->   Operation 4055 'add' 'add_ln703_249' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4056 [1/1] (0.00ns)   --->   "%sext_ln703_472 = sext i26 %add_ln703_249 to i27" [./layer.h:130]   --->   Operation 4056 'sext' 'sext_ln703_472' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4057 [1/1] (0.00ns)   --->   "%sext_ln703_473 = sext i25 %add_ln703_250 to i26" [./layer.h:130]   --->   Operation 4057 'sext' 'sext_ln703_473' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4058 [1/1] (0.00ns)   --->   "%sext_ln703_474 = sext i25 %add_ln703_251 to i26" [./layer.h:130]   --->   Operation 4058 'sext' 'sext_ln703_474' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4059 [1/1] (2.34ns)   --->   "%add_ln703_252 = add i26 %sext_ln703_474, %sext_ln703_473" [./layer.h:130]   --->   Operation 4059 'add' 'add_ln703_252' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4060 [1/1] (0.00ns)   --->   "%sext_ln703_475 = sext i26 %add_ln703_252 to i27" [./layer.h:130]   --->   Operation 4060 'sext' 'sext_ln703_475' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4061 [1/1] (2.37ns)   --->   "%add_ln703_253 = add i27 %sext_ln703_475, %sext_ln703_472" [./layer.h:130]   --->   Operation 4061 'add' 'add_ln703_253' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4062 [1/1] (0.00ns)   --->   "%sext_ln703_476 = sext i27 %add_ln703_253 to i28" [./layer.h:130]   --->   Operation 4062 'sext' 'sext_ln703_476' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4063 [1/1] (0.00ns)   --->   "%sext_ln703_477 = sext i25 %add_ln703_254 to i26" [./layer.h:130]   --->   Operation 4063 'sext' 'sext_ln703_477' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln703_478 = sext i25 %add_ln703_255 to i26" [./layer.h:130]   --->   Operation 4064 'sext' 'sext_ln703_478' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4065 [1/1] (2.34ns)   --->   "%add_ln703_256 = add i26 %sext_ln703_478, %sext_ln703_477" [./layer.h:130]   --->   Operation 4065 'add' 'add_ln703_256' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4066 [1/1] (0.00ns)   --->   "%sext_ln703_479 = sext i26 %add_ln703_256 to i27" [./layer.h:130]   --->   Operation 4066 'sext' 'sext_ln703_479' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln703_480 = sext i25 %add_ln703_257 to i26" [./layer.h:130]   --->   Operation 4067 'sext' 'sext_ln703_480' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4068 [1/1] (0.00ns)   --->   "%sext_ln703_481 = sext i25 %add_ln703_258 to i26" [./layer.h:130]   --->   Operation 4068 'sext' 'sext_ln703_481' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4069 [1/1] (2.34ns)   --->   "%add_ln703_259 = add i26 %sext_ln703_481, %sext_ln703_480" [./layer.h:130]   --->   Operation 4069 'add' 'add_ln703_259' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4070 [1/1] (0.00ns)   --->   "%sext_ln703_482 = sext i26 %add_ln703_259 to i27" [./layer.h:130]   --->   Operation 4070 'sext' 'sext_ln703_482' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4071 [1/1] (2.37ns)   --->   "%add_ln703_260 = add i27 %sext_ln703_482, %sext_ln703_479" [./layer.h:130]   --->   Operation 4071 'add' 'add_ln703_260' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4072 [1/1] (0.00ns)   --->   "%sext_ln703_483 = sext i27 %add_ln703_260 to i28" [./layer.h:130]   --->   Operation 4072 'sext' 'sext_ln703_483' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4073 [1/1] (2.40ns)   --->   "%add_ln703_261 = add i28 %sext_ln703_483, %sext_ln703_476" [./layer.h:130]   --->   Operation 4073 'add' 'add_ln703_261' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4074 [1/1] (0.00ns)   --->   "%sext_ln703_485 = sext i25 %add_ln703_262 to i26" [./layer.h:130]   --->   Operation 4074 'sext' 'sext_ln703_485' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4075 [1/1] (0.00ns)   --->   "%sext_ln703_486 = sext i25 %add_ln703_263 to i26" [./layer.h:130]   --->   Operation 4075 'sext' 'sext_ln703_486' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4076 [1/1] (2.34ns)   --->   "%add_ln703_264 = add i26 %sext_ln703_486, %sext_ln703_485" [./layer.h:130]   --->   Operation 4076 'add' 'add_ln703_264' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4077 [1/1] (0.00ns)   --->   "%sext_ln703_487 = sext i26 %add_ln703_264 to i27" [./layer.h:130]   --->   Operation 4077 'sext' 'sext_ln703_487' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4078 [1/1] (0.00ns)   --->   "%sext_ln703_488 = sext i25 %add_ln703_265 to i26" [./layer.h:130]   --->   Operation 4078 'sext' 'sext_ln703_488' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4079 [1/1] (0.00ns)   --->   "%sext_ln703_489 = sext i25 %add_ln703_266 to i26" [./layer.h:130]   --->   Operation 4079 'sext' 'sext_ln703_489' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4080 [1/1] (2.34ns)   --->   "%add_ln703_267 = add i26 %sext_ln703_489, %sext_ln703_488" [./layer.h:130]   --->   Operation 4080 'add' 'add_ln703_267' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4081 [1/1] (0.00ns)   --->   "%sext_ln703_490 = sext i26 %add_ln703_267 to i27" [./layer.h:130]   --->   Operation 4081 'sext' 'sext_ln703_490' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4082 [1/1] (2.37ns)   --->   "%add_ln703_268 = add i27 %sext_ln703_490, %sext_ln703_487" [./layer.h:130]   --->   Operation 4082 'add' 'add_ln703_268' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4083 [1/1] (0.00ns)   --->   "%sext_ln703_492 = sext i25 %add_ln703_269 to i26" [./layer.h:130]   --->   Operation 4083 'sext' 'sext_ln703_492' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4084 [1/1] (0.00ns)   --->   "%sext_ln703_493 = sext i25 %add_ln703_270 to i26" [./layer.h:130]   --->   Operation 4084 'sext' 'sext_ln703_493' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4085 [1/1] (2.34ns)   --->   "%add_ln703_271 = add i26 %sext_ln703_493, %sext_ln703_492" [./layer.h:130]   --->   Operation 4085 'add' 'add_ln703_271' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4086 [1/1] (0.00ns)   --->   "%sext_ln703_494 = sext i26 %add_ln703_271 to i28" [./layer.h:130]   --->   Operation 4086 'sext' 'sext_ln703_494' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4087 [1/1] (0.00ns)   --->   "%sext_ln703_495 = sext i25 %add_ln703_272 to i27" [./layer.h:130]   --->   Operation 4087 'sext' 'sext_ln703_495' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_274)   --->   "%sext_ln703_496 = sext i25 %add_ln703_273 to i26" [./layer.h:130]   --->   Operation 4088 'sext' 'sext_ln703_496' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4089 [1/1] (2.34ns) (out node of the LUT)   --->   "%add_ln703_274 = add i26 %sext_ln703_496, %sext_ln703_253" [./layer.h:130]   --->   Operation 4089 'add' 'add_ln703_274' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4090 [1/1] (0.00ns)   --->   "%sext_ln703_497 = sext i26 %add_ln703_274 to i27" [./layer.h:130]   --->   Operation 4090 'sext' 'sext_ln703_497' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4091 [1/1] (2.37ns)   --->   "%add_ln703_275 = add i27 %sext_ln703_497, %sext_ln703_495" [./layer.h:130]   --->   Operation 4091 'add' 'add_ln703_275' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4092 [1/1] (0.00ns)   --->   "%sext_ln703_498 = sext i27 %add_ln703_275 to i28" [./layer.h:130]   --->   Operation 4092 'sext' 'sext_ln703_498' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 4093 [1/1] (2.40ns)   --->   "%add_ln703_276 = add i28 %sext_ln703_498, %sext_ln703_494" [./layer.h:130]   --->   Operation 4093 'add' 'add_ln703_276' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.38>
ST_6 : Operation 4094 [1/1] (0.00ns)   --->   "%sext_ln703_259 = sext i26 %add_ln703_31 to i40" [./layer.h:130]   --->   Operation 4094 'sext' 'sext_ln703_259' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_32 = add i40 %sext_ln703_259, %add_ln703_28" [./layer.h:130]   --->   Operation 4095 'add' 'add_ln703_32' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln703_266 = sext i27 %add_ln703_39 to i40" [./layer.h:130]   --->   Operation 4096 'sext' 'sext_ln703_266' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4097 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln703_40 = add i40 %sext_ln703_266, %add_ln703_32" [./layer.h:130]   --->   Operation 4097 'add' 'add_ln703_40' <Predicate = (!icmp_ln120)> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4098 [1/1] (0.00ns)   --->   "%sext_ln703_296 = sext i28 %add_ln703_71 to i29" [./layer.h:130]   --->   Operation 4098 'sext' 'sext_ln703_296' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln703_311 = sext i28 %add_ln703_86 to i29" [./layer.h:130]   --->   Operation 4099 'sext' 'sext_ln703_311' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4100 [1/1] (2.43ns)   --->   "%add_ln703_87 = add i29 %sext_ln703_311, %sext_ln703_296" [./layer.h:130]   --->   Operation 4100 'add' 'add_ln703_87' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4101 [1/1] (0.00ns)   --->   "%sext_ln703_327 = sext i28 %add_ln703_103 to i29" [./layer.h:130]   --->   Operation 4101 'sext' 'sext_ln703_327' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4102 [1/1] (0.00ns)   --->   "%sext_ln703_342 = sext i28 %add_ln703_118 to i29" [./layer.h:130]   --->   Operation 4102 'sext' 'sext_ln703_342' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4103 [1/1] (2.43ns)   --->   "%add_ln703_119 = add i29 %sext_ln703_342, %sext_ln703_327" [./layer.h:130]   --->   Operation 4103 'add' 'add_ln703_119' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4104 [1/1] (0.00ns)   --->   "%sext_ln703_343 = sext i29 %add_ln703_119 to i30" [./layer.h:130]   --->   Operation 4104 'sext' 'sext_ln703_343' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln703_358 = sext i28 %add_ln703_134 to i29" [./layer.h:130]   --->   Operation 4105 'sext' 'sext_ln703_358' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4106 [1/1] (0.00ns)   --->   "%sext_ln703_373 = sext i28 %add_ln703_149 to i29" [./layer.h:130]   --->   Operation 4106 'sext' 'sext_ln703_373' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4107 [1/1] (2.43ns)   --->   "%add_ln703_150 = add i29 %sext_ln703_373, %sext_ln703_358" [./layer.h:130]   --->   Operation 4107 'add' 'add_ln703_150' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4108 [1/1] (0.00ns)   --->   "%sext_ln703_374 = sext i29 %add_ln703_150 to i30" [./layer.h:130]   --->   Operation 4108 'sext' 'sext_ln703_374' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4109 [1/1] (2.46ns)   --->   "%add_ln703_151 = add i30 %sext_ln703_374, %sext_ln703_343" [./layer.h:130]   --->   Operation 4109 'add' 'add_ln703_151' <Predicate = (!icmp_ln120)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4110 [1/1] (0.00ns)   --->   "%sext_ln703_390 = sext i28 %add_ln703_167 to i29" [./layer.h:130]   --->   Operation 4110 'sext' 'sext_ln703_390' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4111 [1/1] (0.00ns)   --->   "%sext_ln703_405 = sext i28 %add_ln703_182 to i29" [./layer.h:130]   --->   Operation 4111 'sext' 'sext_ln703_405' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4112 [1/1] (2.43ns)   --->   "%add_ln703_183 = add i29 %sext_ln703_405, %sext_ln703_390" [./layer.h:130]   --->   Operation 4112 'add' 'add_ln703_183' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4113 [1/1] (0.00ns)   --->   "%sext_ln703_406 = sext i29 %add_ln703_183 to i30" [./layer.h:130]   --->   Operation 4113 'sext' 'sext_ln703_406' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4114 [1/1] (0.00ns)   --->   "%sext_ln703_421 = sext i28 %add_ln703_198 to i29" [./layer.h:130]   --->   Operation 4114 'sext' 'sext_ln703_421' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4115 [1/1] (0.00ns)   --->   "%sext_ln703_436 = sext i28 %add_ln703_213 to i29" [./layer.h:130]   --->   Operation 4115 'sext' 'sext_ln703_436' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4116 [1/1] (2.43ns)   --->   "%add_ln703_214 = add i29 %sext_ln703_436, %sext_ln703_421" [./layer.h:130]   --->   Operation 4116 'add' 'add_ln703_214' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4117 [1/1] (0.00ns)   --->   "%sext_ln703_437 = sext i29 %add_ln703_214 to i30" [./layer.h:130]   --->   Operation 4117 'sext' 'sext_ln703_437' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4118 [1/1] (2.46ns)   --->   "%add_ln703_215 = add i30 %sext_ln703_437, %sext_ln703_406" [./layer.h:130]   --->   Operation 4118 'add' 'add_ln703_215' <Predicate = (!icmp_ln120)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4119 [1/1] (0.00ns)   --->   "%sext_ln703_453 = sext i28 %add_ln703_230 to i29" [./layer.h:130]   --->   Operation 4119 'sext' 'sext_ln703_453' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4120 [1/1] (0.00ns)   --->   "%sext_ln703_468 = sext i28 %add_ln703_245 to i29" [./layer.h:130]   --->   Operation 4120 'sext' 'sext_ln703_468' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4121 [1/1] (2.43ns)   --->   "%add_ln703_246 = add i29 %sext_ln703_468, %sext_ln703_453" [./layer.h:130]   --->   Operation 4121 'add' 'add_ln703_246' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4122 [1/1] (0.00ns)   --->   "%sext_ln703_469 = sext i29 %add_ln703_246 to i31" [./layer.h:130]   --->   Operation 4122 'sext' 'sext_ln703_469' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4123 [1/1] (0.00ns)   --->   "%sext_ln703_484 = sext i28 %add_ln703_261 to i30" [./layer.h:130]   --->   Operation 4123 'sext' 'sext_ln703_484' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln703_491 = sext i27 %add_ln703_268 to i29" [./layer.h:130]   --->   Operation 4124 'sext' 'sext_ln703_491' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4125 [1/1] (0.00ns)   --->   "%sext_ln703_499 = sext i28 %add_ln703_276 to i29" [./layer.h:130]   --->   Operation 4125 'sext' 'sext_ln703_499' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4126 [1/1] (2.43ns)   --->   "%add_ln703_277 = add i29 %sext_ln703_499, %sext_ln703_491" [./layer.h:130]   --->   Operation 4126 'add' 'add_ln703_277' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4127 [1/1] (0.00ns)   --->   "%sext_ln703_500 = sext i29 %add_ln703_277 to i30" [./layer.h:130]   --->   Operation 4127 'sext' 'sext_ln703_500' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4128 [1/1] (2.46ns)   --->   "%add_ln703_278 = add i30 %sext_ln703_500, %sext_ln703_484" [./layer.h:130]   --->   Operation 4128 'add' 'add_ln703_278' <Predicate = (!icmp_ln120)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4129 [1/1] (0.00ns)   --->   "%sext_ln703_501 = sext i30 %add_ln703_278 to i31" [./layer.h:130]   --->   Operation 4129 'sext' 'sext_ln703_501' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 4130 [1/1] (2.49ns)   --->   "%add_ln703_279 = add i31 %sext_ln703_501, %sext_ln703_469" [./layer.h:130]   --->   Operation 4130 'add' 'add_ln703_279' <Predicate = (!icmp_ln120)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4131 [1/1] (1.65ns)   --->   "%add_ln121 = add i3 1, %select_ln124" [./layer.h:121]   --->   Operation 4131 'add' 'add_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4132 [1/1] (1.13ns)   --->   "%icmp_ln121_1 = icmp eq i3 %add_ln121, -2" [./layer.h:121]   --->   Operation 4132 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln120)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121_1, label %ifTrue, label %ifFalse" [./layer.h:121]   --->   Operation 4133 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.60>
ST_7 : Operation 4134 [1/1] (0.00ns)   --->   "%sext_ln703_281 = sext i28 %add_ln703_55 to i40" [./layer.h:130]   --->   Operation 4134 'sext' 'sext_ln703_281' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 4135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_56 = add i40 %sext_ln703_281, %add_ln703_40" [./layer.h:130]   --->   Operation 4135 'add' 'add_ln703_56' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln703_312 = sext i29 %add_ln703_87 to i40" [./layer.h:130]   --->   Operation 4136 'sext' 'sext_ln703_312' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 4137 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln703_88 = add i40 %sext_ln703_312, %add_ln703_56" [./layer.h:130]   --->   Operation 4137 'add' 'add_ln703_88' <Predicate = (!icmp_ln120)> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4138 [1/1] (0.00ns)   --->   "%sext_ln703_438 = sext i30 %add_ln703_215 to i32" [./layer.h:130]   --->   Operation 4138 'sext' 'sext_ln703_438' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 4139 [1/1] (0.00ns)   --->   "%sext_ln703_502 = sext i31 %add_ln703_279 to i32" [./layer.h:130]   --->   Operation 4139 'sext' 'sext_ln703_502' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 4140 [1/1] (2.52ns)   --->   "%add_ln703_280 = add i32 %sext_ln703_502, %sext_ln703_438" [./layer.h:130]   --->   Operation 4140 'add' 'add_ln703_280' <Predicate = (!icmp_ln120)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.85>
ST_8 : Operation 4141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([58 x i8]* @LINEAR_FORWARD_NO_MU)"   --->   Operation 4141 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 4142 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9216, i64 9216, i64 9216)"   --->   Operation 4142 'speclooptripcount' 'empty_96' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 4143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1838) nounwind" [./layer.h:121]   --->   Operation 4143 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 4144 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1838)" [./layer.h:121]   --->   Operation 4144 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 4145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [./layer.h:122]   --->   Operation 4145 'specpipeline' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 4146 [1/1] (0.00ns)   --->   "%sext_ln703_375 = sext i30 %add_ln703_151 to i40" [./layer.h:130]   --->   Operation 4146 'sext' 'sext_ln703_375' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 4147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_152 = add i40 %sext_ln703_375, %add_ln703_88" [./layer.h:130]   --->   Operation 4147 'add' 'add_ln703_152' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 4148 [1/1] (0.00ns)   --->   "%sext_ln703_503 = sext i32 %add_ln703_280 to i40" [./layer.h:130]   --->   Operation 4148 'sext' 'sext_ln703_503' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_8 : Operation 4149 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln703_281 = add i40 %sext_ln703_503, %add_ln703_152" [./layer.h:130]   --->   Operation 4149 'add' 'add_ln703_281' <Predicate = (!icmp_ln120)> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 4150 [1/1] (3.25ns)   --->   "store i40 %add_ln703_281, i40* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 4150 'store' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_8 : Operation 4151 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1838, i32 %tmp_s)" [./layer.h:133]   --->   Operation 4151 'specregionend' 'empty_97' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.27>
ST_9 : Operation 4152 [1/1] (0.00ns)   --->   "%shl_ln2 = call i72 @_ssdm_op_BitConcatenate.i72.i40.i32(i40 %add_ln703_281, i32 0)" [./layer.h:134]   --->   Operation 4152 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln121_1)> <Delay = 0.00>
ST_9 : Operation 4153 [76/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4153 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.27>
ST_10 : Operation 4154 [75/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4154 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.27>
ST_11 : Operation 4155 [74/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4155 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.27>
ST_12 : Operation 4156 [73/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4156 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.27>
ST_13 : Operation 4157 [72/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4157 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.27>
ST_14 : Operation 4158 [71/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4158 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.27>
ST_15 : Operation 4159 [70/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4159 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.27>
ST_16 : Operation 4160 [69/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4160 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.27>
ST_17 : Operation 4161 [68/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4161 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.27>
ST_18 : Operation 4162 [67/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4162 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.27>
ST_19 : Operation 4163 [66/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4163 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.27>
ST_20 : Operation 4164 [65/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4164 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.27>
ST_21 : Operation 4165 [64/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4165 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.27>
ST_22 : Operation 4166 [63/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4166 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 4167 [62/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4167 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.27>
ST_24 : Operation 4168 [61/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4168 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.27>
ST_25 : Operation 4169 [60/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4169 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.27>
ST_26 : Operation 4170 [59/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4170 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.27>
ST_27 : Operation 4171 [58/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4171 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.27>
ST_28 : Operation 4172 [57/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4172 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.27>
ST_29 : Operation 4173 [56/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4173 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.27>
ST_30 : Operation 4174 [55/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4174 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.27>
ST_31 : Operation 4175 [54/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4175 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.27>
ST_32 : Operation 4176 [53/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4176 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.27>
ST_33 : Operation 4177 [52/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4177 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.27>
ST_34 : Operation 4178 [51/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4178 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.27>
ST_35 : Operation 4179 [50/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4179 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.27>
ST_36 : Operation 4180 [49/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4180 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.27>
ST_37 : Operation 4181 [48/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4181 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.27>
ST_38 : Operation 4182 [47/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4182 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.27>
ST_39 : Operation 4183 [46/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4183 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.27>
ST_40 : Operation 4184 [45/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4184 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.27>
ST_41 : Operation 4185 [44/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4185 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.27>
ST_42 : Operation 4186 [43/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4186 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.27>
ST_43 : Operation 4187 [42/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4187 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.27>
ST_44 : Operation 4188 [41/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4188 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.27>
ST_45 : Operation 4189 [40/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4189 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.27>
ST_46 : Operation 4190 [39/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4190 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.27>
ST_47 : Operation 4191 [38/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4191 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.27>
ST_48 : Operation 4192 [37/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4192 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.27>
ST_49 : Operation 4193 [36/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4193 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.27>
ST_50 : Operation 4194 [35/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4194 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.27>
ST_51 : Operation 4195 [34/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4195 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.27>
ST_52 : Operation 4196 [33/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4196 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.27>
ST_53 : Operation 4197 [32/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4197 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.27>
ST_54 : Operation 4198 [31/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4198 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.27>
ST_55 : Operation 4199 [30/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4199 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.27>
ST_56 : Operation 4200 [29/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4200 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.27>
ST_57 : Operation 4201 [28/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4201 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.27>
ST_58 : Operation 4202 [27/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4202 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.27>
ST_59 : Operation 4203 [26/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4203 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.27>
ST_60 : Operation 4204 [25/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4204 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.27>
ST_61 : Operation 4205 [24/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4205 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.27>
ST_62 : Operation 4206 [23/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4206 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.27>
ST_63 : Operation 4207 [22/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4207 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.27>
ST_64 : Operation 4208 [21/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4208 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.27>
ST_65 : Operation 4209 [20/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4209 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.27>
ST_66 : Operation 4210 [19/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4210 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.27>
ST_67 : Operation 4211 [18/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4211 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.27>
ST_68 : Operation 4212 [17/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4212 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.27>
ST_69 : Operation 4213 [16/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4213 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.27>
ST_70 : Operation 4214 [15/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4214 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.27>
ST_71 : Operation 4215 [14/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4215 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.27>
ST_72 : Operation 4216 [13/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4216 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.27>
ST_73 : Operation 4217 [12/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4217 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.27>
ST_74 : Operation 4218 [11/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4218 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.27>
ST_75 : Operation 4219 [10/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4219 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.27>
ST_76 : Operation 4220 [9/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4220 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.27>
ST_77 : Operation 4221 [8/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4221 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.27>
ST_78 : Operation 4222 [7/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4222 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.27>
ST_79 : Operation 4223 [6/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4223 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.27>
ST_80 : Operation 4224 [5/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4224 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.27>
ST_81 : Operation 4225 [4/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4225 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.27>
ST_82 : Operation 4226 [3/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4226 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.27>
ST_83 : Operation 4227 [2/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4227 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 8.52>
ST_84 : Operation 4228 [1/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 4228 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4229 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i72 %sdiv_ln1148 to i40" [./layer.h:134]   --->   Operation 4229 'trunc' 'trunc_ln703' <Predicate = (icmp_ln121_1)> <Delay = 0.00>
ST_84 : Operation 4230 [1/1] (3.25ns)   --->   "store i40 %trunc_ln703, i40* %output_0_V_addr, align 8" [./layer.h:134]   --->   Operation 4230 'store' <Predicate = (icmp_ln121_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_84 : Operation 4231 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 4231 'br' <Predicate = (icmp_ln121_1)> <Delay = 0.00>

State 85 <SV = 2> <Delay = 0.00>
ST_85 : Operation 4232 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1836, i32 %tmp)" [./layer.h:136]   --->   Operation 4232 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4233 [1/1] (0.00ns)   --->   "ret void" [./layer.h:137]   --->   Operation 4233 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'w_scale_V' (./layer.h:112) [324]  (0 ns)
	'mul' operation ('mul_ln1148', ./layer.h:134) [329]  (8.51 ns)

 <State 2>: 4.43ns
The critical path consists of the following:
	'phi' operation ('ko_0_0', ./layer.h:121) with incoming values : ('add_ln121', ./layer.h:121) [335]  (0 ns)
	'icmp' operation ('icmp_ln121', ./layer.h:121) [343]  (1.13 ns)
	'select' operation ('select_ln124', ./layer.h:124) [344]  (0.98 ns)
	'getelementptr' operation ('input_0_0_0_V_add', ./layer.h:128) [426]  (0 ns)
	'load' operation ('input_0_0_0_V_loa', ./layer.h:128) on array 'input_0_0_0_V' [427]  (2.32 ns)

 <State 3>: 7.82ns
The critical path consists of the following:
	'select' operation ('select_ln124_1', ./layer.h:124) [345]  (0.692 ns)
	'add' operation ('add_ln124', ./layer.h:124) [357]  (3.87 ns)
	'getelementptr' operation ('packed_weights_0_ad', ./layer.h:124) [359]  (0 ns)
	'load' operation ('packed_weights_0_lo', ./layer.h:124) on array 'packed_weights_0' [423]  (3.25 ns)

 <State 4>: 7.78ns
The critical path consists of the following:
	'load' operation ('packed_weights_0_lo', ./layer.h:124) on array 'packed_weights_0' [423]  (3.25 ns)
	'icmp' operation ('icmp_ln129_2', ./layer.h:129) [454]  (0.959 ns)
	'and' operation ('and_ln129_2', ./layer.h:129) [457]  (0 ns)
	'select' operation ('select_ln129_2', ./layer.h:129) [459]  (0 ns)
	'add' operation ('add_ln703_27', ./layer.h:130) [3562]  (2.31 ns)
	blocking operation 1.25 ns on control path)

 <State 5>: 8.08ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln128_253', ./layer.h:128) [3526]  (0.959 ns)
	'xor' operation ('xor_ln128_253', ./layer.h:128) [3531]  (0 ns)
	'and' operation ('and_ln129_253', ./layer.h:129) [3532]  (0 ns)
	'select' operation ('select_ln129_253', ./layer.h:129) [3534]  (0 ns)
	'add' operation ('add_ln703_274', ./layer.h:130) [4050]  (2.34 ns)
	'add' operation ('add_ln703_275', ./layer.h:130) [4052]  (2.37 ns)
	'add' operation ('add_ln703_276', ./layer.h:130) [4054]  (2.4 ns)

 <State 6>: 7.39ns
The critical path consists of the following:
	'add' operation ('add_ln703_277', ./layer.h:130) [4056]  (2.43 ns)
	'add' operation ('add_ln703_278', ./layer.h:130) [4058]  (2.46 ns)
	'add' operation ('add_ln703_279', ./layer.h:130) [4060]  (2.49 ns)

 <State 7>: 4.61ns
The critical path consists of the following:
	'add' operation ('add_ln703_56', ./layer.h:130) [3617]  (0 ns)
	'add' operation ('add_ln703_88', ./layer.h:130) [3680]  (4.61 ns)

 <State 8>: 7.86ns
The critical path consists of the following:
	'add' operation ('add_ln703_152', ./layer.h:130) [3807]  (0 ns)
	'add' operation ('add_ln703_281', ./layer.h:130) [4064]  (4.61 ns)
	'store' operation ('store_ln130', ./layer.h:130) of variable 'add_ln703_281', ./layer.h:130 on array 'output_0_V' [4065]  (3.25 ns)

 <State 9>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 10>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 11>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 12>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 13>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 14>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 15>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 16>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 17>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 18>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 19>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 20>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 21>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 22>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 23>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 24>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 25>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 26>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 27>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 28>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 29>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 30>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 31>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 32>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 33>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 34>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 35>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 36>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 37>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 38>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 39>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 40>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 41>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 42>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 43>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 44>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 45>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 46>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 47>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 48>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 49>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 50>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 51>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 52>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 53>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 54>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 55>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 56>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 57>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 58>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 59>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 60>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 61>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 62>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 63>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 64>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 65>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 66>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 67>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 68>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 69>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 70>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 71>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 72>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 73>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 74>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 75>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 76>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 77>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 78>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 79>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 80>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 81>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 82>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 83>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)

 <State 84>: 8.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [4072]  (5.27 ns)
	'store' operation ('store_ln134', ./layer.h:134) of variable 'trunc_ln703', ./layer.h:134 on array 'output_0_V' [4074]  (3.25 ns)

 <State 85>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
