// Seed: 3818114449
module module_0 #(
    parameter id_1 = 32'd40,
    parameter id_2 = 32'd83,
    parameter id_3 = 32'd72
) (
    _id_1,
    _id_2,
    _id_3
);
  output wire _id_3;
  inout wire _id_2;
  input wire _id_1;
  wire [id_2 : id_1] id_4;
  wire id_5;
  assign id_5 = id_5;
  assign id_3 = id_4;
  logic [id_3 : id_1] id_6;
  ;
  logic [7:0] id_7;
  assign id_7[1 :-1] = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd21,
    parameter id_3 = 32'd85
) (
    output tri  _id_0,
    input  tri1 id_1
);
  assign id_0 = id_1;
  logic [1 : id_0] _id_3;
  wire id_4;
  if ({{1 == 1'd0 ^ 1 ^ 'b0, 1'b0, -1}, 1}) begin : LABEL_0
    logic id_5;
    ;
  end else wire id_6;
  wire [-1 'b0 : id_3  +  id_3] \id_7 ;
  localparam id_8 = 1;
  parameter id_9 = 1;
  assign id_3 = (id_8);
  parameter id_10 = id_8;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0
  );
  assign \id_7 = id_3;
endmodule
