// Seed: 1578322630
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    assign module_0 = -1;
  endgenerate
endmodule
module module_0 #(
    parameter id_1  = 32'd67,
    parameter id_10 = 32'd26
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout tri id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_3,
      id_2
  );
  assign id_5 = -1;
  logic id_7;
  ;
  wire id_8;
  wire id_9;
  assign id_9 = id_5;
  parameter id_10 = 1;
  logic id_11;
  wire [id_1 : 1  /  1  ==  -1] id_12;
  logic [-1 : -1  ==  id_10] id_13;
  ;
  always @(id_10 or posedge id_5) $signed(id_10);
  ;
  wire id_14;
  wire [1 : 1] id_15;
  assign module_1 = id_10 < id_11;
endmodule
