// Seed: 3301404404
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  uwire id_6 = (1'h0);
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output logic id_2,
    output logic id_3,
    output wand  id_4
);
  if (1'b0) begin
    assign id_3 = id_0 === 1'b0;
    always @(posedge 1);
  end else begin
    always begin
      id_2 <= 1;
      id_3 <= 1;
      assume (1 & 1);
    end
  end
  wire id_6;
  wire id_7;
  always @(1);
  nor (id_3, id_7, id_1, id_0);
  module_0(
      id_7, id_6, id_7, id_6, id_6
  );
endmodule
