{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717621284741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717621284743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 18:01:24 2024 " "Processing started: Wed Jun  5 18:01:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717621284743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621284743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off programador -c programador " "Command: quartus_map --read_settings_files=on --write_settings_files=off programador -c programador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621284743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717621286976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717621286976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621318004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621318004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-rtl " "Found design unit 1: controlador-rtl" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621319885 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621319885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621319885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programador-rtl " "Found design unit 1: programador-rtl" {  } { { "programador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/programador.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621319891 ""} { "Info" "ISGN_ENTITY_NAME" "1 programador " "Found entity 1: programador" {  } { { "programador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/programador.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717621319891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621319891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717621320106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:inst " "Elaborating entity \"controlador\" for hierarchy \"controlador:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/Block1.bdf" { { 96 272 432 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621320131 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_int_2 controlador.vhd(81) " "VHDL Process Statement warning at controlador.vhd(81): signal \"clk_int_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717621320234 "|Block1|controlador:inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "clk_int_2 controlador.vhd(50) " "Using initial value X (don't care) for net \"clk_int_2\" at controlador.vhd(50)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621320234 "|Block1|controlador:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programador programador:inst1 " "Elaborating entity \"programador\" for hierarchy \"programador:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/Block1.bdf" { { 112 528 704 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621320237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DONE GND " "Pin \"DONE\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/Block1.bdf" { { 120 824 1000 136 "DONE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717621323151 "|Block1|DONE"} { "Warning" "WMLS_MLS_STUCK_PIN" "trigg GND " "Pin \"trigg\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/Block1.bdf" { { 312 816 992 328 "trigg" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717621323151 "|Block1|trigg"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_camara VCC " "Pin \"reset_camara\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/Block1.bdf" { { 400 824 1000 416 "reset_camara" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717621323151 "|Block1|reset_camara"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717621323151 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717621323221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717621323595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717621323595 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/Block1.bdf" { { 144 40 208 160 "start" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717621323764 "|Block1|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/Block1.bdf" { { 176 -80 88 192 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717621323764 "|Block1|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717621323764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717621323766 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717621323766 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1717621323766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717621323766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717621323803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 18:02:03 2024 " "Processing ended: Wed Jun  5 18:02:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717621323803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717621323803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717621323803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717621323803 ""}
