Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/sten/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_level_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_level xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_level_time_impl.sdf", for root module "top_level".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_level_time_impl.sdf", for root module "top_level".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.PULLUP
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.Address_Generator
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.VGA
Compiling module xil_defaultlib.debounce
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.frame_buffer
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ov7670_capture
Compiling module xil_defaultlib.i2c_sender
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0101001110...
Compiling module xil_defaultlib.ov7670_registers
Compiling module xil_defaultlib.ov7670_controller
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clocking
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_level_time_impl
