
Micros_LAB_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003584  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  080036c0  080036c0  000136c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003754  08003754  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08003754  08003754  00013754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800375c  0800375c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800375c  0800375c  0001375c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003760  08003760  00013760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003764  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  20000010  08003774  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000110  08003774  00020110  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006985  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001851  00000000  00000000  000269be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000680  00000000  00000000  00028210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005a8  00000000  00000000  00028890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013eb6  00000000  00000000  00028e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007eb9  00000000  00000000  0003ccee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007c4d0  00000000  00000000  00044ba7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c1077  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001814  00000000  00000000  000c10c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000010 	.word	0x20000010
 8000158:	00000000 	.word	0x00000000
 800015c:	080036a8 	.word	0x080036a8

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000014 	.word	0x20000014
 8000178:	080036a8 	.word	0x080036a8

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b976 	b.w	8000480 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14d      	bne.n	8000258 <__udivmoddi4+0xac>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d968      	bls.n	8000294 <__udivmoddi4+0xe8>
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	b152      	cbz	r2, 80001de <__udivmoddi4+0x32>
 80001c8:	fa01 f302 	lsl.w	r3, r1, r2
 80001cc:	f1c2 0120 	rsb	r1, r2, #32
 80001d0:	fa20 f101 	lsr.w	r1, r0, r1
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	ea41 0803 	orr.w	r8, r1, r3
 80001dc:	4094      	lsls	r4, r2
 80001de:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001e2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001e6:	fa1f fe8c 	uxth.w	lr, ip
 80001ea:	fb01 8817 	mls	r8, r1, r7, r8
 80001ee:	fb07 f00e 	mul.w	r0, r7, lr
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f8:	4298      	cmp	r0, r3
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0303 	adds.w	r3, ip, r3
 8000200:	f107 35ff 	add.w	r5, r7, #4294967295
 8000204:	f080 811e 	bcs.w	8000444 <__udivmoddi4+0x298>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 811b 	bls.w	8000444 <__udivmoddi4+0x298>
 800020e:	3f02      	subs	r7, #2
 8000210:	4463      	add	r3, ip
 8000212:	1a1b      	subs	r3, r3, r0
 8000214:	fbb3 f0f1 	udiv	r0, r3, r1
 8000218:	fb01 3310 	mls	r3, r1, r0, r3
 800021c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000226:	45a6      	cmp	lr, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000232:	f080 8109 	bcs.w	8000448 <__udivmoddi4+0x29c>
 8000236:	45a6      	cmp	lr, r4
 8000238:	f240 8106 	bls.w	8000448 <__udivmoddi4+0x29c>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	eba4 040e 	sub.w	r4, r4, lr
 8000246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800024a:	b11e      	cbz	r6, 8000254 <__udivmoddi4+0xa8>
 800024c:	2300      	movs	r3, #0
 800024e:	40d4      	lsrs	r4, r2
 8000250:	e9c6 4300 	strd	r4, r3, [r6]
 8000254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000258:	428b      	cmp	r3, r1
 800025a:	d908      	bls.n	800026e <__udivmoddi4+0xc2>
 800025c:	2e00      	cmp	r6, #0
 800025e:	f000 80ee 	beq.w	800043e <__udivmoddi4+0x292>
 8000262:	2100      	movs	r1, #0
 8000264:	e9c6 0500 	strd	r0, r5, [r6]
 8000268:	4608      	mov	r0, r1
 800026a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d14a      	bne.n	800030c <__udivmoddi4+0x160>
 8000276:	42ab      	cmp	r3, r5
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xd4>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 80fc 	bhi.w	8000478 <__udivmoddi4+0x2cc>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb65 0303 	sbc.w	r3, r5, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4698      	mov	r8, r3
 800028a:	2e00      	cmp	r6, #0
 800028c:	d0e2      	beq.n	8000254 <__udivmoddi4+0xa8>
 800028e:	e9c6 4800 	strd	r4, r8, [r6]
 8000292:	e7df      	b.n	8000254 <__udivmoddi4+0xa8>
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xec>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f282 	clz	r2, r2
 800029c:	2a00      	cmp	r2, #0
 800029e:	f040 8091 	bne.w	80003c4 <__udivmoddi4+0x218>
 80002a2:	eba1 000c 	sub.w	r0, r1, ip
 80002a6:	2101      	movs	r1, #1
 80002a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ac:	fa1f fe8c 	uxth.w	lr, ip
 80002b0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002b4:	fb07 0013 	mls	r0, r7, r3, r0
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002be:	fb0e f003 	mul.w	r0, lr, r3
 80002c2:	42a8      	cmp	r0, r5
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0x12c>
 80002c6:	eb1c 0505 	adds.w	r5, ip, r5
 80002ca:	f103 38ff 	add.w	r8, r3, #4294967295
 80002ce:	d202      	bcs.n	80002d6 <__udivmoddi4+0x12a>
 80002d0:	42a8      	cmp	r0, r5
 80002d2:	f200 80ce 	bhi.w	8000472 <__udivmoddi4+0x2c6>
 80002d6:	4643      	mov	r3, r8
 80002d8:	1a2d      	subs	r5, r5, r0
 80002da:	fbb5 f0f7 	udiv	r0, r5, r7
 80002de:	fb07 5510 	mls	r5, r7, r0, r5
 80002e2:	fb0e fe00 	mul.w	lr, lr, r0
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d908      	bls.n	8000302 <__udivmoddi4+0x156>
 80002f0:	eb1c 0404 	adds.w	r4, ip, r4
 80002f4:	f100 35ff 	add.w	r5, r0, #4294967295
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x154>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f200 80b6 	bhi.w	800046c <__udivmoddi4+0x2c0>
 8000300:	4628      	mov	r0, r5
 8000302:	eba4 040e 	sub.w	r4, r4, lr
 8000306:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030a:	e79e      	b.n	800024a <__udivmoddi4+0x9e>
 800030c:	f1c1 0720 	rsb	r7, r1, #32
 8000310:	408b      	lsls	r3, r1
 8000312:	fa22 fc07 	lsr.w	ip, r2, r7
 8000316:	ea4c 0c03 	orr.w	ip, ip, r3
 800031a:	fa25 fa07 	lsr.w	sl, r5, r7
 800031e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000322:	fbba f8f9 	udiv	r8, sl, r9
 8000326:	fa20 f307 	lsr.w	r3, r0, r7
 800032a:	fb09 aa18 	mls	sl, r9, r8, sl
 800032e:	408d      	lsls	r5, r1
 8000330:	fa1f fe8c 	uxth.w	lr, ip
 8000334:	431d      	orrs	r5, r3
 8000336:	fa00 f301 	lsl.w	r3, r0, r1
 800033a:	fb08 f00e 	mul.w	r0, r8, lr
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000344:	42a0      	cmp	r0, r4
 8000346:	fa02 f201 	lsl.w	r2, r2, r1
 800034a:	d90b      	bls.n	8000364 <__udivmoddi4+0x1b8>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f108 3aff 	add.w	sl, r8, #4294967295
 8000354:	f080 8088 	bcs.w	8000468 <__udivmoddi4+0x2bc>
 8000358:	42a0      	cmp	r0, r4
 800035a:	f240 8085 	bls.w	8000468 <__udivmoddi4+0x2bc>
 800035e:	f1a8 0802 	sub.w	r8, r8, #2
 8000362:	4464      	add	r4, ip
 8000364:	1a24      	subs	r4, r4, r0
 8000366:	fbb4 f0f9 	udiv	r0, r4, r9
 800036a:	fb09 4410 	mls	r4, r9, r0, r4
 800036e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000372:	b2ad      	uxth	r5, r5
 8000374:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x1e2>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 35ff 	add.w	r5, r0, #4294967295
 8000384:	d26c      	bcs.n	8000460 <__udivmoddi4+0x2b4>
 8000386:	45a6      	cmp	lr, r4
 8000388:	d96a      	bls.n	8000460 <__udivmoddi4+0x2b4>
 800038a:	3802      	subs	r0, #2
 800038c:	4464      	add	r4, ip
 800038e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000392:	fba0 9502 	umull	r9, r5, r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	42ac      	cmp	r4, r5
 800039c:	46c8      	mov	r8, r9
 800039e:	46ae      	mov	lr, r5
 80003a0:	d356      	bcc.n	8000450 <__udivmoddi4+0x2a4>
 80003a2:	d053      	beq.n	800044c <__udivmoddi4+0x2a0>
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d069      	beq.n	800047c <__udivmoddi4+0x2d0>
 80003a8:	ebb3 0208 	subs.w	r2, r3, r8
 80003ac:	eb64 040e 	sbc.w	r4, r4, lr
 80003b0:	fa22 f301 	lsr.w	r3, r2, r1
 80003b4:	fa04 f707 	lsl.w	r7, r4, r7
 80003b8:	431f      	orrs	r7, r3
 80003ba:	40cc      	lsrs	r4, r1
 80003bc:	e9c6 7400 	strd	r7, r4, [r6]
 80003c0:	2100      	movs	r1, #0
 80003c2:	e747      	b.n	8000254 <__udivmoddi4+0xa8>
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	f1c2 0120 	rsb	r1, r2, #32
 80003cc:	fa25 f301 	lsr.w	r3, r5, r1
 80003d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	4095      	lsls	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	fbb3 f1f7 	udiv	r1, r3, r7
 80003e0:	fb07 3311 	mls	r3, r7, r1, r3
 80003e4:	fa1f fe8c 	uxth.w	lr, ip
 80003e8:	0c28      	lsrs	r0, r5, #16
 80003ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ee:	fb01 f30e 	mul.w	r3, r1, lr
 80003f2:	4283      	cmp	r3, r0
 80003f4:	fa04 f402 	lsl.w	r4, r4, r2
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x260>
 80003fa:	eb1c 0000 	adds.w	r0, ip, r0
 80003fe:	f101 38ff 	add.w	r8, r1, #4294967295
 8000402:	d22f      	bcs.n	8000464 <__udivmoddi4+0x2b8>
 8000404:	4283      	cmp	r3, r0
 8000406:	d92d      	bls.n	8000464 <__udivmoddi4+0x2b8>
 8000408:	3902      	subs	r1, #2
 800040a:	4460      	add	r0, ip
 800040c:	1ac0      	subs	r0, r0, r3
 800040e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000412:	fb07 0013 	mls	r0, r7, r3, r0
 8000416:	b2ad      	uxth	r5, r5
 8000418:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800041c:	fb03 f00e 	mul.w	r0, r3, lr
 8000420:	42a8      	cmp	r0, r5
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x28a>
 8000424:	eb1c 0505 	adds.w	r5, ip, r5
 8000428:	f103 38ff 	add.w	r8, r3, #4294967295
 800042c:	d216      	bcs.n	800045c <__udivmoddi4+0x2b0>
 800042e:	42a8      	cmp	r0, r5
 8000430:	d914      	bls.n	800045c <__udivmoddi4+0x2b0>
 8000432:	3b02      	subs	r3, #2
 8000434:	4465      	add	r5, ip
 8000436:	1a28      	subs	r0, r5, r0
 8000438:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043c:	e738      	b.n	80002b0 <__udivmoddi4+0x104>
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e707      	b.n	8000254 <__udivmoddi4+0xa8>
 8000444:	462f      	mov	r7, r5
 8000446:	e6e4      	b.n	8000212 <__udivmoddi4+0x66>
 8000448:	4618      	mov	r0, r3
 800044a:	e6f9      	b.n	8000240 <__udivmoddi4+0x94>
 800044c:	454b      	cmp	r3, r9
 800044e:	d2a9      	bcs.n	80003a4 <__udivmoddi4+0x1f8>
 8000450:	ebb9 0802 	subs.w	r8, r9, r2
 8000454:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000458:	3801      	subs	r0, #1
 800045a:	e7a3      	b.n	80003a4 <__udivmoddi4+0x1f8>
 800045c:	4643      	mov	r3, r8
 800045e:	e7ea      	b.n	8000436 <__udivmoddi4+0x28a>
 8000460:	4628      	mov	r0, r5
 8000462:	e794      	b.n	800038e <__udivmoddi4+0x1e2>
 8000464:	4641      	mov	r1, r8
 8000466:	e7d1      	b.n	800040c <__udivmoddi4+0x260>
 8000468:	46d0      	mov	r8, sl
 800046a:	e77b      	b.n	8000364 <__udivmoddi4+0x1b8>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	e747      	b.n	8000302 <__udivmoddi4+0x156>
 8000472:	3b02      	subs	r3, #2
 8000474:	4465      	add	r5, ip
 8000476:	e72f      	b.n	80002d8 <__udivmoddi4+0x12c>
 8000478:	4608      	mov	r0, r1
 800047a:	e706      	b.n	800028a <__udivmoddi4+0xde>
 800047c:	4631      	mov	r1, r6
 800047e:	e6e9      	b.n	8000254 <__udivmoddi4+0xa8>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <espera>:
void espera(int time)
{
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  int i;
  for (i = 0; i < time; i++);
 800048c:	2300      	movs	r3, #0
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	e002      	b.n	8000498 <espera+0x14>
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	3301      	adds	r3, #1
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	68fa      	ldr	r2, [r7, #12]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	429a      	cmp	r2, r3
 800049e:	dbf8      	blt.n	8000492 <espera+0xe>
}
 80004a0:	bf00      	nop
 80004a2:	bf00      	nop
 80004a4:	3714      	adds	r7, #20
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <EXTI0_IRQHandler>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//INTERRUPTS GO HERE

void EXTI0_IRQHandler(void) //ISR for EXTI0 - Edge detection for USER BUTTON
{                           //PC jumps to this code when there's an event at EXTI0
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  if (EXTI->PR = 0x01) //0000000000000001 in binary
 80004b0:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <EXTI0_IRQHandler+0x34>)
 80004b2:	2201      	movs	r2, #1
 80004b4:	615a      	str	r2, [r3, #20]
                            // That event raises a flag in PR0 (last digit), activating the IRQ
                            // which makes the CPU call this ISR

    // In the ISR, the value of game will be bumped to change games in the main program
    // Change game
    game++;
 80004b6:	4b0b      	ldr	r3, [pc, #44]	; (80004e4 <EXTI0_IRQHandler+0x38>)
 80004b8:	781b      	ldrb	r3, [r3, #0]
 80004ba:	3301      	adds	r3, #1
 80004bc:	b2da      	uxtb	r2, r3
 80004be:	4b09      	ldr	r3, [pc, #36]	; (80004e4 <EXTI0_IRQHandler+0x38>)
 80004c0:	701a      	strb	r2, [r3, #0]
    if (game > 2) game = 1; // If game higher than 2, get back to 1 (game 1 and game 2)
 80004c2:	4b08      	ldr	r3, [pc, #32]	; (80004e4 <EXTI0_IRQHandler+0x38>)
 80004c4:	781b      	ldrb	r3, [r3, #0]
 80004c6:	2b02      	cmp	r3, #2
 80004c8:	d902      	bls.n	80004d0 <EXTI0_IRQHandler+0x24>
 80004ca:	4b06      	ldr	r3, [pc, #24]	; (80004e4 <EXTI0_IRQHandler+0x38>)
 80004cc:	2201      	movs	r2, #1
 80004ce:	701a      	strb	r2, [r3, #0]

    EXTI->PR = 0x01; // Clear the EXTI0 flag by writing a '1' in the PR0 position
 80004d0:	4b03      	ldr	r3, [pc, #12]	; (80004e0 <EXTI0_IRQHandler+0x34>)
 80004d2:	2201      	movs	r2, #1
 80004d4:	615a      	str	r2, [r3, #20]
  }

}
 80004d6:	bf00      	nop
 80004d8:	46bd      	mov	sp, r7
 80004da:	bc80      	pop	{r7}
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	40010400 	.word	0x40010400
 80004e4:	20000000 	.word	0x20000000

080004e8 <EXTI1_IRQHandler>:
//TODO:
//how do we determine which button is pressed first in the main section
//the interrupt will obviously be executed first, but how do we discard the second player
void EXTI1_IRQHandler(void) //ISR for EXTI1 - Edge detection for BUTTON 1
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  if (EXTI->PR = 0x02) //0000000000000010 in binary
 80004ec:	4b06      	ldr	r3, [pc, #24]	; (8000508 <EXTI1_IRQHandler+0x20>)
 80004ee:	2202      	movs	r2, #2
 80004f0:	615a      	str	r2, [r3, #20]
  {                         // BUTTON 1 is pressed, a rising edge is detected in PA11

    winner = 1;
 80004f2:	4b06      	ldr	r3, [pc, #24]	; (800050c <EXTI1_IRQHandler+0x24>)
 80004f4:	2201      	movs	r2, #1
 80004f6:	701a      	strb	r2, [r3, #0]
    EXTI->PR = 0x02; // Clear the EXTI1 flag (1 in PR1 pos)
 80004f8:	4b03      	ldr	r3, [pc, #12]	; (8000508 <EXTI1_IRQHandler+0x20>)
 80004fa:	2202      	movs	r2, #2
 80004fc:	615a      	str	r2, [r3, #20]
  }
}
 80004fe:	bf00      	nop
 8000500:	46bd      	mov	sp, r7
 8000502:	bc80      	pop	{r7}
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	40010400 	.word	0x40010400
 800050c:	200000bc 	.word	0x200000bc

08000510 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void) //ISR for EXTI2 - Edge detection for BUTTON 2
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  if (EXTI->PR = 0x04) //0000000000000100 in binary
 8000514:	4b06      	ldr	r3, [pc, #24]	; (8000530 <EXTI2_IRQHandler+0x20>)
 8000516:	2204      	movs	r2, #4
 8000518:	615a      	str	r2, [r3, #20]
  {                         // BUTTON 2 is pressed, a rising edge is detected in PA12

    winner = 2;
 800051a:	4b06      	ldr	r3, [pc, #24]	; (8000534 <EXTI2_IRQHandler+0x24>)
 800051c:	2202      	movs	r2, #2
 800051e:	701a      	strb	r2, [r3, #0]
    EXTI->PR = 0x04; // Clears the EXTI2 flag (1 in PR2 pos)
 8000520:	4b03      	ldr	r3, [pc, #12]	; (8000530 <EXTI2_IRQHandler+0x20>)
 8000522:	2204      	movs	r2, #4
 8000524:	615a      	str	r2, [r3, #20]
  }
}
 8000526:	bf00      	nop
 8000528:	46bd      	mov	sp, r7
 800052a:	bc80      	pop	{r7}
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	40010400 	.word	0x40010400
 8000534:	200000bc 	.word	0x200000bc

08000538 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800053c:	f001 fa43 	bl	80019c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000540:	f000 f922 	bl	8000788 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000544:	f000 fa1c 	bl	8000980 <MX_GPIO_Init>
  MX_ADC_Init();
 8000548:	f000 f986 	bl	8000858 <MX_ADC_Init>
  MX_LCD_Init();
 800054c:	f000 f9de 	bl	800090c <MX_LCD_Init>
  MX_TS_Init();
 8000550:	f000 fa10 	bl	8000974 <MX_TS_Init>
  /* USER CODE BEGIN 2 */
  //DECLARATION OF PERIPHERALS WE WILL USE

  //LCD Setup
  BSP_LCD_GLASS_Init();
 8000554:	f000 fa74 	bl	8000a40 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_BarLevelConfig(0);
 8000558:	2000      	movs	r0, #0
 800055a:	f000 faa9 	bl	8000ab0 <BSP_LCD_GLASS_BarLevelConfig>
  BSP_LCD_GLASS_Clear();
 800055e:	f000 fef1 	bl	8001344 <BSP_LCD_GLASS_Clear>

  //PAs - I/O
  //PA0 (USER BUTTON) - digital input (00)
  GPIOA->MODER &= ~(1 << (0*2 + 1));
 8000562:	4b7b      	ldr	r3, [pc, #492]	; (8000750 <main+0x218>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	4a7a      	ldr	r2, [pc, #488]	; (8000750 <main+0x218>)
 8000568:	f023 0302 	bic.w	r3, r3, #2
 800056c:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (0*2));
 800056e:	4b78      	ldr	r3, [pc, #480]	; (8000750 <main+0x218>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a77      	ldr	r2, [pc, #476]	; (8000750 <main+0x218>)
 8000574:	f023 0301 	bic.w	r3, r3, #1
 8000578:	6013      	str	r3, [r2, #0]

  //USING UNUSED I/O PINS 11 and 12
  //PA11 (BUTTON 1) - digital input (00)
  GPIOA->MODER &= ~(1 << (11*2 + 1));
 800057a:	4b75      	ldr	r3, [pc, #468]	; (8000750 <main+0x218>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a74      	ldr	r2, [pc, #464]	; (8000750 <main+0x218>)
 8000580:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000584:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (11*2));
 8000586:	4b72      	ldr	r3, [pc, #456]	; (8000750 <main+0x218>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4a71      	ldr	r2, [pc, #452]	; (8000750 <main+0x218>)
 800058c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000590:	6013      	str	r3, [r2, #0]
  //WE NEED INTERNAL RESISTORS - pull-up OR pull-down ????
  //set as pull-up
  GPIOA->PUPDR |= (1 << (11*2));
 8000592:	4b6f      	ldr	r3, [pc, #444]	; (8000750 <main+0x218>)
 8000594:	68db      	ldr	r3, [r3, #12]
 8000596:	4a6e      	ldr	r2, [pc, #440]	; (8000750 <main+0x218>)
 8000598:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800059c:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR &= ~(1 << (11*2 + 1));
 800059e:	4b6c      	ldr	r3, [pc, #432]	; (8000750 <main+0x218>)
 80005a0:	68db      	ldr	r3, [r3, #12]
 80005a2:	4a6b      	ldr	r2, [pc, #428]	; (8000750 <main+0x218>)
 80005a4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80005a8:	60d3      	str	r3, [r2, #12]

  //Pull-Up: should be a constant 0, unless we press, then it should change to a 1

  //PA12 (BUTTON 2) - digital input (00)
  GPIOA->MODER &= ~(1 << (12*2 + 1));
 80005aa:	4b69      	ldr	r3, [pc, #420]	; (8000750 <main+0x218>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4a68      	ldr	r2, [pc, #416]	; (8000750 <main+0x218>)
 80005b0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80005b4:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (12*2));
 80005b6:	4b66      	ldr	r3, [pc, #408]	; (8000750 <main+0x218>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a65      	ldr	r2, [pc, #404]	; (8000750 <main+0x218>)
 80005bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80005c0:	6013      	str	r3, [r2, #0]
  //WE NEED INTERNAL RESISTORS - pull-up OR pull-down ????
  //set as pull-up
  GPIOA->PUPDR |= (1 << (12*2));
 80005c2:	4b63      	ldr	r3, [pc, #396]	; (8000750 <main+0x218>)
 80005c4:	68db      	ldr	r3, [r3, #12]
 80005c6:	4a62      	ldr	r2, [pc, #392]	; (8000750 <main+0x218>)
 80005c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80005cc:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR &= ~(1 << (12*2 + 1));
 80005ce:	4b60      	ldr	r3, [pc, #384]	; (8000750 <main+0x218>)
 80005d0:	68db      	ldr	r3, [r3, #12]
 80005d2:	4a5f      	ldr	r2, [pc, #380]	; (8000750 <main+0x218>)
 80005d4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80005d8:	60d3      	str	r3, [r2, #12]

  //EXTIs - ALL rising edge
  //EXTI0
  EXTI->RTSR |= 0x01; // Enables rising edge in EXTI0
 80005da:	4b5e      	ldr	r3, [pc, #376]	; (8000754 <main+0x21c>)
 80005dc:	689b      	ldr	r3, [r3, #8]
 80005de:	4a5d      	ldr	r2, [pc, #372]	; (8000754 <main+0x21c>)
 80005e0:	f043 0301 	orr.w	r3, r3, #1
 80005e4:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(0x01); // Disables falling edge in EXTI0
 80005e6:	4b5b      	ldr	r3, [pc, #364]	; (8000754 <main+0x21c>)
 80005e8:	68db      	ldr	r3, [r3, #12]
 80005ea:	4a5a      	ldr	r2, [pc, #360]	; (8000754 <main+0x21c>)
 80005ec:	f023 0301 	bic.w	r3, r3, #1
 80005f0:	60d3      	str	r3, [r2, #12]
  SYSCFG->EXTICR[0] = 0; // EXTI0 is linked to GPIOA (USER BUTTON = PA0) - all zeros mean GPIOA
 80005f2:	4b59      	ldr	r3, [pc, #356]	; (8000758 <main+0x220>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	609a      	str	r2, [r3, #8]
  EXTI->IMR |= 0x01; // Enables the Interrupt (i.e. the event)
 80005f8:	4b56      	ldr	r3, [pc, #344]	; (8000754 <main+0x21c>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a55      	ldr	r2, [pc, #340]	; (8000754 <main+0x21c>)
 80005fe:	f043 0301 	orr.w	r3, r3, #1
 8000602:	6013      	str	r3, [r2, #0]
  //EXTI1
  EXTI->RTSR |= 0x02; // Enables rising edge in EXTI1
 8000604:	4b53      	ldr	r3, [pc, #332]	; (8000754 <main+0x21c>)
 8000606:	689b      	ldr	r3, [r3, #8]
 8000608:	4a52      	ldr	r2, [pc, #328]	; (8000754 <main+0x21c>)
 800060a:	f043 0302 	orr.w	r3, r3, #2
 800060e:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(0x02); // Disables falling edge in EXTI1
 8000610:	4b50      	ldr	r3, [pc, #320]	; (8000754 <main+0x21c>)
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	4a4f      	ldr	r2, [pc, #316]	; (8000754 <main+0x21c>)
 8000616:	f023 0302 	bic.w	r3, r3, #2
 800061a:	60d3      	str	r3, [r2, #12]
  SYSCFG->EXTICR[0] = 0; // EXTI2 is linked to GPIOA (BUTTON 1 = PA11) - TODO: DOUBLE CHECK
 800061c:	4b4e      	ldr	r3, [pc, #312]	; (8000758 <main+0x220>)
 800061e:	2200      	movs	r2, #0
 8000620:	609a      	str	r2, [r3, #8]
  EXTI->IMR |= 0x02; // Enables the interrupt
 8000622:	4b4c      	ldr	r3, [pc, #304]	; (8000754 <main+0x21c>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a4b      	ldr	r2, [pc, #300]	; (8000754 <main+0x21c>)
 8000628:	f043 0302 	orr.w	r3, r3, #2
 800062c:	6013      	str	r3, [r2, #0]
  //EXTI2
  EXTI->RTSR |= 0x04; // Enables rising edge in EXTI2
 800062e:	4b49      	ldr	r3, [pc, #292]	; (8000754 <main+0x21c>)
 8000630:	689b      	ldr	r3, [r3, #8]
 8000632:	4a48      	ldr	r2, [pc, #288]	; (8000754 <main+0x21c>)
 8000634:	f043 0304 	orr.w	r3, r3, #4
 8000638:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(0x04); // Disables falling edge in EXTI2
 800063a:	4b46      	ldr	r3, [pc, #280]	; (8000754 <main+0x21c>)
 800063c:	68db      	ldr	r3, [r3, #12]
 800063e:	4a45      	ldr	r2, [pc, #276]	; (8000754 <main+0x21c>)
 8000640:	f023 0304 	bic.w	r3, r3, #4
 8000644:	60d3      	str	r3, [r2, #12]
  SYSCFG->EXTICR[0] = 0; // EXTI2 is linked to GPIOA (BUTTON 2 = PA12) - TODO: DOUBLE CHECK
 8000646:	4b44      	ldr	r3, [pc, #272]	; (8000758 <main+0x220>)
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
  EXTI->IMR |= 0x04; // Enables the interrupt
 800064c:	4b41      	ldr	r3, [pc, #260]	; (8000754 <main+0x21c>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a40      	ldr	r2, [pc, #256]	; (8000754 <main+0x21c>)
 8000652:	f043 0304 	orr.w	r3, r3, #4
 8000656:	6013      	str	r3, [r2, #0]

  //PB7 (GREEN LED) - digital output (01)
  GPIOB->MODER &= ~(1 << (7*2 + 1));
 8000658:	4b40      	ldr	r3, [pc, #256]	; (800075c <main+0x224>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a3f      	ldr	r2, [pc, #252]	; (800075c <main+0x224>)
 800065e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000662:	6013      	str	r3, [r2, #0]
  GPIOB->MODER |= (1 << (7*2));
 8000664:	4b3d      	ldr	r3, [pc, #244]	; (800075c <main+0x224>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a3c      	ldr	r2, [pc, #240]	; (800075c <main+0x224>)
 800066a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800066e:	6013      	str	r3, [r2, #0]

  //PB6 (BLUE LED) - digital output (01) - ERROR LED
  GPIOB->MODER &= ~(1 << (6*2 + 1));
 8000670:	4b3a      	ldr	r3, [pc, #232]	; (800075c <main+0x224>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a39      	ldr	r2, [pc, #228]	; (800075c <main+0x224>)
 8000676:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800067a:	6013      	str	r3, [r2, #0]
  GPIOB->MODER |= (1 << (6*2));
 800067c:	4b37      	ldr	r3, [pc, #220]	; (800075c <main+0x224>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a36      	ldr	r2, [pc, #216]	; (800075c <main+0x224>)
 8000682:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000686:	6013      	str	r3, [r2, #0]
  {
    //display GAME 1 (initially) --> DONE IN GLOBAL VAR DECLARATIOn
    //if USER BUTTON is pressed, change to GAME 2 (at ANY time - use interrupts)
    //else wait predetermined time and start (use espera() function)

    switch(game)
 8000688:	4b35      	ldr	r3, [pc, #212]	; (8000760 <main+0x228>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2b01      	cmp	r3, #1
 800068e:	d002      	beq.n	8000696 <main+0x15e>
 8000690:	2b02      	cmp	r3, #2
 8000692:	d03e      	beq.n	8000712 <main+0x1da>
 8000694:	e045      	b.n	8000722 <main+0x1ea>
    {
    case 1: // Game 1
      BSP_LCD_GLASS_Clear(); //FIXME: Not sure how important it is to clear before writing
 8000696:	f000 fe55 	bl	8001344 <BSP_LCD_GLASS_Clear>
      BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME1");
 800069a:	4832      	ldr	r0, [pc, #200]	; (8000764 <main+0x22c>)
 800069c:	f000 fe28 	bl	80012f0 <BSP_LCD_GLASS_DisplayString>
      espera(10000000); //shall be random in milestone 2
 80006a0:	4831      	ldr	r0, [pc, #196]	; (8000768 <main+0x230>)
 80006a2:	f7ff feef 	bl	8000484 <espera>
      //Light up GREEN LED
      GPIOB->BSRR = (1 << 7);
 80006a6:	4b2d      	ldr	r3, [pc, #180]	; (800075c <main+0x224>)
 80006a8:	2280      	movs	r2, #128	; 0x80
 80006aa:	619a      	str	r2, [r3, #24]
      //Interrupts will determine which winner it is
      switch(winner)
 80006ac:	4b2f      	ldr	r3, [pc, #188]	; (800076c <main+0x234>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d002      	beq.n	80006ba <main+0x182>
 80006b4:	2b02      	cmp	r3, #2
 80006b6:	d00a      	beq.n	80006ce <main+0x196>
 80006b8:	e013      	b.n	80006e2 <main+0x1aa>
      {
      case 1:
        GPIOB->BSRR = (1 << 7) << 16; //GREEN LED OFF
 80006ba:	4b28      	ldr	r3, [pc, #160]	; (800075c <main+0x224>)
 80006bc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80006c0:	619a      	str	r2, [r3, #24]
        BSP_LCD_GLASS_Clear(); //FIXME: see comment in Game 1
 80006c2:	f000 fe3f 	bl	8001344 <BSP_LCD_GLASS_Clear>
        BSP_LCD_GLASS_DisplayString((uint8_t*)" P1 W");
 80006c6:	482a      	ldr	r0, [pc, #168]	; (8000770 <main+0x238>)
 80006c8:	f000 fe12 	bl	80012f0 <BSP_LCD_GLASS_DisplayString>
        break;
 80006cc:	e01e      	b.n	800070c <main+0x1d4>
      case 2:
        GPIOB->BSRR = (1 << 7) << 16; //GREEN LED OFF
 80006ce:	4b23      	ldr	r3, [pc, #140]	; (800075c <main+0x224>)
 80006d0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80006d4:	619a      	str	r2, [r3, #24]
        BSP_LCD_GLASS_Clear(); //FIXME:
 80006d6:	f000 fe35 	bl	8001344 <BSP_LCD_GLASS_Clear>
        BSP_LCD_GLASS_DisplayString((uint8_t*)" P2 W");
 80006da:	4826      	ldr	r0, [pc, #152]	; (8000774 <main+0x23c>)
 80006dc:	f000 fe08 	bl	80012f0 <BSP_LCD_GLASS_DisplayString>
        break;
 80006e0:	e014      	b.n	800070c <main+0x1d4>
      default:
        GPIOB->BSRR = (1 << 7) << 16; //GREEN LED OFF
 80006e2:	4b1e      	ldr	r3, [pc, #120]	; (800075c <main+0x224>)
 80006e4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80006e8:	619a      	str	r2, [r3, #24]
        GPIOB->BSRR = (1 << 6); //Turn on the BLUE LED signalling an error
 80006ea:	4b1c      	ldr	r3, [pc, #112]	; (800075c <main+0x224>)
 80006ec:	2240      	movs	r2, #64	; 0x40
 80006ee:	619a      	str	r2, [r3, #24]
        BSP_LCD_GLASS_Clear(); //FIXME:
 80006f0:	f000 fe28 	bl	8001344 <BSP_LCD_GLASS_Clear>
        BSP_LCD_GLASS_DisplayString((uint8_t*)" ERROR");
 80006f4:	4820      	ldr	r0, [pc, #128]	; (8000778 <main+0x240>)
 80006f6:	f000 fdfb 	bl	80012f0 <BSP_LCD_GLASS_DisplayString>
        espera(3000000);
 80006fa:	4820      	ldr	r0, [pc, #128]	; (800077c <main+0x244>)
 80006fc:	f7ff fec2 	bl	8000484 <espera>
        BSP_LCD_GLASS_Clear(); //FIXME:
 8000700:	f000 fe20 	bl	8001344 <BSP_LCD_GLASS_Clear>
        BSP_LCD_GLASS_DisplayString((uint8_t*)" RESET");
 8000704:	481e      	ldr	r0, [pc, #120]	; (8000780 <main+0x248>)
 8000706:	f000 fdf3 	bl	80012f0 <BSP_LCD_GLASS_DisplayString>
        break;
 800070a:	bf00      	nop
      }

      BSP_LCD_GLASS_Clear();
 800070c:	f000 fe1a 	bl	8001344 <BSP_LCD_GLASS_Clear>
      break;
 8000710:	e01c      	b.n	800074c <main+0x214>

    case 2: // Game 2
      BSP_LCD_GLASS_Clear();
 8000712:	f000 fe17 	bl	8001344 <BSP_LCD_GLASS_Clear>
      BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME2");
 8000716:	481b      	ldr	r0, [pc, #108]	; (8000784 <main+0x24c>)
 8000718:	f000 fdea 	bl	80012f0 <BSP_LCD_GLASS_DisplayString>
      //TODO:
      //Game 2 will be done at a later milestone

      BSP_LCD_GLASS_Clear();
 800071c:	f000 fe12 	bl	8001344 <BSP_LCD_GLASS_Clear>
      break;
 8000720:	e014      	b.n	800074c <main+0x214>

    default:
      GPIOB->BSRR = (1 << 7) << 16; //GREEN LED OFF
 8000722:	4b0e      	ldr	r3, [pc, #56]	; (800075c <main+0x224>)
 8000724:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000728:	619a      	str	r2, [r3, #24]
      GPIOB->BSRR = (1 << 6); //Turn on the BLUE LED signalling an error
 800072a:	4b0c      	ldr	r3, [pc, #48]	; (800075c <main+0x224>)
 800072c:	2240      	movs	r2, #64	; 0x40
 800072e:	619a      	str	r2, [r3, #24]
      BSP_LCD_GLASS_Clear(); //FIXME:
 8000730:	f000 fe08 	bl	8001344 <BSP_LCD_GLASS_Clear>
      BSP_LCD_GLASS_DisplayString((uint8_t*)" ERROR");
 8000734:	4810      	ldr	r0, [pc, #64]	; (8000778 <main+0x240>)
 8000736:	f000 fddb 	bl	80012f0 <BSP_LCD_GLASS_DisplayString>
      espera(3000000);
 800073a:	4810      	ldr	r0, [pc, #64]	; (800077c <main+0x244>)
 800073c:	f7ff fea2 	bl	8000484 <espera>
      BSP_LCD_GLASS_Clear(); //FIXME:
 8000740:	f000 fe00 	bl	8001344 <BSP_LCD_GLASS_Clear>
      BSP_LCD_GLASS_DisplayString((uint8_t*)" RESET");
 8000744:	480e      	ldr	r0, [pc, #56]	; (8000780 <main+0x248>)
 8000746:	f000 fdd3 	bl	80012f0 <BSP_LCD_GLASS_DisplayString>
      break;
 800074a:	bf00      	nop
    switch(game)
 800074c:	e79c      	b.n	8000688 <main+0x150>
 800074e:	bf00      	nop
 8000750:	40020000 	.word	0x40020000
 8000754:	40010400 	.word	0x40010400
 8000758:	40010000 	.word	0x40010000
 800075c:	40020400 	.word	0x40020400
 8000760:	20000000 	.word	0x20000000
 8000764:	080036c0 	.word	0x080036c0
 8000768:	00989680 	.word	0x00989680
 800076c:	200000bc 	.word	0x200000bc
 8000770:	080036c8 	.word	0x080036c8
 8000774:	080036d0 	.word	0x080036d0
 8000778:	080036d8 	.word	0x080036d8
 800077c:	002dc6c0 	.word	0x002dc6c0
 8000780:	080036e0 	.word	0x080036e0
 8000784:	080036e8 	.word	0x080036e8

08000788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b096      	sub	sp, #88	; 0x58
 800078c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000792:	2234      	movs	r2, #52	; 0x34
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f002 ff7e 	bl	8003698 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800079c:	f107 0310 	add.w	r3, r7, #16
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	605a      	str	r2, [r3, #4]
 80007a6:	609a      	str	r2, [r3, #8]
 80007a8:	60da      	str	r2, [r3, #12]
 80007aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007b6:	4b27      	ldr	r3, [pc, #156]	; (8000854 <SystemClock_Config+0xcc>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80007be:	4a25      	ldr	r2, [pc, #148]	; (8000854 <SystemClock_Config+0xcc>)
 80007c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80007c4:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80007c6:	2306      	movs	r3, #6
 80007c8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007ca:	2301      	movs	r3, #1
 80007cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007ce:	2301      	movs	r3, #1
 80007d0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d2:	2310      	movs	r3, #16
 80007d4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007d6:	2302      	movs	r3, #2
 80007d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007da:	2300      	movs	r3, #0
 80007dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80007de:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80007e2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80007e4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80007e8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007ee:	4618      	mov	r0, r3
 80007f0:	f002 f860 	bl	80028b4 <HAL_RCC_OscConfig>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <SystemClock_Config+0x76>
  {
    Error_Handler();
 80007fa:	f000 f91b 	bl	8000a34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007fe:	230f      	movs	r3, #15
 8000800:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000802:	2303      	movs	r3, #3
 8000804:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000806:	2300      	movs	r3, #0
 8000808:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800080a:	2300      	movs	r3, #0
 800080c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800080e:	2300      	movs	r3, #0
 8000810:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000812:	f107 0310 	add.w	r3, r7, #16
 8000816:	2101      	movs	r1, #1
 8000818:	4618      	mov	r0, r3
 800081a:	f002 fb7b 	bl	8002f14 <HAL_RCC_ClockConfig>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000824:	f000 f906 	bl	8000a34 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LCD;
 8000828:	2303      	movs	r3, #3
 800082a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800082c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000830:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000832:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000836:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000838:	1d3b      	adds	r3, r7, #4
 800083a:	4618      	mov	r0, r3
 800083c:	f002 fdfe 	bl	800343c <HAL_RCCEx_PeriphCLKConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000846:	f000 f8f5 	bl	8000a34 <Error_Handler>
  }
}
 800084a:	bf00      	nop
 800084c:	3758      	adds	r7, #88	; 0x58
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40007000 	.word	0x40007000

08000858 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b084      	sub	sp, #16
 800085c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800085e:	1d3b      	adds	r3, r7, #4
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000868:	4b26      	ldr	r3, [pc, #152]	; (8000904 <MX_ADC_Init+0xac>)
 800086a:	4a27      	ldr	r2, [pc, #156]	; (8000908 <MX_ADC_Init+0xb0>)
 800086c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800086e:	4b25      	ldr	r3, [pc, #148]	; (8000904 <MX_ADC_Init+0xac>)
 8000870:	2200      	movs	r2, #0
 8000872:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000874:	4b23      	ldr	r3, [pc, #140]	; (8000904 <MX_ADC_Init+0xac>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800087a:	4b22      	ldr	r3, [pc, #136]	; (8000904 <MX_ADC_Init+0xac>)
 800087c:	2200      	movs	r2, #0
 800087e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000880:	4b20      	ldr	r3, [pc, #128]	; (8000904 <MX_ADC_Init+0xac>)
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000886:	4b1f      	ldr	r3, [pc, #124]	; (8000904 <MX_ADC_Init+0xac>)
 8000888:	2200      	movs	r2, #0
 800088a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 800088c:	4b1d      	ldr	r3, [pc, #116]	; (8000904 <MX_ADC_Init+0xac>)
 800088e:	2200      	movs	r2, #0
 8000890:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000892:	4b1c      	ldr	r3, [pc, #112]	; (8000904 <MX_ADC_Init+0xac>)
 8000894:	2200      	movs	r2, #0
 8000896:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000898:	4b1a      	ldr	r3, [pc, #104]	; (8000904 <MX_ADC_Init+0xac>)
 800089a:	2200      	movs	r2, #0
 800089c:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 800089e:	4b19      	ldr	r3, [pc, #100]	; (8000904 <MX_ADC_Init+0xac>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 80008a6:	4b17      	ldr	r3, [pc, #92]	; (8000904 <MX_ADC_Init+0xac>)
 80008a8:	2201      	movs	r2, #1
 80008aa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80008ac:	4b15      	ldr	r3, [pc, #84]	; (8000904 <MX_ADC_Init+0xac>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 80008b4:	4b13      	ldr	r3, [pc, #76]	; (8000904 <MX_ADC_Init+0xac>)
 80008b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80008ba:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80008bc:	4b11      	ldr	r3, [pc, #68]	; (8000904 <MX_ADC_Init+0xac>)
 80008be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80008c2:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 80008c4:	4b0f      	ldr	r3, [pc, #60]	; (8000904 <MX_ADC_Init+0xac>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80008cc:	480d      	ldr	r0, [pc, #52]	; (8000904 <MX_ADC_Init+0xac>)
 80008ce:	f001 f90b 	bl	8001ae8 <HAL_ADC_Init>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_ADC_Init+0x84>
  {
    Error_Handler();
 80008d8:	f000 f8ac 	bl	8000a34 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80008dc:	2304      	movs	r3, #4
 80008de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008e0:	2301      	movs	r3, #1
 80008e2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 80008e4:	2300      	movs	r3, #0
 80008e6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80008e8:	1d3b      	adds	r3, r7, #4
 80008ea:	4619      	mov	r1, r3
 80008ec:	4805      	ldr	r0, [pc, #20]	; (8000904 <MX_ADC_Init+0xac>)
 80008ee:	f001 fa41 	bl	8001d74 <HAL_ADC_ConfigChannel>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80008f8:	f000 f89c 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80008fc:	bf00      	nop
 80008fe:	3710      	adds	r7, #16
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	2000002c 	.word	0x2000002c
 8000908:	40012400 	.word	0x40012400

0800090c <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8000910:	4b16      	ldr	r3, [pc, #88]	; (800096c <MX_LCD_Init+0x60>)
 8000912:	4a17      	ldr	r2, [pc, #92]	; (8000970 <MX_LCD_Init+0x64>)
 8000914:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8000916:	4b15      	ldr	r3, [pc, #84]	; (800096c <MX_LCD_Init+0x60>)
 8000918:	2200      	movs	r2, #0
 800091a:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 800091c:	4b13      	ldr	r3, [pc, #76]	; (800096c <MX_LCD_Init+0x60>)
 800091e:	2200      	movs	r2, #0
 8000920:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8000922:	4b12      	ldr	r3, [pc, #72]	; (800096c <MX_LCD_Init+0x60>)
 8000924:	220c      	movs	r2, #12
 8000926:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8000928:	4b10      	ldr	r3, [pc, #64]	; (800096c <MX_LCD_Init+0x60>)
 800092a:	2200      	movs	r2, #0
 800092c:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800092e:	4b0f      	ldr	r3, [pc, #60]	; (800096c <MX_LCD_Init+0x60>)
 8000930:	2200      	movs	r2, #0
 8000932:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8000934:	4b0d      	ldr	r3, [pc, #52]	; (800096c <MX_LCD_Init+0x60>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800093a:	4b0c      	ldr	r3, [pc, #48]	; (800096c <MX_LCD_Init+0x60>)
 800093c:	2200      	movs	r2, #0
 800093e:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8000940:	4b0a      	ldr	r3, [pc, #40]	; (800096c <MX_LCD_Init+0x60>)
 8000942:	2200      	movs	r2, #0
 8000944:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8000946:	4b09      	ldr	r3, [pc, #36]	; (800096c <MX_LCD_Init+0x60>)
 8000948:	2200      	movs	r2, #0
 800094a:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 800094c:	4b07      	ldr	r3, [pc, #28]	; (800096c <MX_LCD_Init+0x60>)
 800094e:	2200      	movs	r2, #0
 8000950:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8000952:	4b06      	ldr	r3, [pc, #24]	; (800096c <MX_LCD_Init+0x60>)
 8000954:	2200      	movs	r2, #0
 8000956:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8000958:	4804      	ldr	r0, [pc, #16]	; (800096c <MX_LCD_Init+0x60>)
 800095a:	f001 fdd7 	bl	800250c <HAL_LCD_Init>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <MX_LCD_Init+0x5c>
  {
    Error_Handler();
 8000964:	f000 f866 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8000968:	bf00      	nop
 800096a:	bd80      	pop	{r7, pc}
 800096c:	20000080 	.word	0x20000080
 8000970:	40002400 	.word	0x40002400

08000974 <MX_TS_Init>:
  * @brief TS Initialization Function
  * @param None
  * @retval None
  */
static void MX_TS_Init(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE END TS_Init 1 */
  /* USER CODE BEGIN TS_Init 2 */

  /* USER CODE END TS_Init 2 */

}
 8000978:	bf00      	nop
 800097a:	46bd      	mov	sp, r7
 800097c:	bc80      	pop	{r7}
 800097e:	4770      	bx	lr

08000980 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b088      	sub	sp, #32
 8000984:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000986:	f107 030c 	add.w	r3, r7, #12
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]
 8000992:	60da      	str	r2, [r3, #12]
 8000994:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000996:	4b24      	ldr	r3, [pc, #144]	; (8000a28 <MX_GPIO_Init+0xa8>)
 8000998:	69db      	ldr	r3, [r3, #28]
 800099a:	4a23      	ldr	r2, [pc, #140]	; (8000a28 <MX_GPIO_Init+0xa8>)
 800099c:	f043 0304 	orr.w	r3, r3, #4
 80009a0:	61d3      	str	r3, [r2, #28]
 80009a2:	4b21      	ldr	r3, [pc, #132]	; (8000a28 <MX_GPIO_Init+0xa8>)
 80009a4:	69db      	ldr	r3, [r3, #28]
 80009a6:	f003 0304 	and.w	r3, r3, #4
 80009aa:	60bb      	str	r3, [r7, #8]
 80009ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ae:	4b1e      	ldr	r3, [pc, #120]	; (8000a28 <MX_GPIO_Init+0xa8>)
 80009b0:	69db      	ldr	r3, [r3, #28]
 80009b2:	4a1d      	ldr	r2, [pc, #116]	; (8000a28 <MX_GPIO_Init+0xa8>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	61d3      	str	r3, [r2, #28]
 80009ba:	4b1b      	ldr	r3, [pc, #108]	; (8000a28 <MX_GPIO_Init+0xa8>)
 80009bc:	69db      	ldr	r3, [r3, #28]
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c6:	4b18      	ldr	r3, [pc, #96]	; (8000a28 <MX_GPIO_Init+0xa8>)
 80009c8:	69db      	ldr	r3, [r3, #28]
 80009ca:	4a17      	ldr	r2, [pc, #92]	; (8000a28 <MX_GPIO_Init+0xa8>)
 80009cc:	f043 0302 	orr.w	r3, r3, #2
 80009d0:	61d3      	str	r3, [r2, #28]
 80009d2:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <MX_GPIO_Init+0xa8>)
 80009d4:	69db      	ldr	r3, [r3, #28]
 80009d6:	f003 0302 	and.w	r3, r3, #2
 80009da:	603b      	str	r3, [r7, #0]
 80009dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80009de:	2200      	movs	r2, #0
 80009e0:	21c0      	movs	r1, #192	; 0xc0
 80009e2:	4812      	ldr	r0, [pc, #72]	; (8000a2c <MX_GPIO_Init+0xac>)
 80009e4:	f001 fd7a 	bl	80024dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009e8:	2301      	movs	r3, #1
 80009ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009ec:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009f6:	f107 030c 	add.w	r3, r7, #12
 80009fa:	4619      	mov	r1, r3
 80009fc:	480c      	ldr	r0, [pc, #48]	; (8000a30 <MX_GPIO_Init+0xb0>)
 80009fe:	f001 fbed 	bl	80021dc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000a02:	23c0      	movs	r3, #192	; 0xc0
 8000a04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a06:	2301      	movs	r3, #1
 8000a08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a12:	f107 030c 	add.w	r3, r7, #12
 8000a16:	4619      	mov	r1, r3
 8000a18:	4804      	ldr	r0, [pc, #16]	; (8000a2c <MX_GPIO_Init+0xac>)
 8000a1a:	f001 fbdf 	bl	80021dc <HAL_GPIO_Init>

}
 8000a1e:	bf00      	nop
 8000a20:	3720      	adds	r7, #32
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40020400 	.word	0x40020400
 8000a30:	40020000 	.word	0x40020000

08000a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a38:	b672      	cpsid	i
}
 8000a3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a3c:	e7fe      	b.n	8000a3c <Error_Handler+0x8>
	...

08000a40 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Configures the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8000a44:	4b18      	ldr	r3, [pc, #96]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a46:	4a19      	ldr	r2, [pc, #100]	; (8000aac <BSP_LCD_GLASS_Init+0x6c>)
 8000a48:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8000a4a:	4b17      	ldr	r3, [pc, #92]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8000a50:	4b15      	ldr	r3, [pc, #84]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a52:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000a56:	609a      	str	r2, [r3, #8]
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8000a58:	4b13      	ldr	r3, [pc, #76]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a5a:	220c      	movs	r2, #12
 8000a5c:	60da      	str	r2, [r3, #12]
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8000a5e:	4b12      	ldr	r3, [pc, #72]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a60:	2240      	movs	r2, #64	; 0x40
 8000a62:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8000a64:	4b10      	ldr	r3, [pc, #64]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8000a6a:	4b0f      	ldr	r3, [pc, #60]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a6c:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8000a70:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8000a72:	4b0d      	ldr	r3, [pc, #52]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000a78:	4b0b      	ldr	r3, [pc, #44]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a7a:	2240      	movs	r2, #64	; 0x40
 8000a7c:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000a84:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a8a:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_ENABLE;
 8000a8c:	4b06      	ldr	r3, [pc, #24]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a8e:	2280      	movs	r2, #128	; 0x80
 8000a90:	631a      	str	r2, [r3, #48]	; 0x30
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000a92:	4805      	ldr	r0, [pc, #20]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a94:	f000 fc60 	bl	8001358 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000a98:	4803      	ldr	r0, [pc, #12]	; (8000aa8 <BSP_LCD_GLASS_Init+0x68>)
 8000a9a:	f001 fd37 	bl	800250c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8000a9e:	f000 fc51 	bl	8001344 <BSP_LCD_GLASS_Clear>
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	200000c0 	.word	0x200000c0
 8000aac:	40002400 	.word	0x40002400

08000ab0 <BSP_LCD_GLASS_BarLevelConfig>:
  *     @arg BATTERYLEVEL_3_4: LCD GLASS Batery 3/4 Full
  *     @arg BATTERYLEVEL_FULL: LCD GLASS Batery Full
  * @retval None
  */
void BSP_LCD_GLASS_BarLevelConfig(uint8_t BarLevel)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	71fb      	strb	r3, [r7, #7]
  switch (BarLevel)
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	2b04      	cmp	r3, #4
 8000abe:	d86e      	bhi.n	8000b9e <BSP_LCD_GLASS_BarLevelConfig+0xee>
 8000ac0:	a201      	add	r2, pc, #4	; (adr r2, 8000ac8 <BSP_LCD_GLASS_BarLevelConfig+0x18>)
 8000ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac6:	bf00      	nop
 8000ac8:	08000add 	.word	0x08000add
 8000acc:	08000b01 	.word	0x08000b01
 8000ad0:	08000b27 	.word	0x08000b27
 8000ad4:	08000b4f 	.word	0x08000b4f
 8000ad8:	08000b77 	.word	0x08000b77
  {
  /* BATTERYLEVEL_OFF */
  case BATTERYLEVEL_OFF:
    /* Set BAR0 & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), 0);
 8000adc:	2300      	movs	r3, #0
 8000ade:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000ae2:	2106      	movs	r1, #6
 8000ae4:	4832      	ldr	r0, [pc, #200]	; (8000bb0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000ae6:	f001 fdcd 	bl	8002684 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000aea:	2300      	movs	r3, #0
 8000aec:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000af0:	2104      	movs	r1, #4
 8000af2:	482f      	ldr	r0, [pc, #188]	; (8000bb0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000af4:	f001 fdc6 	bl	8002684 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_OFF;
 8000af8:	4b2e      	ldr	r3, [pc, #184]	; (8000bb4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	701a      	strb	r2, [r3, #0]
    break;
 8000afe:	e04f      	b.n	8000ba0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/4 */
  case BATTERYLEVEL_1_4:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8000b00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b04:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b08:	2106      	movs	r1, #6
 8000b0a:	4829      	ldr	r0, [pc, #164]	; (8000bb0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b0c:	f001 fdba 	bl	8002684 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000b10:	2300      	movs	r3, #0
 8000b12:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b16:	2104      	movs	r1, #4
 8000b18:	4825      	ldr	r0, [pc, #148]	; (8000bb0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b1a:	f001 fdb3 	bl	8002684 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_4;
 8000b1e:	4b25      	ldr	r3, [pc, #148]	; (8000bb4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	701a      	strb	r2, [r3, #0]
    break;
 8000b24:	e03c      	b.n	8000ba0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/2 */
  case BATTERYLEVEL_1_2:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8000b26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b2a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b2e:	2106      	movs	r1, #6
 8000b30:	481f      	ldr	r0, [pc, #124]	; (8000bb0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b32:	f001 fda7 	bl	8002684 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000b36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b3a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b3e:	2104      	movs	r1, #4
 8000b40:	481b      	ldr	r0, [pc, #108]	; (8000bb0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b42:	f001 fd9f 	bl	8002684 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_2;
 8000b46:	4b1b      	ldr	r3, [pc, #108]	; (8000bb4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000b48:	2202      	movs	r2, #2
 8000b4a:	701a      	strb	r2, [r3, #0]
    break;
 8000b4c:	e028      	b.n	8000ba0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* Battery Level 3/4 */
  case BATTERYLEVEL_3_4:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8000b4e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000b52:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b56:	2106      	movs	r1, #6
 8000b58:	4815      	ldr	r0, [pc, #84]	; (8000bb0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b5a:	f001 fd93 	bl	8002684 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000b5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b62:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b66:	2104      	movs	r1, #4
 8000b68:	4811      	ldr	r0, [pc, #68]	; (8000bb0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b6a:	f001 fd8b 	bl	8002684 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_3_4;
 8000b6e:	4b11      	ldr	r3, [pc, #68]	; (8000bb4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000b70:	2203      	movs	r2, #3
 8000b72:	701a      	strb	r2, [r3, #0]
    break;
 8000b74:	e014      	b.n	8000ba0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BATTERYLEVEL_FULL */
  case BATTERYLEVEL_FULL:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8000b76:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000b7a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b7e:	2106      	movs	r1, #6
 8000b80:	480b      	ldr	r0, [pc, #44]	; (8000bb0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b82:	f001 fd7f 	bl	8002684 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), (LCD_BAR1_SEG | LCD_BAR3_SEG));
 8000b86:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000b8a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000b8e:	2104      	movs	r1, #4
 8000b90:	4807      	ldr	r0, [pc, #28]	; (8000bb0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000b92:	f001 fd77 	bl	8002684 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_FULL;
 8000b96:	4b07      	ldr	r3, [pc, #28]	; (8000bb4 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000b98:	2204      	movs	r2, #4
 8000b9a:	701a      	strb	r2, [r3, #0]
    break;
 8000b9c:	e000      	b.n	8000ba0 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  default:
    break;
 8000b9e:	bf00      	nop
  }
  
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000ba0:	4803      	ldr	r0, [pc, #12]	; (8000bb0 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000ba2:	f001 fe28 	bl	80027f6 <HAL_LCD_UpdateDisplayRequest>
}
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	200000c0 	.word	0x200000c0
 8000bb4:	20000001 	.word	0x20000001

08000bb8 <BSP_LCD_GLASS_WriteChar>:
  * @retval None
  * @note  Required preconditions: The LCD should be cleared before to start the
  *         write operation.  
  */
void BSP_LCD_GLASS_WriteChar(uint8_t* ch, uint8_t Point, uint8_t Column, uint8_t Position)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	4608      	mov	r0, r1
 8000bc2:	4611      	mov	r1, r2
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	70fb      	strb	r3, [r7, #3]
 8000bca:	460b      	mov	r3, r1
 8000bcc:	70bb      	strb	r3, [r7, #2]
 8000bce:	4613      	mov	r3, r2
 8000bd0:	707b      	strb	r3, [r7, #1]
  BSP_LCD_GLASS_DisplayChar(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column, (DigitPosition_Typedef)Position);
 8000bd2:	787b      	ldrb	r3, [r7, #1]
 8000bd4:	78ba      	ldrb	r2, [r7, #2]
 8000bd6:	78f9      	ldrb	r1, [r7, #3]
 8000bd8:	6878      	ldr	r0, [r7, #4]
 8000bda:	f000 f80b 	bl	8000bf4 <BSP_LCD_GLASS_DisplayChar>

  /* Refresh LCD  bar */
  BSP_LCD_GLASS_BarLevelConfig(LCDBar);
 8000bde:	4b04      	ldr	r3, [pc, #16]	; (8000bf0 <BSP_LCD_GLASS_WriteChar+0x38>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff ff64 	bl	8000ab0 <BSP_LCD_GLASS_BarLevelConfig>
}
 8000be8:	bf00      	nop
 8000bea:	3708      	adds	r7, #8
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20000001 	.word	0x20000001

08000bf4 <BSP_LCD_GLASS_DisplayChar>:
  * @param  Position: Position in the LCD of the caracter to write.
  *                   This parameter can be any value in DigitPosition_Typedef.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Column, DigitPosition_Typedef Position)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	4608      	mov	r0, r1
 8000bfe:	4611      	mov	r1, r2
 8000c00:	461a      	mov	r2, r3
 8000c02:	4603      	mov	r3, r0
 8000c04:	70fb      	strb	r3, [r7, #3]
 8000c06:	460b      	mov	r3, r1
 8000c08:	70bb      	strb	r3, [r7, #2]
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column);
 8000c12:	78ba      	ldrb	r2, [r7, #2]
 8000c14:	78fb      	ldrb	r3, [r7, #3]
 8000c16:	4619      	mov	r1, r3
 8000c18:	6878      	ldr	r0, [r7, #4]
 8000c1a:	f000 fc3d 	bl	8001498 <Convert>

  switch (Position)
 8000c1e:	787b      	ldrb	r3, [r7, #1]
 8000c20:	3b01      	subs	r3, #1
 8000c22:	2b05      	cmp	r3, #5
 8000c24:	f200 8357 	bhi.w	80012d6 <BSP_LCD_GLASS_DisplayChar+0x6e2>
 8000c28:	a201      	add	r2, pc, #4	; (adr r2, 8000c30 <BSP_LCD_GLASS_DisplayChar+0x3c>)
 8000c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c2e:	bf00      	nop
 8000c30:	08000c49 	.word	0x08000c49
 8000c34:	08000d13 	.word	0x08000d13
 8000c38:	08000e15 	.word	0x08000e15
 8000c3c:	08000f39 	.word	0x08000f39
 8000c40:	08001073 	.word	0x08001073
 8000c44:	080011cd 	.word	0x080011cd
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000c48:	4bb7      	ldr	r3, [pc, #732]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000c50:	4bb5      	ldr	r3, [pc, #724]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	089b      	lsrs	r3, r3, #2
 8000c56:	071b      	lsls	r3, r3, #28
 8000c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c5c:	431a      	orrs	r2, r3
 8000c5e:	4bb2      	ldr	r3, [pc, #712]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	08db      	lsrs	r3, r3, #3
 8000c64:	075b      	lsls	r3, r3, #29
 8000c66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	4aae      	ldr	r2, [pc, #696]	; (8000f2c <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000c72:	2100      	movs	r1, #0
 8000c74:	48ae      	ldr	r0, [pc, #696]	; (8000f30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000c76:	f001 fd05 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000c7a:	4bab      	ldr	r3, [pc, #684]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000c82:	4ba9      	ldr	r3, [pc, #676]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	089b      	lsrs	r3, r3, #2
 8000c88:	071b      	lsls	r3, r3, #28
 8000c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c8e:	431a      	orrs	r2, r3
 8000c90:	4ba5      	ldr	r3, [pc, #660]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	08db      	lsrs	r3, r3, #3
 8000c96:	075b      	lsls	r3, r3, #29
 8000c98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	4aa2      	ldr	r2, [pc, #648]	; (8000f2c <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000ca4:	2102      	movs	r1, #2
 8000ca6:	48a2      	ldr	r0, [pc, #648]	; (8000f30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000ca8:	f001 fcec 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000cac:	4b9e      	ldr	r3, [pc, #632]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000cb4:	4b9c      	ldr	r3, [pc, #624]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	089b      	lsrs	r3, r3, #2
 8000cba:	071b      	lsls	r3, r3, #28
 8000cbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cc0:	431a      	orrs	r2, r3
 8000cc2:	4b99      	ldr	r3, [pc, #612]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	08db      	lsrs	r3, r3, #3
 8000cc8:	075b      	lsls	r3, r3, #29
 8000cca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	4a95      	ldr	r2, [pc, #596]	; (8000f2c <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000cd6:	2104      	movs	r1, #4
 8000cd8:	4895      	ldr	r0, [pc, #596]	; (8000f30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000cda:	f001 fcd3 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000cde:	4b92      	ldr	r3, [pc, #584]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ce0:	68db      	ldr	r3, [r3, #12]
 8000ce2:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000ce6:	4b90      	ldr	r3, [pc, #576]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ce8:	68db      	ldr	r3, [r3, #12]
 8000cea:	089b      	lsrs	r3, r3, #2
 8000cec:	071b      	lsls	r3, r3, #28
 8000cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	4b8c      	ldr	r3, [pc, #560]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	08db      	lsrs	r3, r3, #3
 8000cfa:	075b      	lsls	r3, r3, #29
 8000cfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000d00:	4313      	orrs	r3, r2
 8000d02:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	4a89      	ldr	r2, [pc, #548]	; (8000f2c <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000d08:	2106      	movs	r1, #6
 8000d0a:	4889      	ldr	r0, [pc, #548]	; (8000f30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d0c:	f001 fcba 	bl	8002684 <HAL_LCD_Write>
      break;
 8000d10:	e2e2      	b.n	80012d8 <BSP_LCD_GLASS_DisplayChar+0x6e4>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000d12:	4b85      	ldr	r3, [pc, #532]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	f003 0204 	and.w	r2, r3, #4
 8000d1c:	4b82      	ldr	r3, [pc, #520]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	085b      	lsrs	r3, r3, #1
 8000d22:	01db      	lsls	r3, r3, #7
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000d28:	4b7f      	ldr	r3, [pc, #508]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	089b      	lsrs	r3, r3, #2
 8000d2e:	069b      	lsls	r3, r3, #26
 8000d30:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000d34:	431a      	orrs	r2, r3
 8000d36:	4b7c      	ldr	r3, [pc, #496]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	08db      	lsrs	r3, r3, #3
 8000d3c:	06db      	lsls	r3, r3, #27
 8000d3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000d42:	4313      	orrs	r3, r2
 8000d44:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 2G 2B 2M 2E */
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	4a7a      	ldr	r2, [pc, #488]	; (8000f34 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4878      	ldr	r0, [pc, #480]	; (8000f30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d4e:	f001 fc99 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000d52:	4b75      	ldr	r3, [pc, #468]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	f003 0204 	and.w	r2, r3, #4
 8000d5c:	4b72      	ldr	r3, [pc, #456]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	085b      	lsrs	r3, r3, #1
 8000d62:	01db      	lsls	r3, r3, #7
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000d68:	4b6f      	ldr	r3, [pc, #444]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	089b      	lsrs	r3, r3, #2
 8000d6e:	069b      	lsls	r3, r3, #26
 8000d70:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000d74:	431a      	orrs	r2, r3
 8000d76:	4b6c      	ldr	r3, [pc, #432]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	08db      	lsrs	r3, r3, #3
 8000d7c:	06db      	lsls	r3, r3, #27
 8000d7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000d82:	4313      	orrs	r3, r2
 8000d84:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 2F 2A 2C 2D  */
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	4a6a      	ldr	r2, [pc, #424]	; (8000f34 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000d8a:	2102      	movs	r1, #2
 8000d8c:	4868      	ldr	r0, [pc, #416]	; (8000f30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000d8e:	f001 fc79 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000d92:	4b65      	ldr	r3, [pc, #404]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d94:	689b      	ldr	r3, [r3, #8]
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	f003 0204 	and.w	r2, r3, #4
 8000d9c:	4b62      	ldr	r3, [pc, #392]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000d9e:	689b      	ldr	r3, [r3, #8]
 8000da0:	085b      	lsrs	r3, r3, #1
 8000da2:	01db      	lsls	r3, r3, #7
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000da8:	4b5f      	ldr	r3, [pc, #380]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	089b      	lsrs	r3, r3, #2
 8000dae:	069b      	lsls	r3, r3, #26
 8000db0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000db4:	431a      	orrs	r2, r3
 8000db6:	4b5c      	ldr	r3, [pc, #368]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000db8:	689b      	ldr	r3, [r3, #8]
 8000dba:	08db      	lsrs	r3, r3, #3
 8000dbc:	06db      	lsls	r3, r3, #27
 8000dbe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 2Q 2K 2Col 2P  */
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	4a5a      	ldr	r2, [pc, #360]	; (8000f34 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000dca:	2104      	movs	r1, #4
 8000dcc:	4858      	ldr	r0, [pc, #352]	; (8000f30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000dce:	f001 fc59 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000dd2:	4b55      	ldr	r3, [pc, #340]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dd4:	68db      	ldr	r3, [r3, #12]
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	f003 0204 	and.w	r2, r3, #4
 8000ddc:	4b52      	ldr	r3, [pc, #328]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	085b      	lsrs	r3, r3, #1
 8000de2:	01db      	lsls	r3, r3, #7
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000de8:	4b4f      	ldr	r3, [pc, #316]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	089b      	lsrs	r3, r3, #2
 8000dee:	069b      	lsls	r3, r3, #26
 8000df0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000df4:	431a      	orrs	r2, r3
 8000df6:	4b4c      	ldr	r3, [pc, #304]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000df8:	68db      	ldr	r3, [r3, #12]
 8000dfa:	08db      	lsrs	r3, r3, #3
 8000dfc:	06db      	lsls	r3, r3, #27
 8000dfe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000e02:	4313      	orrs	r3, r2
 8000e04:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 2H 2J 2DP 2N  */
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	4a4a      	ldr	r2, [pc, #296]	; (8000f34 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000e0a:	2106      	movs	r1, #6
 8000e0c:	4848      	ldr	r0, [pc, #288]	; (8000f30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e0e:	f001 fc39 	bl	8002684 <HAL_LCD_Write>
      break;
 8000e12:	e261      	b.n	80012d8 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000e14:	4b44      	ldr	r3, [pc, #272]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	021b      	lsls	r3, r3, #8
 8000e1a:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000e1e:	4b42      	ldr	r3, [pc, #264]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	085b      	lsrs	r3, r3, #1
 8000e24:	025b      	lsls	r3, r3, #9
 8000e26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e2a:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000e2c:	4b3e      	ldr	r3, [pc, #248]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	089b      	lsrs	r3, r3, #2
 8000e32:	061b      	lsls	r3, r3, #24
 8000e34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000e38:	431a      	orrs	r2, r3
 8000e3a:	4b3b      	ldr	r3, [pc, #236]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	08db      	lsrs	r3, r3, #3
 8000e40:	065b      	lsls	r3, r3, #25
 8000e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000e46:	4313      	orrs	r3, r2
 8000e48:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 3G 3B 3M 3E */
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000e50:	2100      	movs	r1, #0
 8000e52:	4837      	ldr	r0, [pc, #220]	; (8000f30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e54:	f001 fc16 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000e58:	4b33      	ldr	r3, [pc, #204]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	021b      	lsls	r3, r3, #8
 8000e5e:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000e62:	4b31      	ldr	r3, [pc, #196]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	085b      	lsrs	r3, r3, #1
 8000e68:	025b      	lsls	r3, r3, #9
 8000e6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e6e:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000e70:	4b2d      	ldr	r3, [pc, #180]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	089b      	lsrs	r3, r3, #2
 8000e76:	061b      	lsls	r3, r3, #24
 8000e78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000e7c:	431a      	orrs	r2, r3
 8000e7e:	4b2a      	ldr	r3, [pc, #168]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	08db      	lsrs	r3, r3, #3
 8000e84:	065b      	lsls	r3, r3, #25
 8000e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 3F 3A 3C 3D  */
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000e94:	2102      	movs	r1, #2
 8000e96:	4826      	ldr	r0, [pc, #152]	; (8000f30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e98:	f001 fbf4 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000e9c:	4b22      	ldr	r3, [pc, #136]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e9e:	689b      	ldr	r3, [r3, #8]
 8000ea0:	021b      	lsls	r3, r3, #8
 8000ea2:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000ea6:	4b20      	ldr	r3, [pc, #128]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	085b      	lsrs	r3, r3, #1
 8000eac:	025b      	lsls	r3, r3, #9
 8000eae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000eb2:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000eb4:	4b1c      	ldr	r3, [pc, #112]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	089b      	lsrs	r3, r3, #2
 8000eba:	061b      	lsls	r3, r3, #24
 8000ebc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ec0:	431a      	orrs	r2, r3
 8000ec2:	4b19      	ldr	r3, [pc, #100]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	08db      	lsrs	r3, r3, #3
 8000ec8:	065b      	lsls	r3, r3, #25
 8000eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 3Q 3K 3Col 3P  */
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000ed8:	2104      	movs	r1, #4
 8000eda:	4815      	ldr	r0, [pc, #84]	; (8000f30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000edc:	f001 fbd2 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000ee0:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	021b      	lsls	r3, r3, #8
 8000ee6:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000eea:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000eec:	68db      	ldr	r3, [r3, #12]
 8000eee:	085b      	lsrs	r3, r3, #1
 8000ef0:	025b      	lsls	r3, r3, #9
 8000ef2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ef6:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000ef8:	4b0b      	ldr	r3, [pc, #44]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	089b      	lsrs	r3, r3, #2
 8000efe:	061b      	lsls	r3, r3, #24
 8000f00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000f04:	431a      	orrs	r2, r3
 8000f06:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f08:	68db      	ldr	r3, [r3, #12]
 8000f0a:	08db      	lsrs	r3, r3, #3
 8000f0c:	065b      	lsls	r3, r3, #25
 8000f0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000f12:	4313      	orrs	r3, r2
 8000f14:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 3H 3J 3DP 3N  */
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8000f1c:	2106      	movs	r1, #6
 8000f1e:	4804      	ldr	r0, [pc, #16]	; (8000f30 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000f20:	f001 fbb0 	bl	8002684 <HAL_LCD_Write>
      break;
 8000f24:	e1d8      	b.n	80012d8 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 8000f26:	bf00      	nop
 8000f28:	200000fc 	.word	0x200000fc
 8000f2c:	cffffffc 	.word	0xcffffffc
 8000f30:	200000c0 	.word	0x200000c0
 8000f34:	f3ffff7b 	.word	0xf3ffff7b
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8000f38:	4ba0      	ldr	r3, [pc, #640]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	029b      	lsls	r3, r3, #10
 8000f3e:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8000f42:	4b9e      	ldr	r3, [pc, #632]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	08db      	lsrs	r3, r3, #3
 8000f48:	055b      	lsls	r3, r3, #21
 8000f4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 4G 4B 4M 4E */
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	4a9a      	ldr	r2, [pc, #616]	; (80011c0 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8000f56:	2100      	movs	r1, #0
 8000f58:	489a      	ldr	r0, [pc, #616]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8000f5a:	f001 fb93 	bl	8002684 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8000f5e:	4b97      	ldr	r3, [pc, #604]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	085b      	lsrs	r3, r3, #1
 8000f64:	02db      	lsls	r3, r3, #11
 8000f66:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8000f6a:	4b94      	ldr	r3, [pc, #592]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	089b      	lsrs	r3, r3, #2
 8000f70:	051b      	lsls	r3, r3, #20
 8000f72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f76:	4313      	orrs	r3, r2
 8000f78:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 4G 4B 4M 4E */
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	4a92      	ldr	r2, [pc, #584]	; (80011c8 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4890      	ldr	r0, [pc, #576]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8000f82:	f001 fb7f 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8000f86:	4b8d      	ldr	r3, [pc, #564]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	029b      	lsls	r3, r3, #10
 8000f8c:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8000f90:	4b8a      	ldr	r3, [pc, #552]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	08db      	lsrs	r3, r3, #3
 8000f96:	055b      	lsls	r3, r3, #21
 8000f98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	4a87      	ldr	r2, [pc, #540]	; (80011c0 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8000fa4:	2102      	movs	r1, #2
 8000fa6:	4887      	ldr	r0, [pc, #540]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8000fa8:	f001 fb6c 	bl	8002684 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8000fac:	4b83      	ldr	r3, [pc, #524]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	085b      	lsrs	r3, r3, #1
 8000fb2:	02db      	lsls	r3, r3, #11
 8000fb4:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8000fb8:	4b80      	ldr	r3, [pc, #512]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	089b      	lsrs	r3, r3, #2
 8000fbe:	051b      	lsls	r3, r3, #20
 8000fc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	4a7f      	ldr	r2, [pc, #508]	; (80011c8 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8000fcc:	2102      	movs	r1, #2
 8000fce:	487d      	ldr	r0, [pc, #500]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8000fd0:	f001 fb58 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8000fd4:	4b79      	ldr	r3, [pc, #484]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	029b      	lsls	r3, r3, #10
 8000fda:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8000fde:	4b77      	ldr	r3, [pc, #476]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	08db      	lsrs	r3, r3, #3
 8000fe4:	055b      	lsls	r3, r3, #21
 8000fe6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fea:	4313      	orrs	r3, r2
 8000fec:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	4a73      	ldr	r2, [pc, #460]	; (80011c0 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8000ff2:	2104      	movs	r1, #4
 8000ff4:	4873      	ldr	r0, [pc, #460]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8000ff6:	f001 fb45 	bl	8002684 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8000ffa:	4b70      	ldr	r3, [pc, #448]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	085b      	lsrs	r3, r3, #1
 8001000:	02db      	lsls	r3, r3, #11
 8001002:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001006:	4b6d      	ldr	r3, [pc, #436]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	089b      	lsrs	r3, r3, #2
 800100c:	051b      	lsls	r3, r3, #20
 800100e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001012:	4313      	orrs	r3, r2
 8001014:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	4a6b      	ldr	r2, [pc, #428]	; (80011c8 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 800101a:	2104      	movs	r1, #4
 800101c:	4869      	ldr	r0, [pc, #420]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800101e:	f001 fb31 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001022:	4b66      	ldr	r3, [pc, #408]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001024:	68db      	ldr	r3, [r3, #12]
 8001026:	029b      	lsls	r3, r3, #10
 8001028:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 800102c:	4b63      	ldr	r3, [pc, #396]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	08db      	lsrs	r3, r3, #3
 8001032:	055b      	lsls	r3, r3, #21
 8001034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001038:	4313      	orrs	r3, r2
 800103a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4a60      	ldr	r2, [pc, #384]	; (80011c0 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001040:	2106      	movs	r1, #6
 8001042:	4860      	ldr	r0, [pc, #384]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001044:	f001 fb1e 	bl	8002684 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001048:	4b5c      	ldr	r3, [pc, #368]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	085b      	lsrs	r3, r3, #1
 800104e:	02db      	lsls	r3, r3, #11
 8001050:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001054:	4b59      	ldr	r3, [pc, #356]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	089b      	lsrs	r3, r3, #2
 800105a:	051b      	lsls	r3, r3, #20
 800105c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001060:	4313      	orrs	r3, r2
 8001062:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	4a58      	ldr	r2, [pc, #352]	; (80011c8 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001068:	2106      	movs	r1, #6
 800106a:	4856      	ldr	r0, [pc, #344]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800106c:	f001 fb0a 	bl	8002684 <HAL_LCD_Write>
      break;
 8001070:	e132      	b.n	80012d8 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001072:	4b52      	ldr	r3, [pc, #328]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	085b      	lsrs	r3, r3, #1
 8001078:	035b      	lsls	r3, r3, #13
 800107a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800107e:	4b4f      	ldr	r3, [pc, #316]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	089b      	lsrs	r3, r3, #2
 8001084:	049b      	lsls	r3, r3, #18
 8001086:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800108a:	4313      	orrs	r3, r2
 800108c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 5G 5B 5M 5E */
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001094:	2100      	movs	r1, #0
 8001096:	484b      	ldr	r0, [pc, #300]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001098:	f001 faf4 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800109c:	4b47      	ldr	r3, [pc, #284]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	031b      	lsls	r3, r3, #12
 80010a2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80010a6:	4b45      	ldr	r3, [pc, #276]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	08db      	lsrs	r3, r3, #3
 80010ac:	04db      	lsls	r3, r3, #19
 80010ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80010b2:	4313      	orrs	r3, r2
 80010b4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 5G 5B 5M 5E */
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80010bc:	2100      	movs	r1, #0
 80010be:	4841      	ldr	r0, [pc, #260]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80010c0:	f001 fae0 	bl	8002684 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80010c4:	4b3d      	ldr	r3, [pc, #244]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	085b      	lsrs	r3, r3, #1
 80010ca:	035b      	lsls	r3, r3, #13
 80010cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80010d0:	4b3a      	ldr	r3, [pc, #232]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	089b      	lsrs	r3, r3, #2
 80010d6:	049b      	lsls	r3, r3, #18
 80010d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010dc:	4313      	orrs	r3, r2
 80010de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 80010e6:	2102      	movs	r1, #2
 80010e8:	4836      	ldr	r0, [pc, #216]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80010ea:	f001 facb 	bl	8002684 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80010ee:	4b33      	ldr	r3, [pc, #204]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	031b      	lsls	r3, r3, #12
 80010f4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80010f8:	4b30      	ldr	r3, [pc, #192]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	08db      	lsrs	r3, r3, #3
 80010fe:	04db      	lsls	r3, r3, #19
 8001100:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001104:	4313      	orrs	r3, r2
 8001106:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 800110e:	2102      	movs	r1, #2
 8001110:	482c      	ldr	r0, [pc, #176]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001112:	f001 fab7 	bl	8002684 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001116:	4b29      	ldr	r3, [pc, #164]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	085b      	lsrs	r3, r3, #1
 800111c:	035b      	lsls	r3, r3, #13
 800111e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001122:	4b26      	ldr	r3, [pc, #152]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001124:	689b      	ldr	r3, [r3, #8]
 8001126:	089b      	lsrs	r3, r3, #2
 8001128:	049b      	lsls	r3, r3, #18
 800112a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800112e:	4313      	orrs	r3, r2
 8001130:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 5Q 5K 5P */
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001138:	2104      	movs	r1, #4
 800113a:	4822      	ldr	r0, [pc, #136]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800113c:	f001 faa2 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001140:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	031b      	lsls	r3, r3, #12
 8001146:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800114a:	4b1c      	ldr	r3, [pc, #112]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	08db      	lsrs	r3, r3, #3
 8001150:	04db      	lsls	r3, r3, #19
 8001152:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001156:	4313      	orrs	r3, r2
 8001158:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 5Q 5K 5P */
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001160:	2104      	movs	r1, #4
 8001162:	4818      	ldr	r0, [pc, #96]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001164:	f001 fa8e 	bl	8002684 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001168:	4b14      	ldr	r3, [pc, #80]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	085b      	lsrs	r3, r3, #1
 800116e:	035b      	lsls	r3, r3, #13
 8001170:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001174:	4b11      	ldr	r3, [pc, #68]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	089b      	lsrs	r3, r3, #2
 800117a:	049b      	lsls	r3, r3, #18
 800117c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001180:	4313      	orrs	r3, r2
 8001182:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 5H 5J 5N */
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 800118a:	2106      	movs	r1, #6
 800118c:	480d      	ldr	r0, [pc, #52]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800118e:	f001 fa79 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001192:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001194:	68db      	ldr	r3, [r3, #12]
 8001196:	031b      	lsls	r3, r3, #12
 8001198:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800119c:	4b07      	ldr	r3, [pc, #28]	; (80011bc <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	08db      	lsrs	r3, r3, #3
 80011a2:	04db      	lsls	r3, r3, #19
 80011a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011a8:	4313      	orrs	r3, r2
 80011aa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 5H 5J 5N */
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80011b2:	2106      	movs	r1, #6
 80011b4:	4803      	ldr	r0, [pc, #12]	; (80011c4 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80011b6:	f001 fa65 	bl	8002684 <HAL_LCD_Write>
      break;
 80011ba:	e08d      	b.n	80012d8 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 80011bc:	200000fc 	.word	0x200000fc
 80011c0:	ffdffbff 	.word	0xffdffbff
 80011c4:	200000c0 	.word	0x200000c0
 80011c8:	ffeff7ff 	.word	0xffeff7ff
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80011cc:	4b46      	ldr	r3, [pc, #280]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	039b      	lsls	r3, r3, #14
 80011d2:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80011d6:	4b44      	ldr	r3, [pc, #272]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	085b      	lsrs	r3, r3, #1
 80011dc:	03db      	lsls	r3, r3, #15
 80011de:	b29b      	uxth	r3, r3
 80011e0:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80011e2:	4b41      	ldr	r3, [pc, #260]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	089b      	lsrs	r3, r3, #2
 80011e8:	045b      	lsls	r3, r3, #17
 80011ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ee:	431a      	orrs	r2, r3
 80011f0:	4b3d      	ldr	r3, [pc, #244]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	08db      	lsrs	r3, r3, #3
 80011f6:	041b      	lsls	r3, r3, #16
 80011f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80011fc:	4313      	orrs	r3, r2
 80011fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 6G 6B 6M 6E */
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001206:	2100      	movs	r1, #0
 8001208:	4838      	ldr	r0, [pc, #224]	; (80012ec <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800120a:	f001 fa3b 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800120e:	4b36      	ldr	r3, [pc, #216]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	039b      	lsls	r3, r3, #14
 8001214:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001218:	4b33      	ldr	r3, [pc, #204]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	085b      	lsrs	r3, r3, #1
 800121e:	03db      	lsls	r3, r3, #15
 8001220:	b29b      	uxth	r3, r3
 8001222:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001224:	4b30      	ldr	r3, [pc, #192]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	089b      	lsrs	r3, r3, #2
 800122a:	045b      	lsls	r3, r3, #17
 800122c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001230:	431a      	orrs	r2, r3
 8001232:	4b2d      	ldr	r3, [pc, #180]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	08db      	lsrs	r3, r3, #3
 8001238:	041b      	lsls	r3, r3, #16
 800123a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800123e:	4313      	orrs	r3, r2
 8001240:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 6G 6B 6M 6E */
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001248:	2102      	movs	r1, #2
 800124a:	4828      	ldr	r0, [pc, #160]	; (80012ec <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800124c:	f001 fa1a 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001250:	4b25      	ldr	r3, [pc, #148]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	039b      	lsls	r3, r3, #14
 8001256:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 800125a:	4b23      	ldr	r3, [pc, #140]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	085b      	lsrs	r3, r3, #1
 8001260:	03db      	lsls	r3, r3, #15
 8001262:	b29b      	uxth	r3, r3
 8001264:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001266:	4b20      	ldr	r3, [pc, #128]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	089b      	lsrs	r3, r3, #2
 800126c:	045b      	lsls	r3, r3, #17
 800126e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001272:	431a      	orrs	r2, r3
 8001274:	4b1c      	ldr	r3, [pc, #112]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	08db      	lsrs	r3, r3, #3
 800127a:	041b      	lsls	r3, r3, #16
 800127c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001280:	4313      	orrs	r3, r2
 8001282:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 800128a:	2104      	movs	r1, #4
 800128c:	4817      	ldr	r0, [pc, #92]	; (80012ec <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 800128e:	f001 f9f9 	bl	8002684 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001292:	4b15      	ldr	r3, [pc, #84]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	039b      	lsls	r3, r3, #14
 8001298:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 800129c:	4b12      	ldr	r3, [pc, #72]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	085b      	lsrs	r3, r3, #1
 80012a2:	03db      	lsls	r3, r3, #15
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80012a8:	4b0f      	ldr	r3, [pc, #60]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	089b      	lsrs	r3, r3, #2
 80012ae:	045b      	lsls	r3, r3, #17
 80012b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b4:	431a      	orrs	r2, r3
 80012b6:	4b0c      	ldr	r3, [pc, #48]	; (80012e8 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	08db      	lsrs	r3, r3, #3
 80012bc:	041b      	lsls	r3, r3, #16
 80012be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80012c2:	4313      	orrs	r3, r2
 80012c4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 6Q 6K 6P */
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 80012cc:	2106      	movs	r1, #6
 80012ce:	4807      	ldr	r0, [pc, #28]	; (80012ec <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 80012d0:	f001 f9d8 	bl	8002684 <HAL_LCD_Write>
      break;
 80012d4:	e000      	b.n	80012d8 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
     default:
      break;
 80012d6:	bf00      	nop
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80012d8:	4804      	ldr	r0, [pc, #16]	; (80012ec <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 80012da:	f001 fa8c 	bl	80027f6 <HAL_LCD_UpdateDisplayRequest>
}
 80012de:	bf00      	nop
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	200000fc 	.word	0x200000fc
 80012ec:	200000c0 	.word	0x200000c0

080012f0 <BSP_LCD_GLASS_DisplayString>:
  * @brief  This function writes a char in the LCD RAM.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80012f8:	2301      	movs	r3, #1
 80012fa:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80012fc:	e00b      	b.n	8001316 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Display one character on LCD */
    BSP_LCD_GLASS_WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	2200      	movs	r2, #0
 8001302:	2100      	movs	r1, #0
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff fc57 	bl	8000bb8 <BSP_LCD_GLASS_WriteChar>

    /* Point on the next character */
    ptr++;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	3301      	adds	r3, #1
 800130e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001310:	7bfb      	ldrb	r3, [r7, #15]
 8001312:	3301      	adds	r3, #1
 8001314:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b00      	cmp	r3, #0
 800131c:	bf14      	ite	ne
 800131e:	2301      	movne	r3, #1
 8001320:	2300      	moveq	r3, #0
 8001322:	b2da      	uxtb	r2, r3
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	2b06      	cmp	r3, #6
 8001328:	bf94      	ite	ls
 800132a:	2301      	movls	r3, #1
 800132c:	2300      	movhi	r3, #0
 800132e:	b2db      	uxtb	r3, r3
 8001330:	4013      	ands	r3, r2
 8001332:	b2db      	uxtb	r3, r3
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1e2      	bne.n	80012fe <BSP_LCD_GLASS_DisplayString+0xe>
  }
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  This function Clear the whole LCD RAM.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8001348:	4802      	ldr	r0, [pc, #8]	; (8001354 <BSP_LCD_GLASS_Clear+0x10>)
 800134a:	f001 f9fa 	bl	8002742 <HAL_LCD_Clear>
}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	200000c0 	.word	0x200000c0

08001358 <LCD_MspInit>:
  * @brief  LCD MSP Init.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b09c      	sub	sp, #112	; 0x70
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001360:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001370:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001374:	2234      	movs	r2, #52	; 0x34
 8001376:	2100      	movs	r1, #0
 8001378:	4618      	mov	r0, r3
 800137a:	f002 f98d 	bl	8003698 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800137e:	f107 031c 	add.w	r3, r7, #28
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800138a:	4b3f      	ldr	r3, [pc, #252]	; (8001488 <LCD_MspInit+0x130>)
 800138c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800138e:	4a3e      	ldr	r2, [pc, #248]	; (8001488 <LCD_MspInit+0x130>)
 8001390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001394:	6253      	str	r3, [r2, #36]	; 0x24
 8001396:	4b3c      	ldr	r3, [pc, #240]	; (8001488 <LCD_MspInit+0x130>)
 8001398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800139a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800139e:	61bb      	str	r3, [r7, #24]
 80013a0:	69bb      	ldr	r3, [r7, #24]
  
  /*##-2- Configue LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80013a2:	2304      	movs	r3, #4
 80013a4:	62bb      	str	r3, [r7, #40]	; 0x28
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80013a6:	2300      	movs	r3, #0
 80013a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80013aa:	2301      	movs	r3, #1
 80013ac:	633b      	str	r3, [r7, #48]	; 0x30
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80013ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013b2:	4618      	mov	r0, r3
 80013b4:	f001 fa7e 	bl	80028b4 <HAL_RCC_OscConfig>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d000      	beq.n	80013c0 <LCD_MspInit+0x68>
  { 
    while(1);
 80013be:	e7fe      	b.n	80013be <LCD_MspInit+0x66>
  }
  
  /*##-3- select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80013c0:	2301      	movs	r3, #1
 80013c2:	61fb      	str	r3, [r7, #28]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80013c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013c8:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80013ca:	f107 031c 	add.w	r3, r7, #28
 80013ce:	4618      	mov	r0, r3
 80013d0:	f002 f834 	bl	800343c <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d4:	4b2c      	ldr	r3, [pc, #176]	; (8001488 <LCD_MspInit+0x130>)
 80013d6:	69db      	ldr	r3, [r3, #28]
 80013d8:	4a2b      	ldr	r2, [pc, #172]	; (8001488 <LCD_MspInit+0x130>)
 80013da:	f043 0301 	orr.w	r3, r3, #1
 80013de:	61d3      	str	r3, [r2, #28]
 80013e0:	4b29      	ldr	r3, [pc, #164]	; (8001488 <LCD_MspInit+0x130>)
 80013e2:	69db      	ldr	r3, [r3, #28]
 80013e4:	f003 0301 	and.w	r3, r3, #1
 80013e8:	617b      	str	r3, [r7, #20]
 80013ea:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ec:	4b26      	ldr	r3, [pc, #152]	; (8001488 <LCD_MspInit+0x130>)
 80013ee:	69db      	ldr	r3, [r3, #28]
 80013f0:	4a25      	ldr	r2, [pc, #148]	; (8001488 <LCD_MspInit+0x130>)
 80013f2:	f043 0302 	orr.w	r3, r3, #2
 80013f6:	61d3      	str	r3, [r2, #28]
 80013f8:	4b23      	ldr	r3, [pc, #140]	; (8001488 <LCD_MspInit+0x130>)
 80013fa:	69db      	ldr	r3, [r3, #28]
 80013fc:	f003 0302 	and.w	r3, r3, #2
 8001400:	613b      	str	r3, [r7, #16]
 8001402:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001404:	4b20      	ldr	r3, [pc, #128]	; (8001488 <LCD_MspInit+0x130>)
 8001406:	69db      	ldr	r3, [r3, #28]
 8001408:	4a1f      	ldr	r2, [pc, #124]	; (8001488 <LCD_MspInit+0x130>)
 800140a:	f043 0304 	orr.w	r3, r3, #4
 800140e:	61d3      	str	r3, [r2, #28]
 8001410:	4b1d      	ldr	r3, [pc, #116]	; (8001488 <LCD_MspInit+0x130>)
 8001412:	69db      	ldr	r3, [r3, #28]
 8001414:	f003 0304 	and.w	r3, r3, #4
 8001418:	60fb      	str	r3, [r7, #12]
 800141a:	68fb      	ldr	r3, [r7, #12]
  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 800141c:	f248 730e 	movw	r3, #34574	; 0x870e
 8001420:	65fb      	str	r3, [r7, #92]	; 0x5c
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001422:	2302      	movs	r3, #2
 8001424:	663b      	str	r3, [r7, #96]	; 0x60
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	667b      	str	r3, [r7, #100]	; 0x64
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 800142a:	2303      	movs	r3, #3
 800142c:	66bb      	str	r3, [r7, #104]	; 0x68
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800142e:	230b      	movs	r3, #11
 8001430:	66fb      	str	r3, [r7, #108]	; 0x6c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001432:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001436:	4619      	mov	r1, r3
 8001438:	4814      	ldr	r0, [pc, #80]	; (800148c <LCD_MspInit+0x134>)
 800143a:	f000 fecf 	bl	80021dc <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800143e:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001442:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001444:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001448:	4619      	mov	r1, r3
 800144a:	4811      	ldr	r0, [pc, #68]	; (8001490 <LCD_MspInit+0x138>)
 800144c:	f000 fec6 	bl	80021dc <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001450:	f640 73cf 	movw	r3, #4047	; 0xfcf
 8001454:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8001456:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800145a:	4619      	mov	r1, r3
 800145c:	480d      	ldr	r0, [pc, #52]	; (8001494 <LCD_MspInit+0x13c>)
 800145e:	f000 febd 	bl	80021dc <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8001462:	2002      	movs	r0, #2
 8001464:	f000 fb1e 	bl	8001aa4 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8001468:	4b07      	ldr	r3, [pc, #28]	; (8001488 <LCD_MspInit+0x130>)
 800146a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146c:	4a06      	ldr	r2, [pc, #24]	; (8001488 <LCD_MspInit+0x130>)
 800146e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001472:	6253      	str	r3, [r2, #36]	; 0x24
 8001474:	4b04      	ldr	r3, [pc, #16]	; (8001488 <LCD_MspInit+0x130>)
 8001476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001478:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800147c:	60bb      	str	r3, [r7, #8]
 800147e:	68bb      	ldr	r3, [r7, #8]
}
 8001480:	bf00      	nop
 8001482:	3770      	adds	r7, #112	; 0x70
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	40023800 	.word	0x40023800
 800148c:	40020000 	.word	0x40020000
 8001490:	40020400 	.word	0x40020400
 8001494:	40020800 	.word	0x40020800

08001498 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef DoublePoint)
{
 8001498:	b480      	push	{r7}
 800149a:	b085      	sub	sp, #20
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	460b      	mov	r3, r1
 80014a2:	70fb      	strb	r3, [r7, #3]
 80014a4:	4613      	mov	r3, r2
 80014a6:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80014a8:	2300      	movs	r3, #0
 80014aa:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	737b      	strb	r3, [r7, #13]
 80014b0:	2300      	movs	r3, #0
 80014b2:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2bff      	cmp	r3, #255	; 0xff
 80014ba:	f000 80e0 	beq.w	800167e <Convert+0x1e6>
 80014be:	2bff      	cmp	r3, #255	; 0xff
 80014c0:	f300 80e9 	bgt.w	8001696 <Convert+0x1fe>
 80014c4:	2bb5      	cmp	r3, #181	; 0xb5
 80014c6:	f000 80c7 	beq.w	8001658 <Convert+0x1c0>
 80014ca:	2bb5      	cmp	r3, #181	; 0xb5
 80014cc:	f300 80e3 	bgt.w	8001696 <Convert+0x1fe>
 80014d0:	2b6e      	cmp	r3, #110	; 0x6e
 80014d2:	f300 80a9 	bgt.w	8001628 <Convert+0x190>
 80014d6:	2b20      	cmp	r3, #32
 80014d8:	f2c0 80dd 	blt.w	8001696 <Convert+0x1fe>
 80014dc:	3b20      	subs	r3, #32
 80014de:	2b4e      	cmp	r3, #78	; 0x4e
 80014e0:	f200 80d9 	bhi.w	8001696 <Convert+0x1fe>
 80014e4:	a201      	add	r2, pc, #4	; (adr r2, 80014ec <Convert+0x54>)
 80014e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ea:	bf00      	nop
 80014ec:	0800162f 	.word	0x0800162f
 80014f0:	08001697 	.word	0x08001697
 80014f4:	08001697 	.word	0x08001697
 80014f8:	08001697 	.word	0x08001697
 80014fc:	08001697 	.word	0x08001697
 8001500:	08001677 	.word	0x08001677
 8001504:	08001697 	.word	0x08001697
 8001508:	08001697 	.word	0x08001697
 800150c:	0800163d 	.word	0x0800163d
 8001510:	08001643 	.word	0x08001643
 8001514:	08001635 	.word	0x08001635
 8001518:	08001697 	.word	0x08001697
 800151c:	08001697 	.word	0x08001697
 8001520:	08001661 	.word	0x08001661
 8001524:	08001697 	.word	0x08001697
 8001528:	08001669 	.word	0x08001669
 800152c:	08001687 	.word	0x08001687
 8001530:	08001687 	.word	0x08001687
 8001534:	08001687 	.word	0x08001687
 8001538:	08001687 	.word	0x08001687
 800153c:	08001687 	.word	0x08001687
 8001540:	08001687 	.word	0x08001687
 8001544:	08001687 	.word	0x08001687
 8001548:	08001687 	.word	0x08001687
 800154c:	08001687 	.word	0x08001687
 8001550:	08001687 	.word	0x08001687
 8001554:	08001697 	.word	0x08001697
 8001558:	08001697 	.word	0x08001697
 800155c:	08001697 	.word	0x08001697
 8001560:	08001697 	.word	0x08001697
 8001564:	08001697 	.word	0x08001697
 8001568:	08001697 	.word	0x08001697
 800156c:	08001697 	.word	0x08001697
 8001570:	08001697 	.word	0x08001697
 8001574:	08001697 	.word	0x08001697
 8001578:	08001697 	.word	0x08001697
 800157c:	08001697 	.word	0x08001697
 8001580:	08001697 	.word	0x08001697
 8001584:	08001697 	.word	0x08001697
 8001588:	08001697 	.word	0x08001697
 800158c:	08001697 	.word	0x08001697
 8001590:	08001697 	.word	0x08001697
 8001594:	08001697 	.word	0x08001697
 8001598:	08001697 	.word	0x08001697
 800159c:	08001697 	.word	0x08001697
 80015a0:	08001697 	.word	0x08001697
 80015a4:	08001697 	.word	0x08001697
 80015a8:	08001697 	.word	0x08001697
 80015ac:	08001697 	.word	0x08001697
 80015b0:	08001697 	.word	0x08001697
 80015b4:	08001697 	.word	0x08001697
 80015b8:	08001697 	.word	0x08001697
 80015bc:	08001697 	.word	0x08001697
 80015c0:	08001697 	.word	0x08001697
 80015c4:	08001697 	.word	0x08001697
 80015c8:	08001697 	.word	0x08001697
 80015cc:	08001697 	.word	0x08001697
 80015d0:	08001697 	.word	0x08001697
 80015d4:	08001697 	.word	0x08001697
 80015d8:	08001697 	.word	0x08001697
 80015dc:	08001697 	.word	0x08001697
 80015e0:	08001697 	.word	0x08001697
 80015e4:	08001697 	.word	0x08001697
 80015e8:	08001697 	.word	0x08001697
 80015ec:	08001697 	.word	0x08001697
 80015f0:	08001697 	.word	0x08001697
 80015f4:	08001697 	.word	0x08001697
 80015f8:	08001697 	.word	0x08001697
 80015fc:	08001697 	.word	0x08001697
 8001600:	08001697 	.word	0x08001697
 8001604:	08001697 	.word	0x08001697
 8001608:	08001697 	.word	0x08001697
 800160c:	08001697 	.word	0x08001697
 8001610:	08001697 	.word	0x08001697
 8001614:	08001697 	.word	0x08001697
 8001618:	08001697 	.word	0x08001697
 800161c:	08001697 	.word	0x08001697
 8001620:	08001649 	.word	0x08001649
 8001624:	08001651 	.word	0x08001651
 8001628:	2bb0      	cmp	r3, #176	; 0xb0
 800162a:	d020      	beq.n	800166e <Convert+0x1d6>
 800162c:	e033      	b.n	8001696 <Convert+0x1fe>
    {
    case ' ' :
      ch = 0x00;
 800162e:	2300      	movs	r3, #0
 8001630:	81fb      	strh	r3, [r7, #14]
      break;
 8001632:	e04f      	b.n	80016d4 <Convert+0x23c>

    case '*':
      ch = C_STAR;
 8001634:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001638:	81fb      	strh	r3, [r7, #14]
      break;
 800163a:	e04b      	b.n	80016d4 <Convert+0x23c>

    case '(' :
      ch = C_OPENPARMAP;
 800163c:	2328      	movs	r3, #40	; 0x28
 800163e:	81fb      	strh	r3, [r7, #14]
      break;
 8001640:	e048      	b.n	80016d4 <Convert+0x23c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001642:	2311      	movs	r3, #17
 8001644:	81fb      	strh	r3, [r7, #14]
      break;
 8001646:	e045      	b.n	80016d4 <Convert+0x23c>
      
    case 'm' :
      ch = C_MMAP;
 8001648:	f24b 2310 	movw	r3, #45584	; 0xb210
 800164c:	81fb      	strh	r3, [r7, #14]
      break;
 800164e:	e041      	b.n	80016d4 <Convert+0x23c>
    
    case 'n' :
      ch = C_NMAP;
 8001650:	f242 2310 	movw	r3, #8720	; 0x2210
 8001654:	81fb      	strh	r3, [r7, #14]
      break;
 8001656:	e03d      	b.n	80016d4 <Convert+0x23c>

    case '' :
      ch = C_UMAP;
 8001658:	f246 0384 	movw	r3, #24708	; 0x6084
 800165c:	81fb      	strh	r3, [r7, #14]
      break;
 800165e:	e039      	b.n	80016d4 <Convert+0x23c>

    case '-' :
      ch = C_MINUS;
 8001660:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001664:	81fb      	strh	r3, [r7, #14]
      break;
 8001666:	e035      	b.n	80016d4 <Convert+0x23c>

    case '/' :
      ch = C_SLATCH;
 8001668:	23c0      	movs	r3, #192	; 0xc0
 800166a:	81fb      	strh	r3, [r7, #14]
      break;  
 800166c:	e032      	b.n	80016d4 <Convert+0x23c>
      
    case '' :
      ch = C_PERCENT_1;
 800166e:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8001672:	81fb      	strh	r3, [r7, #14]
      break;  
 8001674:	e02e      	b.n	80016d4 <Convert+0x23c>
    case '%' :
      ch = C_PERCENT_2; 
 8001676:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800167a:	81fb      	strh	r3, [r7, #14]
      break;
 800167c:	e02a      	b.n	80016d4 <Convert+0x23c>
    case 255 :
      ch = C_FULL;
 800167e:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8001682:	81fb      	strh	r3, [r7, #14]
      break ;
 8001684:	e026      	b.n	80016d4 <Convert+0x23c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	3b30      	subs	r3, #48	; 0x30
 800168c:	4a28      	ldr	r2, [pc, #160]	; (8001730 <Convert+0x298>)
 800168e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001692:	81fb      	strh	r3, [r7, #14]
      break;
 8001694:	e01e      	b.n	80016d4 <Convert+0x23c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	2b5a      	cmp	r3, #90	; 0x5a
 800169c:	d80a      	bhi.n	80016b4 <Convert+0x21c>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	2b40      	cmp	r3, #64	; 0x40
 80016a4:	d906      	bls.n	80016b4 <Convert+0x21c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	3b41      	subs	r3, #65	; 0x41
 80016ac:	4a21      	ldr	r2, [pc, #132]	; (8001734 <Convert+0x29c>)
 80016ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016b2:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b7a      	cmp	r3, #122	; 0x7a
 80016ba:	d80a      	bhi.n	80016d2 <Convert+0x23a>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	2b60      	cmp	r3, #96	; 0x60
 80016c2:	d906      	bls.n	80016d2 <Convert+0x23a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	3b61      	subs	r3, #97	; 0x61
 80016ca:	4a1a      	ldr	r2, [pc, #104]	; (8001734 <Convert+0x29c>)
 80016cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016d0:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80016d2:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80016d4:	78fb      	ldrb	r3, [r7, #3]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d103      	bne.n	80016e2 <Convert+0x24a>
  {
    ch |= 0x0002;
 80016da:	89fb      	ldrh	r3, [r7, #14]
 80016dc:	f043 0302 	orr.w	r3, r3, #2
 80016e0:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the column is on */
  if (DoublePoint == DOUBLEPOINT_ON)
 80016e2:	78bb      	ldrb	r3, [r7, #2]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d103      	bne.n	80016f0 <Convert+0x258>
  {
    ch |= 0x0020;
 80016e8:	89fb      	ldrh	r3, [r7, #14]
 80016ea:	f043 0320 	orr.w	r3, r3, #32
 80016ee:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 80016f0:	230c      	movs	r3, #12
 80016f2:	737b      	strb	r3, [r7, #13]
 80016f4:	2300      	movs	r3, #0
 80016f6:	733b      	strb	r3, [r7, #12]
 80016f8:	e010      	b.n	800171c <Convert+0x284>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less signifiant dibit */
 80016fa:	89fa      	ldrh	r2, [r7, #14]
 80016fc:	7b7b      	ldrb	r3, [r7, #13]
 80016fe:	fa42 f303 	asr.w	r3, r2, r3
 8001702:	461a      	mov	r2, r3
 8001704:	7b3b      	ldrb	r3, [r7, #12]
 8001706:	f002 020f 	and.w	r2, r2, #15
 800170a:	490b      	ldr	r1, [pc, #44]	; (8001738 <Convert+0x2a0>)
 800170c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8001710:	7b7b      	ldrb	r3, [r7, #13]
 8001712:	3b04      	subs	r3, #4
 8001714:	737b      	strb	r3, [r7, #13]
 8001716:	7b3b      	ldrb	r3, [r7, #12]
 8001718:	3301      	adds	r3, #1
 800171a:	733b      	strb	r3, [r7, #12]
 800171c:	7b3b      	ldrb	r3, [r7, #12]
 800171e:	2b03      	cmp	r3, #3
 8001720:	d9eb      	bls.n	80016fa <Convert+0x262>
  }
}
 8001722:	bf00      	nop
 8001724:	bf00      	nop
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	08003724 	.word	0x08003724
 8001734:	080036f0 	.word	0x080036f0
 8001738:	200000fc 	.word	0x200000fc

0800173c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001742:	4b15      	ldr	r3, [pc, #84]	; (8001798 <HAL_MspInit+0x5c>)
 8001744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001746:	4a14      	ldr	r2, [pc, #80]	; (8001798 <HAL_MspInit+0x5c>)
 8001748:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800174c:	6253      	str	r3, [r2, #36]	; 0x24
 800174e:	4b12      	ldr	r3, [pc, #72]	; (8001798 <HAL_MspInit+0x5c>)
 8001750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001752:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800175a:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <HAL_MspInit+0x5c>)
 800175c:	6a1b      	ldr	r3, [r3, #32]
 800175e:	4a0e      	ldr	r2, [pc, #56]	; (8001798 <HAL_MspInit+0x5c>)
 8001760:	f043 0301 	orr.w	r3, r3, #1
 8001764:	6213      	str	r3, [r2, #32]
 8001766:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <HAL_MspInit+0x5c>)
 8001768:	6a1b      	ldr	r3, [r3, #32]
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <HAL_MspInit+0x5c>)
 8001774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001776:	4a08      	ldr	r2, [pc, #32]	; (8001798 <HAL_MspInit+0x5c>)
 8001778:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800177c:	6253      	str	r3, [r2, #36]	; 0x24
 800177e:	4b06      	ldr	r3, [pc, #24]	; (8001798 <HAL_MspInit+0x5c>)
 8001780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001786:	607b      	str	r3, [r7, #4]
 8001788:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800178a:	2007      	movs	r0, #7
 800178c:	f000 fcf2 	bl	8002174 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001790:	bf00      	nop
 8001792:	3710      	adds	r7, #16
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40023800 	.word	0x40023800

0800179c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08a      	sub	sp, #40	; 0x28
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a4:	f107 0314 	add.w	r3, r7, #20
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a15      	ldr	r2, [pc, #84]	; (8001810 <HAL_ADC_MspInit+0x74>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d123      	bne.n	8001806 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017be:	4b15      	ldr	r3, [pc, #84]	; (8001814 <HAL_ADC_MspInit+0x78>)
 80017c0:	6a1b      	ldr	r3, [r3, #32]
 80017c2:	4a14      	ldr	r2, [pc, #80]	; (8001814 <HAL_ADC_MspInit+0x78>)
 80017c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017c8:	6213      	str	r3, [r2, #32]
 80017ca:	4b12      	ldr	r3, [pc, #72]	; (8001814 <HAL_ADC_MspInit+0x78>)
 80017cc:	6a1b      	ldr	r3, [r3, #32]
 80017ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d6:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <HAL_ADC_MspInit+0x78>)
 80017d8:	69db      	ldr	r3, [r3, #28]
 80017da:	4a0e      	ldr	r2, [pc, #56]	; (8001814 <HAL_ADC_MspInit+0x78>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	61d3      	str	r3, [r2, #28]
 80017e2:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <HAL_ADC_MspInit+0x78>)
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 80017ee:	2310      	movs	r3, #16
 80017f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017f2:	2303      	movs	r3, #3
 80017f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	4619      	mov	r1, r3
 8001800:	4805      	ldr	r0, [pc, #20]	; (8001818 <HAL_ADC_MspInit+0x7c>)
 8001802:	f000 fceb 	bl	80021dc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001806:	bf00      	nop
 8001808:	3728      	adds	r7, #40	; 0x28
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40012400 	.word	0x40012400
 8001814:	40023800 	.word	0x40023800
 8001818:	40020000 	.word	0x40020000

0800181c <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08c      	sub	sp, #48	; 0x30
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	f107 031c 	add.w	r3, r7, #28
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
 8001832:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a34      	ldr	r2, [pc, #208]	; (800190c <HAL_LCD_MspInit+0xf0>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d162      	bne.n	8001904 <HAL_LCD_MspInit+0xe8>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800183e:	4b34      	ldr	r3, [pc, #208]	; (8001910 <HAL_LCD_MspInit+0xf4>)
 8001840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001842:	4a33      	ldr	r2, [pc, #204]	; (8001910 <HAL_LCD_MspInit+0xf4>)
 8001844:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001848:	6253      	str	r3, [r2, #36]	; 0x24
 800184a:	4b31      	ldr	r3, [pc, #196]	; (8001910 <HAL_LCD_MspInit+0xf4>)
 800184c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001852:	61bb      	str	r3, [r7, #24]
 8001854:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001856:	4b2e      	ldr	r3, [pc, #184]	; (8001910 <HAL_LCD_MspInit+0xf4>)
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	4a2d      	ldr	r2, [pc, #180]	; (8001910 <HAL_LCD_MspInit+0xf4>)
 800185c:	f043 0304 	orr.w	r3, r3, #4
 8001860:	61d3      	str	r3, [r2, #28]
 8001862:	4b2b      	ldr	r3, [pc, #172]	; (8001910 <HAL_LCD_MspInit+0xf4>)
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	f003 0304 	and.w	r3, r3, #4
 800186a:	617b      	str	r3, [r7, #20]
 800186c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800186e:	4b28      	ldr	r3, [pc, #160]	; (8001910 <HAL_LCD_MspInit+0xf4>)
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	4a27      	ldr	r2, [pc, #156]	; (8001910 <HAL_LCD_MspInit+0xf4>)
 8001874:	f043 0301 	orr.w	r3, r3, #1
 8001878:	61d3      	str	r3, [r2, #28]
 800187a:	4b25      	ldr	r3, [pc, #148]	; (8001910 <HAL_LCD_MspInit+0xf4>)
 800187c:	69db      	ldr	r3, [r3, #28]
 800187e:	f003 0301 	and.w	r3, r3, #1
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001886:	4b22      	ldr	r3, [pc, #136]	; (8001910 <HAL_LCD_MspInit+0xf4>)
 8001888:	69db      	ldr	r3, [r3, #28]
 800188a:	4a21      	ldr	r2, [pc, #132]	; (8001910 <HAL_LCD_MspInit+0xf4>)
 800188c:	f043 0302 	orr.w	r3, r3, #2
 8001890:	61d3      	str	r3, [r2, #28]
 8001892:	4b1f      	ldr	r3, [pc, #124]	; (8001910 <HAL_LCD_MspInit+0xf4>)
 8001894:	69db      	ldr	r3, [r3, #28]
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
    PB4     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB8     ------> LCD_SEG16
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = SEG14_Pin|SEG15_Pin|SEG16_Pin|SEG17_Pin
 800189e:	f640 73cf 	movw	r3, #4047	; 0xfcf
 80018a2:	61fb      	str	r3, [r7, #28]
                          |SEG18_Pin|SEG19_Pin|SEG20_Pin|SEG21_Pin
                          |SEG22_Pin|SEG23_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a4:	2302      	movs	r3, #2
 80018a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ac:	2300      	movs	r3, #0
 80018ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80018b0:	230b      	movs	r3, #11
 80018b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b4:	f107 031c 	add.w	r3, r7, #28
 80018b8:	4619      	mov	r1, r3
 80018ba:	4816      	ldr	r0, [pc, #88]	; (8001914 <HAL_LCD_MspInit+0xf8>)
 80018bc:	f000 fc8e 	bl	80021dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|COM0_Pin
 80018c0:	f248 730e 	movw	r3, #34574	; 0x870e
 80018c4:	61fb      	str	r3, [r7, #28]
                          |COM1_Pin|COM2_Pin|SEG12_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c6:	2302      	movs	r3, #2
 80018c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ce:	2300      	movs	r3, #0
 80018d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80018d2:	230b      	movs	r3, #11
 80018d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d6:	f107 031c 	add.w	r3, r7, #28
 80018da:	4619      	mov	r1, r3
 80018dc:	480e      	ldr	r0, [pc, #56]	; (8001918 <HAL_LCD_MspInit+0xfc>)
 80018de:	f000 fc7d 	bl	80021dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG9_Pin
 80018e2:	f64f 7338 	movw	r3, #65336	; 0xff38
 80018e6:	61fb      	str	r3, [r7, #28]
                          |SEG10_Pin|SEG11_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG13_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e8:	2302      	movs	r3, #2
 80018ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f0:	2300      	movs	r3, #0
 80018f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80018f4:	230b      	movs	r3, #11
 80018f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f8:	f107 031c 	add.w	r3, r7, #28
 80018fc:	4619      	mov	r1, r3
 80018fe:	4807      	ldr	r0, [pc, #28]	; (800191c <HAL_LCD_MspInit+0x100>)
 8001900:	f000 fc6c 	bl	80021dc <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8001904:	bf00      	nop
 8001906:	3730      	adds	r7, #48	; 0x30
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40002400 	.word	0x40002400
 8001910:	40023800 	.word	0x40023800
 8001914:	40020800 	.word	0x40020800
 8001918:	40020000 	.word	0x40020000
 800191c:	40020400 	.word	0x40020400

08001920 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001924:	e7fe      	b.n	8001924 <NMI_Handler+0x4>

08001926 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800192a:	e7fe      	b.n	800192a <HardFault_Handler+0x4>

0800192c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001930:	e7fe      	b.n	8001930 <MemManage_Handler+0x4>

08001932 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001932:	b480      	push	{r7}
 8001934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001936:	e7fe      	b.n	8001936 <BusFault_Handler+0x4>

08001938 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800193c:	e7fe      	b.n	800193c <UsageFault_Handler+0x4>

0800193e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800193e:	b480      	push	{r7}
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr

0800194a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800194a:	b480      	push	{r7}
 800194c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr

08001956 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001956:	b480      	push	{r7}
 8001958:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	46bd      	mov	sp, r7
 800195e:	bc80      	pop	{r7}
 8001960:	4770      	bx	lr

08001962 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001966:	f000 f881 	bl	8001a6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}

0800196e <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800196e:	b480      	push	{r7}
 8001970:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001972:	bf00      	nop
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr
	...

0800197c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800197c:	480c      	ldr	r0, [pc, #48]	; (80019b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800197e:	490d      	ldr	r1, [pc, #52]	; (80019b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001980:	4a0d      	ldr	r2, [pc, #52]	; (80019b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001982:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001984:	e002      	b.n	800198c <LoopCopyDataInit>

08001986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800198a:	3304      	adds	r3, #4

0800198c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800198c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800198e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001990:	d3f9      	bcc.n	8001986 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001992:	4a0a      	ldr	r2, [pc, #40]	; (80019bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001994:	4c0a      	ldr	r4, [pc, #40]	; (80019c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001998:	e001      	b.n	800199e <LoopFillZerobss>

0800199a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800199a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800199c:	3204      	adds	r2, #4

0800199e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800199e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a0:	d3fb      	bcc.n	800199a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80019a2:	f7ff ffe4 	bl	800196e <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019a6:	f001 fe53 	bl	8003650 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019aa:	f7fe fdc5 	bl	8000538 <main>
  bx lr
 80019ae:	4770      	bx	lr
  ldr r0, =_sdata
 80019b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019b4:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80019b8:	08003764 	.word	0x08003764
  ldr r2, =_sbss
 80019bc:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80019c0:	20000110 	.word	0x20000110

080019c4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019c4:	e7fe      	b.n	80019c4 <ADC1_IRQHandler>

080019c6 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b082      	sub	sp, #8
 80019ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019cc:	2300      	movs	r3, #0
 80019ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019d0:	2003      	movs	r0, #3
 80019d2:	f000 fbcf 	bl	8002174 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019d6:	2000      	movs	r0, #0
 80019d8:	f000 f80e 	bl	80019f8 <HAL_InitTick>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d002      	beq.n	80019e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	71fb      	strb	r3, [r7, #7]
 80019e6:	e001      	b.n	80019ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019e8:	f7ff fea8 	bl	800173c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019ec:	79fb      	ldrb	r3, [r7, #7]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a00:	2300      	movs	r3, #0
 8001a02:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001a04:	4b16      	ldr	r3, [pc, #88]	; (8001a60 <HAL_InitTick+0x68>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d022      	beq.n	8001a52 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001a0c:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <HAL_InitTick+0x6c>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b13      	ldr	r3, [pc, #76]	; (8001a60 <HAL_InitTick+0x68>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a18:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a20:	4618      	mov	r0, r3
 8001a22:	f000 fbce 	bl	80021c2 <HAL_SYSTICK_Config>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d10f      	bne.n	8001a4c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2b0f      	cmp	r3, #15
 8001a30:	d809      	bhi.n	8001a46 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a32:	2200      	movs	r2, #0
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	f04f 30ff 	mov.w	r0, #4294967295
 8001a3a:	f000 fba6 	bl	800218a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a3e:	4a0a      	ldr	r2, [pc, #40]	; (8001a68 <HAL_InitTick+0x70>)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6013      	str	r3, [r2, #0]
 8001a44:	e007      	b.n	8001a56 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	73fb      	strb	r3, [r7, #15]
 8001a4a:	e004      	b.n	8001a56 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	73fb      	strb	r3, [r7, #15]
 8001a50:	e001      	b.n	8001a56 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	2000000c 	.word	0x2000000c
 8001a64:	20000004 	.word	0x20000004
 8001a68:	20000008 	.word	0x20000008

08001a6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a70:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <HAL_IncTick+0x1c>)
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	4b05      	ldr	r3, [pc, #20]	; (8001a8c <HAL_IncTick+0x20>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4413      	add	r3, r2
 8001a7a:	4a03      	ldr	r2, [pc, #12]	; (8001a88 <HAL_IncTick+0x1c>)
 8001a7c:	6013      	str	r3, [r2, #0]
}
 8001a7e:	bf00      	nop
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bc80      	pop	{r7}
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	2000010c 	.word	0x2000010c
 8001a8c:	2000000c 	.word	0x2000000c

08001a90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  return uwTick;
 8001a94:	4b02      	ldr	r3, [pc, #8]	; (8001aa0 <HAL_GetTick+0x10>)
 8001a96:	681b      	ldr	r3, [r3, #0]
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr
 8001aa0:	2000010c 	.word	0x2000010c

08001aa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001aac:	f7ff fff0 	bl	8001a90 <HAL_GetTick>
 8001ab0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001abc:	d004      	beq.n	8001ac8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001abe:	4b09      	ldr	r3, [pc, #36]	; (8001ae4 <HAL_Delay+0x40>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	68fa      	ldr	r2, [r7, #12]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ac8:	bf00      	nop
 8001aca:	f7ff ffe1 	bl	8001a90 <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	68fa      	ldr	r2, [r7, #12]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d8f7      	bhi.n	8001aca <HAL_Delay+0x26>
  {
  }
}
 8001ada:	bf00      	nop
 8001adc:	bf00      	nop
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	2000000c 	.word	0x2000000c

08001ae8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08e      	sub	sp, #56	; 0x38
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001af0:	2300      	movs	r3, #0
 8001af2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 8001af6:	2300      	movs	r3, #0
 8001af8:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d101      	bne.n	8001b08 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e127      	b.n	8001d58 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	691b      	ldr	r3, [r3, #16]
 8001b0c:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d115      	bne.n	8001b42 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b24:	4b8e      	ldr	r3, [pc, #568]	; (8001d60 <HAL_ADC_Init+0x278>)
 8001b26:	6a1b      	ldr	r3, [r3, #32]
 8001b28:	4a8d      	ldr	r2, [pc, #564]	; (8001d60 <HAL_ADC_Init+0x278>)
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	6213      	str	r3, [r2, #32]
 8001b30:	4b8b      	ldr	r3, [pc, #556]	; (8001d60 <HAL_ADC_Init+0x278>)
 8001b32:	6a1b      	ldr	r3, [r3, #32]
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	60bb      	str	r3, [r7, #8]
 8001b3a:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff fe2d 	bl	800179c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b46:	f003 0310 	and.w	r3, r3, #16
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f040 80ff 	bne.w	8001d4e <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b54:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001b58:	f023 0302 	bic.w	r3, r3, #2
 8001b5c:	f043 0202 	orr.w	r2, r3, #2
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8001b64:	4b7f      	ldr	r3, [pc, #508]	; (8001d64 <HAL_ADC_Init+0x27c>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	497c      	ldr	r1, [pc, #496]	; (8001d64 <HAL_ADC_Init+0x27c>)
 8001b72:	4313      	orrs	r3, r2
 8001b74:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001b7e:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b86:	4619      	mov	r1, r3
 8001b88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b8c:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8e:	6a3b      	ldr	r3, [r7, #32]
 8001b90:	fa93 f3a3 	rbit	r3, r3
 8001b94:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	fab3 f383 	clz	r3, r3
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001ba2:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001ba8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bb8:	fa93 f3a3 	rbit	r3, r3
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	fab3 f383 	clz	r3, r3
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8001bca:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001bcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bd6:	2b10      	cmp	r3, #16
 8001bd8:	d007      	beq.n	8001bea <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001be2:	4313      	orrs	r3, r2
 8001be4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001be6:	4313      	orrs	r3, r2
 8001be8:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bf4:	2b40      	cmp	r3, #64	; 0x40
 8001bf6:	d04f      	beq.n	8001c98 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001c0a:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	6912      	ldr	r2, [r2, #16]
 8001c10:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001c14:	d003      	beq.n	8001c1e <HAL_ADC_Init+0x136>
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	6912      	ldr	r2, [r2, #16]
 8001c1a:	2a01      	cmp	r2, #1
 8001c1c:	d102      	bne.n	8001c24 <HAL_ADC_Init+0x13c>
 8001c1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c22:	e000      	b.n	8001c26 <HAL_ADC_Init+0x13e>
 8001c24:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8001c26:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001c28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d125      	bne.n	8001c84 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d114      	bne.n	8001c6c <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	3b01      	subs	r3, #1
 8001c48:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001c4c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	fa92 f2a2 	rbit	r2, r2
 8001c54:	617a      	str	r2, [r7, #20]
  return result;
 8001c56:	697a      	ldr	r2, [r7, #20]
 8001c58:	fab2 f282 	clz	r2, r2
 8001c5c:	b2d2      	uxtb	r2, r2
 8001c5e:	4093      	lsls	r3, r2
 8001c60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c66:	4313      	orrs	r3, r2
 8001c68:	633b      	str	r3, [r7, #48]	; 0x30
 8001c6a:	e00b      	b.n	8001c84 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c70:	f043 0220 	orr.w	r2, r3, #32
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c7c:	f043 0201 	orr.w	r2, r3, #1
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	685a      	ldr	r2, [r3, #4]
 8001c8a:	4b37      	ldr	r3, [pc, #220]	; (8001d68 <HAL_ADC_Init+0x280>)
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	6812      	ldr	r2, [r2, #0]
 8001c92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c94:	430b      	orrs	r3, r1
 8001c96:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	689a      	ldr	r2, [r3, #8]
 8001c9e:	4b33      	ldr	r3, [pc, #204]	; (8001d6c <HAL_ADC_Init+0x284>)
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6812      	ldr	r2, [r2, #0]
 8001ca6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ca8:	430b      	orrs	r3, r1
 8001caa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	691b      	ldr	r3, [r3, #16]
 8001cb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cb4:	d003      	beq.n	8001cbe <HAL_ADC_Init+0x1d6>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	691b      	ldr	r3, [r3, #16]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d119      	bne.n	8001cf2 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc4:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8001cd2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd4:	693a      	ldr	r2, [r7, #16]
 8001cd6:	fa92 f2a2 	rbit	r2, r2
 8001cda:	60fa      	str	r2, [r7, #12]
  return result;
 8001cdc:	68fa      	ldr	r2, [r7, #12]
 8001cde:	fab2 f282 	clz	r2, r2
 8001ce2:	b2d2      	uxtb	r2, r2
 8001ce4:	fa03 f202 	lsl.w	r2, r3, r2
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	430a      	orrs	r2, r1
 8001cee:	631a      	str	r2, [r3, #48]	; 0x30
 8001cf0:	e007      	b.n	8001d02 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8001d00:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	689a      	ldr	r2, [r3, #8]
 8001d08:	4b19      	ldr	r3, [pc, #100]	; (8001d70 <HAL_ADC_Init+0x288>)
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d10b      	bne.n	8001d2a <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d1c:	f023 0303 	bic.w	r3, r3, #3
 8001d20:	f043 0201 	orr.w	r2, r3, #1
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	64da      	str	r2, [r3, #76]	; 0x4c
 8001d28:	e014      	b.n	8001d54 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d2e:	f023 0312 	bic.w	r3, r3, #18
 8001d32:	f043 0210 	orr.w	r2, r3, #16
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d3e:	f043 0201 	orr.w	r2, r3, #1
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001d4c:	e002      	b.n	8001d54 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d54:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3738      	adds	r7, #56	; 0x38
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40012700 	.word	0x40012700
 8001d68:	fcfc16ff 	.word	0xfcfc16ff
 8001d6c:	c0fff18d 	.word	0xc0fff18d
 8001d70:	bf80fffe 	.word	0xbf80fffe

08001d74 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8001d82:	2300      	movs	r3, #0
 8001d84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <HAL_ADC_ConfigChannel+0x20>
 8001d90:	2302      	movs	r3, #2
 8001d92:	e134      	b.n	8001ffe <HAL_ADC_ConfigChannel+0x28a>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	2b06      	cmp	r3, #6
 8001da2:	d81c      	bhi.n	8001dde <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685a      	ldr	r2, [r3, #4]
 8001dae:	4613      	mov	r3, r2
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	3b05      	subs	r3, #5
 8001db6:	221f      	movs	r2, #31
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	4019      	ands	r1, r3
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	6818      	ldr	r0, [r3, #0]
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685a      	ldr	r2, [r3, #4]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4413      	add	r3, r2
 8001dce:	3b05      	subs	r3, #5
 8001dd0:	fa00 f203 	lsl.w	r2, r0, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	641a      	str	r2, [r3, #64]	; 0x40
 8001ddc:	e07e      	b.n	8001edc <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	2b0c      	cmp	r3, #12
 8001de4:	d81c      	bhi.n	8001e20 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685a      	ldr	r2, [r3, #4]
 8001df0:	4613      	mov	r3, r2
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	4413      	add	r3, r2
 8001df6:	3b23      	subs	r3, #35	; 0x23
 8001df8:	221f      	movs	r2, #31
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	43db      	mvns	r3, r3
 8001e00:	4019      	ands	r1, r3
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	6818      	ldr	r0, [r3, #0]
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685a      	ldr	r2, [r3, #4]
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	4413      	add	r3, r2
 8001e10:	3b23      	subs	r3, #35	; 0x23
 8001e12:	fa00 f203 	lsl.w	r2, r0, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e1e:	e05d      	b.n	8001edc <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	2b12      	cmp	r3, #18
 8001e26:	d81c      	bhi.n	8001e62 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685a      	ldr	r2, [r3, #4]
 8001e32:	4613      	mov	r3, r2
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	4413      	add	r3, r2
 8001e38:	3b41      	subs	r3, #65	; 0x41
 8001e3a:	221f      	movs	r2, #31
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	43db      	mvns	r3, r3
 8001e42:	4019      	ands	r1, r3
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	6818      	ldr	r0, [r3, #0]
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	4413      	add	r3, r2
 8001e52:	3b41      	subs	r3, #65	; 0x41
 8001e54:	fa00 f203 	lsl.w	r2, r0, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	639a      	str	r2, [r3, #56]	; 0x38
 8001e60:	e03c      	b.n	8001edc <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b18      	cmp	r3, #24
 8001e68:	d81c      	bhi.n	8001ea4 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	4613      	mov	r3, r2
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	4413      	add	r3, r2
 8001e7a:	3b5f      	subs	r3, #95	; 0x5f
 8001e7c:	221f      	movs	r2, #31
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43db      	mvns	r3, r3
 8001e84:	4019      	ands	r1, r3
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	6818      	ldr	r0, [r3, #0]
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685a      	ldr	r2, [r3, #4]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	4413      	add	r3, r2
 8001e94:	3b5f      	subs	r3, #95	; 0x5f
 8001e96:	fa00 f203 	lsl.w	r2, r0, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	635a      	str	r2, [r3, #52]	; 0x34
 8001ea2:	e01b      	b.n	8001edc <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685a      	ldr	r2, [r3, #4]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	4413      	add	r3, r2
 8001eb4:	3b7d      	subs	r3, #125	; 0x7d
 8001eb6:	221f      	movs	r2, #31
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	4019      	ands	r1, r3
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	6818      	ldr	r0, [r3, #0]
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685a      	ldr	r2, [r3, #4]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	3b7d      	subs	r3, #125	; 0x7d
 8001ed0:	fa00 f203 	lsl.w	r2, r0, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2b09      	cmp	r3, #9
 8001ee2:	d81a      	bhi.n	8001f1a <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6959      	ldr	r1, [r3, #20]
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	4413      	add	r3, r2
 8001ef4:	2207      	movs	r2, #7
 8001ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8001efa:	43db      	mvns	r3, r3
 8001efc:	4019      	ands	r1, r3
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	6898      	ldr	r0, [r3, #8]
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	4613      	mov	r3, r2
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	4413      	add	r3, r2
 8001f0c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	430a      	orrs	r2, r1
 8001f16:	615a      	str	r2, [r3, #20]
 8001f18:	e042      	b.n	8001fa0 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2b13      	cmp	r3, #19
 8001f20:	d81c      	bhi.n	8001f5c <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6919      	ldr	r1, [r3, #16]
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	4413      	add	r3, r2
 8001f32:	3b1e      	subs	r3, #30
 8001f34:	2207      	movs	r2, #7
 8001f36:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	4019      	ands	r1, r3
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	6898      	ldr	r0, [r3, #8]
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	4613      	mov	r3, r2
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	4413      	add	r3, r2
 8001f4c:	3b1e      	subs	r3, #30
 8001f4e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	430a      	orrs	r2, r1
 8001f58:	611a      	str	r2, [r3, #16]
 8001f5a:	e021      	b.n	8001fa0 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2b1a      	cmp	r3, #26
 8001f62:	d81c      	bhi.n	8001f9e <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68d9      	ldr	r1, [r3, #12]
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	4413      	add	r3, r2
 8001f74:	3b3c      	subs	r3, #60	; 0x3c
 8001f76:	2207      	movs	r2, #7
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	4019      	ands	r1, r3
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	6898      	ldr	r0, [r3, #8]
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	4413      	add	r3, r2
 8001f8e:	3b3c      	subs	r3, #60	; 0x3c
 8001f90:	fa00 f203 	lsl.w	r2, r0, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	60da      	str	r2, [r3, #12]
 8001f9c:	e000      	b.n	8001fa0 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8001f9e:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2b10      	cmp	r3, #16
 8001fa6:	d003      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001fac:	2b11      	cmp	r3, #17
 8001fae:	d121      	bne.n	8001ff4 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8001fb0:	4b15      	ldr	r3, [pc, #84]	; (8002008 <HAL_ADC_ConfigChannel+0x294>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d11b      	bne.n	8001ff4 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8001fbc:	4b12      	ldr	r3, [pc, #72]	; (8002008 <HAL_ADC_ConfigChannel+0x294>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	4a11      	ldr	r2, [pc, #68]	; (8002008 <HAL_ADC_ConfigChannel+0x294>)
 8001fc2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001fc6:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2b10      	cmp	r3, #16
 8001fce:	d111      	bne.n	8001ff4 <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001fd0:	4b0e      	ldr	r3, [pc, #56]	; (800200c <HAL_ADC_ConfigChannel+0x298>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a0e      	ldr	r2, [pc, #56]	; (8002010 <HAL_ADC_ConfigChannel+0x29c>)
 8001fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fda:	0c9a      	lsrs	r2, r3, #18
 8001fdc:	4613      	mov	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4413      	add	r3, r2
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001fe6:	e002      	b.n	8001fee <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	3b01      	subs	r3, #1
 8001fec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d1f9      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8001ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3714      	adds	r7, #20
 8002002:	46bd      	mov	sp, r7
 8002004:	bc80      	pop	{r7}
 8002006:	4770      	bx	lr
 8002008:	40012700 	.word	0x40012700
 800200c:	20000004 	.word	0x20000004
 8002010:	431bde83 	.word	0x431bde83

08002014 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002024:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <__NVIC_SetPriorityGrouping+0x44>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800202a:	68ba      	ldr	r2, [r7, #8]
 800202c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002030:	4013      	ands	r3, r2
 8002032:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800203c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002040:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002044:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002046:	4a04      	ldr	r2, [pc, #16]	; (8002058 <__NVIC_SetPriorityGrouping+0x44>)
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	60d3      	str	r3, [r2, #12]
}
 800204c:	bf00      	nop
 800204e:	3714      	adds	r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	e000ed00 	.word	0xe000ed00

0800205c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002060:	4b04      	ldr	r3, [pc, #16]	; (8002074 <__NVIC_GetPriorityGrouping+0x18>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	0a1b      	lsrs	r3, r3, #8
 8002066:	f003 0307 	and.w	r3, r3, #7
}
 800206a:	4618      	mov	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	6039      	str	r1, [r7, #0]
 8002082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002088:	2b00      	cmp	r3, #0
 800208a:	db0a      	blt.n	80020a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	b2da      	uxtb	r2, r3
 8002090:	490c      	ldr	r1, [pc, #48]	; (80020c4 <__NVIC_SetPriority+0x4c>)
 8002092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002096:	0112      	lsls	r2, r2, #4
 8002098:	b2d2      	uxtb	r2, r2
 800209a:	440b      	add	r3, r1
 800209c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020a0:	e00a      	b.n	80020b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	b2da      	uxtb	r2, r3
 80020a6:	4908      	ldr	r1, [pc, #32]	; (80020c8 <__NVIC_SetPriority+0x50>)
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	f003 030f 	and.w	r3, r3, #15
 80020ae:	3b04      	subs	r3, #4
 80020b0:	0112      	lsls	r2, r2, #4
 80020b2:	b2d2      	uxtb	r2, r2
 80020b4:	440b      	add	r3, r1
 80020b6:	761a      	strb	r2, [r3, #24]
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	e000e100 	.word	0xe000e100
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b089      	sub	sp, #36	; 0x24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	f1c3 0307 	rsb	r3, r3, #7
 80020e6:	2b04      	cmp	r3, #4
 80020e8:	bf28      	it	cs
 80020ea:	2304      	movcs	r3, #4
 80020ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	3304      	adds	r3, #4
 80020f2:	2b06      	cmp	r3, #6
 80020f4:	d902      	bls.n	80020fc <NVIC_EncodePriority+0x30>
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	3b03      	subs	r3, #3
 80020fa:	e000      	b.n	80020fe <NVIC_EncodePriority+0x32>
 80020fc:	2300      	movs	r3, #0
 80020fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002100:	f04f 32ff 	mov.w	r2, #4294967295
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	43da      	mvns	r2, r3
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	401a      	ands	r2, r3
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002114:	f04f 31ff 	mov.w	r1, #4294967295
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	fa01 f303 	lsl.w	r3, r1, r3
 800211e:	43d9      	mvns	r1, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002124:	4313      	orrs	r3, r2
         );
}
 8002126:	4618      	mov	r0, r3
 8002128:	3724      	adds	r7, #36	; 0x24
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr

08002130 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3b01      	subs	r3, #1
 800213c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002140:	d301      	bcc.n	8002146 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002142:	2301      	movs	r3, #1
 8002144:	e00f      	b.n	8002166 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002146:	4a0a      	ldr	r2, [pc, #40]	; (8002170 <SysTick_Config+0x40>)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3b01      	subs	r3, #1
 800214c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800214e:	210f      	movs	r1, #15
 8002150:	f04f 30ff 	mov.w	r0, #4294967295
 8002154:	f7ff ff90 	bl	8002078 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002158:	4b05      	ldr	r3, [pc, #20]	; (8002170 <SysTick_Config+0x40>)
 800215a:	2200      	movs	r2, #0
 800215c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215e:	4b04      	ldr	r3, [pc, #16]	; (8002170 <SysTick_Config+0x40>)
 8002160:	2207      	movs	r2, #7
 8002162:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	e000e010 	.word	0xe000e010

08002174 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f7ff ff49 	bl	8002014 <__NVIC_SetPriorityGrouping>
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b086      	sub	sp, #24
 800218e:	af00      	add	r7, sp, #0
 8002190:	4603      	mov	r3, r0
 8002192:	60b9      	str	r1, [r7, #8]
 8002194:	607a      	str	r2, [r7, #4]
 8002196:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800219c:	f7ff ff5e 	bl	800205c <__NVIC_GetPriorityGrouping>
 80021a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	68b9      	ldr	r1, [r7, #8]
 80021a6:	6978      	ldr	r0, [r7, #20]
 80021a8:	f7ff ff90 	bl	80020cc <NVIC_EncodePriority>
 80021ac:	4602      	mov	r2, r0
 80021ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021b2:	4611      	mov	r1, r2
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff ff5f 	bl	8002078 <__NVIC_SetPriority>
}
 80021ba:	bf00      	nop
 80021bc:	3718      	adds	r7, #24
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b082      	sub	sp, #8
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7ff ffb0 	bl	8002130 <SysTick_Config>
 80021d0:	4603      	mov	r3, r0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
	...

080021dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021dc:	b480      	push	{r7}
 80021de:	b087      	sub	sp, #28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80021e6:	2300      	movs	r3, #0
 80021e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80021ee:	2300      	movs	r3, #0
 80021f0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80021f2:	e154      	b.n	800249e <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	2101      	movs	r1, #1
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002200:	4013      	ands	r3, r2
 8002202:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 8146 	beq.w	8002498 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f003 0303 	and.w	r3, r3, #3
 8002214:	2b01      	cmp	r3, #1
 8002216:	d005      	beq.n	8002224 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002220:	2b02      	cmp	r3, #2
 8002222:	d130      	bne.n	8002286 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	2203      	movs	r2, #3
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	43db      	mvns	r3, r3
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	4013      	ands	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	68da      	ldr	r2, [r3, #12]
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	4313      	orrs	r3, r2
 800224c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800225a:	2201      	movs	r2, #1
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	43db      	mvns	r3, r3
 8002264:	693a      	ldr	r2, [r7, #16]
 8002266:	4013      	ands	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	091b      	lsrs	r3, r3, #4
 8002270:	f003 0201 	and.w	r2, r3, #1
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	fa02 f303 	lsl.w	r3, r2, r3
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	4313      	orrs	r3, r2
 800227e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f003 0303 	and.w	r3, r3, #3
 800228e:	2b03      	cmp	r3, #3
 8002290:	d017      	beq.n	80022c2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	2203      	movs	r2, #3
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	43db      	mvns	r3, r3
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	4013      	ands	r3, r2
 80022a8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	689a      	ldr	r2, [r3, #8]
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f003 0303 	and.w	r3, r3, #3
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d123      	bne.n	8002316 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	08da      	lsrs	r2, r3, #3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	3208      	adds	r2, #8
 80022d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022da:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	220f      	movs	r2, #15
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	43db      	mvns	r3, r3
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	4013      	ands	r3, r2
 80022f0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	691a      	ldr	r2, [r3, #16]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	4313      	orrs	r3, r2
 8002306:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	08da      	lsrs	r2, r3, #3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3208      	adds	r2, #8
 8002310:	6939      	ldr	r1, [r7, #16]
 8002312:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	2203      	movs	r2, #3
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	43db      	mvns	r3, r3
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	4013      	ands	r3, r2
 800232c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f003 0203 	and.w	r2, r3, #3
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	4313      	orrs	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002352:	2b00      	cmp	r3, #0
 8002354:	f000 80a0 	beq.w	8002498 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002358:	4b58      	ldr	r3, [pc, #352]	; (80024bc <HAL_GPIO_Init+0x2e0>)
 800235a:	6a1b      	ldr	r3, [r3, #32]
 800235c:	4a57      	ldr	r2, [pc, #348]	; (80024bc <HAL_GPIO_Init+0x2e0>)
 800235e:	f043 0301 	orr.w	r3, r3, #1
 8002362:	6213      	str	r3, [r2, #32]
 8002364:	4b55      	ldr	r3, [pc, #340]	; (80024bc <HAL_GPIO_Init+0x2e0>)
 8002366:	6a1b      	ldr	r3, [r3, #32]
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	60bb      	str	r3, [r7, #8]
 800236e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002370:	4a53      	ldr	r2, [pc, #332]	; (80024c0 <HAL_GPIO_Init+0x2e4>)
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	089b      	lsrs	r3, r3, #2
 8002376:	3302      	adds	r3, #2
 8002378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800237c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	f003 0303 	and.w	r3, r3, #3
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	220f      	movs	r2, #15
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	43db      	mvns	r3, r3
 800238e:	693a      	ldr	r2, [r7, #16]
 8002390:	4013      	ands	r3, r2
 8002392:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4a4b      	ldr	r2, [pc, #300]	; (80024c4 <HAL_GPIO_Init+0x2e8>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d019      	beq.n	80023d0 <HAL_GPIO_Init+0x1f4>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4a4a      	ldr	r2, [pc, #296]	; (80024c8 <HAL_GPIO_Init+0x2ec>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d013      	beq.n	80023cc <HAL_GPIO_Init+0x1f0>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4a49      	ldr	r2, [pc, #292]	; (80024cc <HAL_GPIO_Init+0x2f0>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d00d      	beq.n	80023c8 <HAL_GPIO_Init+0x1ec>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	4a48      	ldr	r2, [pc, #288]	; (80024d0 <HAL_GPIO_Init+0x2f4>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d007      	beq.n	80023c4 <HAL_GPIO_Init+0x1e8>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	4a47      	ldr	r2, [pc, #284]	; (80024d4 <HAL_GPIO_Init+0x2f8>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d101      	bne.n	80023c0 <HAL_GPIO_Init+0x1e4>
 80023bc:	2304      	movs	r3, #4
 80023be:	e008      	b.n	80023d2 <HAL_GPIO_Init+0x1f6>
 80023c0:	2305      	movs	r3, #5
 80023c2:	e006      	b.n	80023d2 <HAL_GPIO_Init+0x1f6>
 80023c4:	2303      	movs	r3, #3
 80023c6:	e004      	b.n	80023d2 <HAL_GPIO_Init+0x1f6>
 80023c8:	2302      	movs	r3, #2
 80023ca:	e002      	b.n	80023d2 <HAL_GPIO_Init+0x1f6>
 80023cc:	2301      	movs	r3, #1
 80023ce:	e000      	b.n	80023d2 <HAL_GPIO_Init+0x1f6>
 80023d0:	2300      	movs	r3, #0
 80023d2:	697a      	ldr	r2, [r7, #20]
 80023d4:	f002 0203 	and.w	r2, r2, #3
 80023d8:	0092      	lsls	r2, r2, #2
 80023da:	4093      	lsls	r3, r2
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	4313      	orrs	r3, r2
 80023e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80023e2:	4937      	ldr	r1, [pc, #220]	; (80024c0 <HAL_GPIO_Init+0x2e4>)
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	089b      	lsrs	r3, r3, #2
 80023e8:	3302      	adds	r3, #2
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023f0:	4b39      	ldr	r3, [pc, #228]	; (80024d8 <HAL_GPIO_Init+0x2fc>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	43db      	mvns	r3, r3
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	4013      	ands	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d003      	beq.n	8002414 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	4313      	orrs	r3, r2
 8002412:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002414:	4a30      	ldr	r2, [pc, #192]	; (80024d8 <HAL_GPIO_Init+0x2fc>)
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800241a:	4b2f      	ldr	r3, [pc, #188]	; (80024d8 <HAL_GPIO_Init+0x2fc>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	43db      	mvns	r3, r3
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	4013      	ands	r3, r2
 8002428:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d003      	beq.n	800243e <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4313      	orrs	r3, r2
 800243c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800243e:	4a26      	ldr	r2, [pc, #152]	; (80024d8 <HAL_GPIO_Init+0x2fc>)
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002444:	4b24      	ldr	r3, [pc, #144]	; (80024d8 <HAL_GPIO_Init+0x2fc>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	43db      	mvns	r3, r3
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	4013      	ands	r3, r2
 8002452:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800245c:	2b00      	cmp	r3, #0
 800245e:	d003      	beq.n	8002468 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	4313      	orrs	r3, r2
 8002466:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002468:	4a1b      	ldr	r2, [pc, #108]	; (80024d8 <HAL_GPIO_Init+0x2fc>)
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800246e:	4b1a      	ldr	r3, [pc, #104]	; (80024d8 <HAL_GPIO_Init+0x2fc>)
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	43db      	mvns	r3, r3
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	4013      	ands	r3, r2
 800247c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4313      	orrs	r3, r2
 8002490:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002492:	4a11      	ldr	r2, [pc, #68]	; (80024d8 <HAL_GPIO_Init+0x2fc>)
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	3301      	adds	r3, #1
 800249c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	fa22 f303 	lsr.w	r3, r2, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f47f aea3 	bne.w	80021f4 <HAL_GPIO_Init+0x18>
  }
}
 80024ae:	bf00      	nop
 80024b0:	bf00      	nop
 80024b2:	371c      	adds	r7, #28
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bc80      	pop	{r7}
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40023800 	.word	0x40023800
 80024c0:	40010000 	.word	0x40010000
 80024c4:	40020000 	.word	0x40020000
 80024c8:	40020400 	.word	0x40020400
 80024cc:	40020800 	.word	0x40020800
 80024d0:	40020c00 	.word	0x40020c00
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40010400 	.word	0x40010400

080024dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	460b      	mov	r3, r1
 80024e6:	807b      	strh	r3, [r7, #2]
 80024e8:	4613      	mov	r3, r2
 80024ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024ec:	787b      	ldrb	r3, [r7, #1]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d003      	beq.n	80024fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024f2:	887a      	ldrh	r2, [r7, #2]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80024f8:	e003      	b.n	8002502 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80024fa:	887b      	ldrh	r3, [r7, #2]
 80024fc:	041a      	lsls	r2, r3, #16
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	619a      	str	r2, [r3, #24]
}
 8002502:	bf00      	nop
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr

0800250c <HAL_LCD_Init>:
  *         The LCD HighDrive can be enabled/disabled using related macros up to user.
  * @param  hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002514:	2300      	movs	r3, #0
 8002516:	60bb      	str	r3, [r7, #8]
  uint8_t counter = 0;
 8002518:	2300      	movs	r3, #0
 800251a:	73fb      	strb	r3, [r7, #15]
    
  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e0a8      	b.n	8002678 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast)); 
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency)); 
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode)); 
  assert_param(IS_LCD_MUXSEGMENT(hlcd->Init.MuxSegment));
  
  if(hlcd->State == HAL_LCD_STATE_RESET)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800252c:	b2db      	uxtb	r3, r3
 800252e:	2b00      	cmp	r3, #0
 8002530:	d106      	bne.n	8002540 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff f96e 	bl	800181c <HAL_LCD_MspInit>
  }
  
  hlcd->State = HAL_LCD_STATE_BUSY;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2202      	movs	r2, #2
 8002544:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 0201 	bic.w	r2, r2, #1
 8002556:	601a      	str	r2, [r3, #0]
  
  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002558:	2300      	movs	r3, #0
 800255a:	73fb      	strb	r3, [r7, #15]
 800255c:	e00a      	b.n	8002574 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	7bfb      	ldrb	r3, [r7, #15]
 8002564:	3304      	adds	r3, #4
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	4413      	add	r3, r2
 800256a:	2200      	movs	r2, #0
 800256c:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800256e:	7bfb      	ldrb	r3, [r7, #15]
 8002570:	3301      	adds	r3, #1
 8002572:	73fb      	strb	r3, [r7, #15]
 8002574:	7bfb      	ldrb	r3, [r7, #15]
 8002576:	2b0f      	cmp	r3, #15
 8002578:	d9f1      	bls.n	800255e <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  SET_BIT(hlcd->Instance->SR, LCD_SR_UDR);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	689a      	ldr	r2, [r3, #8]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f042 0204 	orr.w	r2, r2, #4
 8002588:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value 
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD[0] bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	4b3b      	ldr	r3, [pc, #236]	; (8002680 <HAL_LCD_Init+0x174>)
 8002592:	4013      	ands	r3, r2
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6851      	ldr	r1, [r2, #4]
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	6892      	ldr	r2, [r2, #8]
 800259c:	4311      	orrs	r1, r2
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80025a2:	4311      	orrs	r1, r2
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80025a8:	4311      	orrs	r1, r2
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	69d2      	ldr	r2, [r2, #28]
 80025ae:	4311      	orrs	r1, r2
 80025b0:	687a      	ldr	r2, [r7, #4]
 80025b2:	6a12      	ldr	r2, [r2, #32]
 80025b4:	4311      	orrs	r1, r2
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	6992      	ldr	r2, [r2, #24]
 80025ba:	4311      	orrs	r1, r2
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80025c0:	4311      	orrs	r1, r2
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	6812      	ldr	r2, [r2, #0]
 80025c6:	430b      	orrs	r3, r1
 80025c8:	6053      	str	r3, [r2, #4]
             hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register 
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 f94e 	bl	800286c <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value 
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	431a      	orrs	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	695b      	ldr	r3, [r3, #20]
 80025e8:	431a      	orrs	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	431a      	orrs	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	430a      	orrs	r2, r1
 80025f6:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));
  
  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f042 0201 	orr.w	r2, r2, #1
 8002606:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002608:	f7ff fa42 	bl	8001a90 <HAL_GetTick>
 800260c:	60b8      	str	r0, [r7, #8]
      
  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800260e:	e00c      	b.n	800262a <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002610:	f7ff fa3e 	bl	8001a90 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800261e:	d904      	bls.n	800262a <HAL_LCD_Init+0x11e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;     
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2208      	movs	r2, #8
 8002624:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e026      	b.n	8002678 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	2b01      	cmp	r3, #1
 8002636:	d1eb      	bne.n	8002610 <HAL_LCD_Init+0x104>
    } 
  }
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002638:	f7ff fa2a 	bl	8001a90 <HAL_GetTick>
 800263c:	60b8      	str	r0, [r7, #8]
  
  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800263e:	e00c      	b.n	800265a <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002640:	f7ff fa26 	bl	8001a90 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800264e:	d904      	bls.n	800265a <HAL_LCD_Init+0x14e>
    {   
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;  
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2210      	movs	r2, #16
 8002654:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e00e      	b.n	8002678 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f003 0310 	and.w	r3, r3, #16
 8002664:	2b10      	cmp	r3, #16
 8002666:	d1eb      	bne.n	8002640 <HAL_LCD_Init+0x134>
    } 
  }
 
  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2201      	movs	r2, #1
 8002672:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	fc00000f 	.word	0xfc00000f

08002684 <HAL_LCD_Write>:
  * @param  RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param  Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
 8002690:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00; 
 8002692:	2300      	movs	r3, #0
 8002694:	617b      	str	r3, [r7, #20]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800269c:	b2db      	uxtb	r3, r3
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d005      	beq.n	80026ae <HAL_LCD_Write+0x2a>
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d144      	bne.n	8002738 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));
    
    if(hlcd->State == HAL_LCD_STATE_READY)
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d12a      	bne.n	8002710 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d101      	bne.n	80026c8 <HAL_LCD_Write+0x44>
 80026c4:	2302      	movs	r3, #2
 80026c6:	e038      	b.n	800273a <HAL_LCD_Write+0xb6>
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2202      	movs	r2, #2
 80026d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 80026d8:	f7ff f9da 	bl	8001a90 <HAL_GetTick>
 80026dc:	6178      	str	r0, [r7, #20]
      
      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80026de:	e010      	b.n	8002702 <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80026e0:	f7ff f9d6 	bl	8001a90 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026ee:	d908      	bls.n	8002702 <HAL_LCD_Write+0x7e>
        { 
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2202      	movs	r2, #2
 80026f4:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          
          return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e01b      	b.n	800273a <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f003 0304 	and.w	r3, r3, #4
 800270c:	2b04      	cmp	r3, #4
 800270e:	d0e7      	beq.n	80026e0 <HAL_LCD_Write+0x5c>
        } 
      }
    }
    
    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	3304      	adds	r3, #4
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4413      	add	r3, r2
 800271c:	685a      	ldr	r2, [r3, #4]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	401a      	ands	r2, r3
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	6819      	ldr	r1, [r3, #0]
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	431a      	orrs	r2, r3
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	3304      	adds	r3, #4
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	440b      	add	r3, r1
 8002732:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8002734:	2300      	movs	r3, #0
 8002736:	e000      	b.n	800273a <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
  }
}
 800273a:	4618      	mov	r0, r3
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <HAL_LCD_Clear>:
  * @brief Clears the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	b084      	sub	sp, #16
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 800274a:	2300      	movs	r3, #0
 800274c:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 800274e:	2300      	movs	r3, #0
 8002750:	60fb      	str	r3, [r7, #12]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002758:	b2db      	uxtb	r3, r3
 800275a:	2b01      	cmp	r3, #1
 800275c:	d005      	beq.n	800276a <HAL_LCD_Clear+0x28>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d140      	bne.n	80027ec <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <HAL_LCD_Clear+0x36>
 8002774:	2302      	movs	r3, #2
 8002776:	e03a      	b.n	80027ee <HAL_LCD_Clear+0xac>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    hlcd->State = HAL_LCD_STATE_BUSY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2202      	movs	r2, #2
 8002784:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002788:	f7ff f982 	bl	8001a90 <HAL_GetTick>
 800278c:	60b8      	str	r0, [r7, #8]
    
    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800278e:	e010      	b.n	80027b2 <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002790:	f7ff f97e 	bl	8001a90 <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800279e:	d908      	bls.n	80027b2 <HAL_LCD_Clear+0x70>
      { 
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2202      	movs	r2, #2
 80027a4:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e01d      	b.n	80027ee <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	2b04      	cmp	r3, #4
 80027be:	d0e7      	beq.n	8002790 <HAL_LCD_Clear+0x4e>
      } 
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80027c0:	2300      	movs	r3, #0
 80027c2:	60fb      	str	r3, [r7, #12]
 80027c4:	e00a      	b.n	80027dc <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	3304      	adds	r3, #4
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	4413      	add	r3, r2
 80027d2:	2200      	movs	r2, #0
 80027d4:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	3301      	adds	r3, #1
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2b0f      	cmp	r3, #15
 80027e0:	d9f1      	bls.n	80027c6 <HAL_LCD_Clear+0x84>
    }
    
    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);     
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 f807 	bl	80027f6 <HAL_LCD_UpdateDisplayRequest>
    
    return HAL_OK;
 80027e8:	2300      	movs	r3, #0
 80027ea:	e000      	b.n	80027ee <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
  }
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if 
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.    
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b084      	sub	sp, #16
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80027fe:	2300      	movs	r3, #0
 8002800:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2208      	movs	r2, #8
 8002808:	60da      	str	r2, [r3, #12]
  
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f042 0204 	orr.w	r2, r2, #4
 8002818:	609a      	str	r2, [r3, #8]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 800281a:	f7ff f939 	bl	8001a90 <HAL_GetTick>
 800281e:	60f8      	str	r0, [r7, #12]
  
  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002820:	e010      	b.n	8002844 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002822:	f7ff f935 	bl	8001a90 <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002830:	d908      	bls.n	8002844 <HAL_LCD_UpdateDisplayRequest+0x4e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2204      	movs	r2, #4
 8002836:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
      return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e00f      	b.n	8002864 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f003 0308 	and.w	r3, r3, #8
 800284e:	2b08      	cmp	r3, #8
 8002850:	d1e7      	bne.n	8002822 <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2201      	movs	r2, #1
 8002856:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3710      	adds	r7, #16
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}

0800286c <LCD_WaitForSynchro>:
  * @brief  Waits until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 8002874:	2300      	movs	r3, #0
 8002876:	60fb      	str	r3, [r7, #12]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002878:	f7ff f90a 	bl	8001a90 <HAL_GetTick>
 800287c:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800287e:	e00c      	b.n	800289a <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002880:	f7ff f906 	bl	8001a90 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800288e:	d904      	bls.n	800289a <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2201      	movs	r2, #1
 8002894:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e007      	b.n	80028aa <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f003 0320 	and.w	r3, r3, #32
 80028a4:	2b20      	cmp	r3, #32
 80028a6:	d1eb      	bne.n	8002880 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
	...

080028b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b088      	sub	sp, #32
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e31d      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028c6:	4b94      	ldr	r3, [pc, #592]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f003 030c 	and.w	r3, r3, #12
 80028ce:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028d0:	4b91      	ldr	r3, [pc, #580]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028d8:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d07b      	beq.n	80029de <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	2b08      	cmp	r3, #8
 80028ea:	d006      	beq.n	80028fa <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	2b0c      	cmp	r3, #12
 80028f0:	d10f      	bne.n	8002912 <HAL_RCC_OscConfig+0x5e>
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028f8:	d10b      	bne.n	8002912 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028fa:	4b87      	ldr	r3, [pc, #540]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d06a      	beq.n	80029dc <HAL_RCC_OscConfig+0x128>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d166      	bne.n	80029dc <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e2f7      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d106      	bne.n	8002928 <HAL_RCC_OscConfig+0x74>
 800291a:	4b7f      	ldr	r3, [pc, #508]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a7e      	ldr	r2, [pc, #504]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002924:	6013      	str	r3, [r2, #0]
 8002926:	e02d      	b.n	8002984 <HAL_RCC_OscConfig+0xd0>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d10c      	bne.n	800294a <HAL_RCC_OscConfig+0x96>
 8002930:	4b79      	ldr	r3, [pc, #484]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a78      	ldr	r2, [pc, #480]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002936:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800293a:	6013      	str	r3, [r2, #0]
 800293c:	4b76      	ldr	r3, [pc, #472]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a75      	ldr	r2, [pc, #468]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002942:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002946:	6013      	str	r3, [r2, #0]
 8002948:	e01c      	b.n	8002984 <HAL_RCC_OscConfig+0xd0>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	2b05      	cmp	r3, #5
 8002950:	d10c      	bne.n	800296c <HAL_RCC_OscConfig+0xb8>
 8002952:	4b71      	ldr	r3, [pc, #452]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a70      	ldr	r2, [pc, #448]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002958:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800295c:	6013      	str	r3, [r2, #0]
 800295e:	4b6e      	ldr	r3, [pc, #440]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a6d      	ldr	r2, [pc, #436]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002968:	6013      	str	r3, [r2, #0]
 800296a:	e00b      	b.n	8002984 <HAL_RCC_OscConfig+0xd0>
 800296c:	4b6a      	ldr	r3, [pc, #424]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a69      	ldr	r2, [pc, #420]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002972:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002976:	6013      	str	r3, [r2, #0]
 8002978:	4b67      	ldr	r3, [pc, #412]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a66      	ldr	r2, [pc, #408]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 800297e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002982:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d013      	beq.n	80029b4 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298c:	f7ff f880 	bl	8001a90 <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002994:	f7ff f87c 	bl	8001a90 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b64      	cmp	r3, #100	; 0x64
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e2ad      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80029a6:	4b5c      	ldr	r3, [pc, #368]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d0f0      	beq.n	8002994 <HAL_RCC_OscConfig+0xe0>
 80029b2:	e014      	b.n	80029de <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b4:	f7ff f86c 	bl	8001a90 <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80029ba:	e008      	b.n	80029ce <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029bc:	f7ff f868 	bl	8001a90 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b64      	cmp	r3, #100	; 0x64
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e299      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80029ce:	4b52      	ldr	r3, [pc, #328]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1f0      	bne.n	80029bc <HAL_RCC_OscConfig+0x108>
 80029da:	e000      	b.n	80029de <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d05a      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	2b04      	cmp	r3, #4
 80029ee:	d005      	beq.n	80029fc <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	2b0c      	cmp	r3, #12
 80029f4:	d119      	bne.n	8002a2a <HAL_RCC_OscConfig+0x176>
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d116      	bne.n	8002a2a <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029fc:	4b46      	ldr	r3, [pc, #280]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d005      	beq.n	8002a14 <HAL_RCC_OscConfig+0x160>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d001      	beq.n	8002a14 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e276      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a14:	4b40      	ldr	r3, [pc, #256]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	691b      	ldr	r3, [r3, #16]
 8002a20:	021b      	lsls	r3, r3, #8
 8002a22:	493d      	ldr	r1, [pc, #244]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a28:	e03a      	b.n	8002aa0 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	68db      	ldr	r3, [r3, #12]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d020      	beq.n	8002a74 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a32:	4b3a      	ldr	r3, [pc, #232]	; (8002b1c <HAL_RCC_OscConfig+0x268>)
 8002a34:	2201      	movs	r2, #1
 8002a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a38:	f7ff f82a 	bl	8001a90 <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a40:	f7ff f826 	bl	8001a90 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e257      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a52:	4b31      	ldr	r3, [pc, #196]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a5e:	4b2e      	ldr	r3, [pc, #184]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	021b      	lsls	r3, r3, #8
 8002a6c:	492a      	ldr	r1, [pc, #168]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	604b      	str	r3, [r1, #4]
 8002a72:	e015      	b.n	8002aa0 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a74:	4b29      	ldr	r3, [pc, #164]	; (8002b1c <HAL_RCC_OscConfig+0x268>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7a:	f7ff f809 	bl	8001a90 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a82:	f7ff f805 	bl	8001a90 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e236      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a94:	4b20      	ldr	r3, [pc, #128]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0302 	and.w	r3, r3, #2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1f0      	bne.n	8002a82 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0310 	and.w	r3, r3, #16
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 80b8 	beq.w	8002c1e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d170      	bne.n	8002b96 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ab4:	4b18      	ldr	r3, [pc, #96]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d005      	beq.n	8002acc <HAL_RCC_OscConfig+0x218>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d101      	bne.n	8002acc <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e21a      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a1a      	ldr	r2, [r3, #32]
 8002ad0:	4b11      	ldr	r3, [pc, #68]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d921      	bls.n	8002b20 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a1b      	ldr	r3, [r3, #32]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f000 fc4b 	bl	800337c <RCC_SetFlashLatencyFromMSIRange>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e208      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002af0:	4b09      	ldr	r3, [pc, #36]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a1b      	ldr	r3, [r3, #32]
 8002afc:	4906      	ldr	r1, [pc, #24]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002afe:	4313      	orrs	r3, r2
 8002b00:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b02:	4b05      	ldr	r3, [pc, #20]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	69db      	ldr	r3, [r3, #28]
 8002b0e:	061b      	lsls	r3, r3, #24
 8002b10:	4901      	ldr	r1, [pc, #4]	; (8002b18 <HAL_RCC_OscConfig+0x264>)
 8002b12:	4313      	orrs	r3, r2
 8002b14:	604b      	str	r3, [r1, #4]
 8002b16:	e020      	b.n	8002b5a <HAL_RCC_OscConfig+0x2a6>
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b20:	4b99      	ldr	r3, [pc, #612]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	4996      	ldr	r1, [pc, #600]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b32:	4b95      	ldr	r3, [pc, #596]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	69db      	ldr	r3, [r3, #28]
 8002b3e:	061b      	lsls	r3, r3, #24
 8002b40:	4991      	ldr	r1, [pc, #580]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002b42:	4313      	orrs	r3, r2
 8002b44:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f000 fc16 	bl	800337c <RCC_SetFlashLatencyFromMSIRange>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e1d3      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	0b5b      	lsrs	r3, r3, #13
 8002b60:	3301      	adds	r3, #1
 8002b62:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002b66:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002b6a:	4a87      	ldr	r2, [pc, #540]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002b6c:	6892      	ldr	r2, [r2, #8]
 8002b6e:	0912      	lsrs	r2, r2, #4
 8002b70:	f002 020f 	and.w	r2, r2, #15
 8002b74:	4985      	ldr	r1, [pc, #532]	; (8002d8c <HAL_RCC_OscConfig+0x4d8>)
 8002b76:	5c8a      	ldrb	r2, [r1, r2]
 8002b78:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002b7a:	4a85      	ldr	r2, [pc, #532]	; (8002d90 <HAL_RCC_OscConfig+0x4dc>)
 8002b7c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002b7e:	4b85      	ldr	r3, [pc, #532]	; (8002d94 <HAL_RCC_OscConfig+0x4e0>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7fe ff38 	bl	80019f8 <HAL_InitTick>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002b8c:	7bfb      	ldrb	r3, [r7, #15]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d045      	beq.n	8002c1e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002b92:	7bfb      	ldrb	r3, [r7, #15]
 8002b94:	e1b5      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d029      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b9e:	4b7e      	ldr	r3, [pc, #504]	; (8002d98 <HAL_RCC_OscConfig+0x4e4>)
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba4:	f7fe ff74 	bl	8001a90 <HAL_GetTick>
 8002ba8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bac:	f7fe ff70 	bl	8001a90 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e1a1      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002bbe:	4b72      	ldr	r3, [pc, #456]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d0f0      	beq.n	8002bac <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bca:	4b6f      	ldr	r3, [pc, #444]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6a1b      	ldr	r3, [r3, #32]
 8002bd6:	496c      	ldr	r1, [pc, #432]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bdc:	4b6a      	ldr	r3, [pc, #424]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	061b      	lsls	r3, r3, #24
 8002bea:	4967      	ldr	r1, [pc, #412]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	604b      	str	r3, [r1, #4]
 8002bf0:	e015      	b.n	8002c1e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002bf2:	4b69      	ldr	r3, [pc, #420]	; (8002d98 <HAL_RCC_OscConfig+0x4e4>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf8:	f7fe ff4a 	bl	8001a90 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c00:	f7fe ff46 	bl	8001a90 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e177      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002c12:	4b5d      	ldr	r3, [pc, #372]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d030      	beq.n	8002c8c <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d016      	beq.n	8002c60 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c32:	4b5a      	ldr	r3, [pc, #360]	; (8002d9c <HAL_RCC_OscConfig+0x4e8>)
 8002c34:	2201      	movs	r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c38:	f7fe ff2a 	bl	8001a90 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c40:	f7fe ff26 	bl	8001a90 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e157      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c52:	4b4d      	ldr	r3, [pc, #308]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0f0      	beq.n	8002c40 <HAL_RCC_OscConfig+0x38c>
 8002c5e:	e015      	b.n	8002c8c <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c60:	4b4e      	ldr	r3, [pc, #312]	; (8002d9c <HAL_RCC_OscConfig+0x4e8>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c66:	f7fe ff13 	bl	8001a90 <HAL_GetTick>
 8002c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c6c:	e008      	b.n	8002c80 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c6e:	f7fe ff0f 	bl	8001a90 <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d901      	bls.n	8002c80 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e140      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c80:	4b41      	ldr	r3, [pc, #260]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1f0      	bne.n	8002c6e <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0304 	and.w	r3, r3, #4
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 80b5 	beq.w	8002e04 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c9e:	4b3a      	ldr	r3, [pc, #232]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10d      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002caa:	4b37      	ldr	r3, [pc, #220]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cae:	4a36      	ldr	r2, [pc, #216]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002cb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cb4:	6253      	str	r3, [r2, #36]	; 0x24
 8002cb6:	4b34      	ldr	r3, [pc, #208]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cbe:	60bb      	str	r3, [r7, #8]
 8002cc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc6:	4b36      	ldr	r3, [pc, #216]	; (8002da0 <HAL_RCC_OscConfig+0x4ec>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d118      	bne.n	8002d04 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cd2:	4b33      	ldr	r3, [pc, #204]	; (8002da0 <HAL_RCC_OscConfig+0x4ec>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a32      	ldr	r2, [pc, #200]	; (8002da0 <HAL_RCC_OscConfig+0x4ec>)
 8002cd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cde:	f7fe fed7 	bl	8001a90 <HAL_GetTick>
 8002ce2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ce6:	f7fe fed3 	bl	8001a90 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b64      	cmp	r3, #100	; 0x64
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e104      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf8:	4b29      	ldr	r3, [pc, #164]	; (8002da0 <HAL_RCC_OscConfig+0x4ec>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d0f0      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d106      	bne.n	8002d1a <HAL_RCC_OscConfig+0x466>
 8002d0c:	4b1e      	ldr	r3, [pc, #120]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d10:	4a1d      	ldr	r2, [pc, #116]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d16:	6353      	str	r3, [r2, #52]	; 0x34
 8002d18:	e02d      	b.n	8002d76 <HAL_RCC_OscConfig+0x4c2>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d10c      	bne.n	8002d3c <HAL_RCC_OscConfig+0x488>
 8002d22:	4b19      	ldr	r3, [pc, #100]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d26:	4a18      	ldr	r2, [pc, #96]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d2c:	6353      	str	r3, [r2, #52]	; 0x34
 8002d2e:	4b16      	ldr	r3, [pc, #88]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d32:	4a15      	ldr	r2, [pc, #84]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d38:	6353      	str	r3, [r2, #52]	; 0x34
 8002d3a:	e01c      	b.n	8002d76 <HAL_RCC_OscConfig+0x4c2>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	2b05      	cmp	r3, #5
 8002d42:	d10c      	bne.n	8002d5e <HAL_RCC_OscConfig+0x4aa>
 8002d44:	4b10      	ldr	r3, [pc, #64]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d48:	4a0f      	ldr	r2, [pc, #60]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d4e:	6353      	str	r3, [r2, #52]	; 0x34
 8002d50:	4b0d      	ldr	r3, [pc, #52]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d54:	4a0c      	ldr	r2, [pc, #48]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d5a:	6353      	str	r3, [r2, #52]	; 0x34
 8002d5c:	e00b      	b.n	8002d76 <HAL_RCC_OscConfig+0x4c2>
 8002d5e:	4b0a      	ldr	r3, [pc, #40]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d62:	4a09      	ldr	r2, [pc, #36]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d68:	6353      	str	r3, [r2, #52]	; 0x34
 8002d6a:	4b07      	ldr	r3, [pc, #28]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d6e:	4a06      	ldr	r2, [pc, #24]	; (8002d88 <HAL_RCC_OscConfig+0x4d4>)
 8002d70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d74:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d024      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d7e:	f7fe fe87 	bl	8001a90 <HAL_GetTick>
 8002d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d84:	e019      	b.n	8002dba <HAL_RCC_OscConfig+0x506>
 8002d86:	bf00      	nop
 8002d88:	40023800 	.word	0x40023800
 8002d8c:	08003744 	.word	0x08003744
 8002d90:	20000004 	.word	0x20000004
 8002d94:	20000008 	.word	0x20000008
 8002d98:	42470020 	.word	0x42470020
 8002d9c:	42470680 	.word	0x42470680
 8002da0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002da4:	f7fe fe74 	bl	8001a90 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e0a3      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dba:	4b54      	ldr	r3, [pc, #336]	; (8002f0c <HAL_RCC_OscConfig+0x658>)
 8002dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0ee      	beq.n	8002da4 <HAL_RCC_OscConfig+0x4f0>
 8002dc6:	e014      	b.n	8002df2 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dc8:	f7fe fe62 	bl	8001a90 <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002dce:	e00a      	b.n	8002de6 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dd0:	f7fe fe5e 	bl	8001a90 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e08d      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002de6:	4b49      	ldr	r3, [pc, #292]	; (8002f0c <HAL_RCC_OscConfig+0x658>)
 8002de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1ee      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002df2:	7ffb      	ldrb	r3, [r7, #31]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d105      	bne.n	8002e04 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002df8:	4b44      	ldr	r3, [pc, #272]	; (8002f0c <HAL_RCC_OscConfig+0x658>)
 8002dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfc:	4a43      	ldr	r2, [pc, #268]	; (8002f0c <HAL_RCC_OscConfig+0x658>)
 8002dfe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e02:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d079      	beq.n	8002f00 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e0c:	69bb      	ldr	r3, [r7, #24]
 8002e0e:	2b0c      	cmp	r3, #12
 8002e10:	d056      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d13b      	bne.n	8002e92 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e1a:	4b3d      	ldr	r3, [pc, #244]	; (8002f10 <HAL_RCC_OscConfig+0x65c>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e20:	f7fe fe36 	bl	8001a90 <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e28:	f7fe fe32 	bl	8001a90 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e063      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e3a:	4b34      	ldr	r3, [pc, #208]	; (8002f0c <HAL_RCC_OscConfig+0x658>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1f0      	bne.n	8002e28 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e46:	4b31      	ldr	r3, [pc, #196]	; (8002f0c <HAL_RCC_OscConfig+0x658>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e56:	4319      	orrs	r1, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5c:	430b      	orrs	r3, r1
 8002e5e:	492b      	ldr	r1, [pc, #172]	; (8002f0c <HAL_RCC_OscConfig+0x658>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e64:	4b2a      	ldr	r3, [pc, #168]	; (8002f10 <HAL_RCC_OscConfig+0x65c>)
 8002e66:	2201      	movs	r2, #1
 8002e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e6a:	f7fe fe11 	bl	8001a90 <HAL_GetTick>
 8002e6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e70:	e008      	b.n	8002e84 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e72:	f7fe fe0d 	bl	8001a90 <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e03e      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e84:	4b21      	ldr	r3, [pc, #132]	; (8002f0c <HAL_RCC_OscConfig+0x658>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0f0      	beq.n	8002e72 <HAL_RCC_OscConfig+0x5be>
 8002e90:	e036      	b.n	8002f00 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e92:	4b1f      	ldr	r3, [pc, #124]	; (8002f10 <HAL_RCC_OscConfig+0x65c>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e98:	f7fe fdfa 	bl	8001a90 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ea0:	f7fe fdf6 	bl	8001a90 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e027      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002eb2:	4b16      	ldr	r3, [pc, #88]	; (8002f0c <HAL_RCC_OscConfig+0x658>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x5ec>
 8002ebe:	e01f      	b.n	8002f00 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d101      	bne.n	8002ecc <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e01a      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ecc:	4b0f      	ldr	r3, [pc, #60]	; (8002f0c <HAL_RCC_OscConfig+0x658>)
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d10d      	bne.n	8002efc <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d106      	bne.n	8002efc <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d001      	beq.n	8002f00 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e000      	b.n	8002f02 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3720      	adds	r7, #32
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	42470060 	.word	0x42470060

08002f14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e11a      	b.n	800315e <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f28:	4b8f      	ldr	r3, [pc, #572]	; (8003168 <HAL_RCC_ClockConfig+0x254>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0301 	and.w	r3, r3, #1
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d919      	bls.n	8002f6a <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d105      	bne.n	8002f48 <HAL_RCC_ClockConfig+0x34>
 8002f3c:	4b8a      	ldr	r3, [pc, #552]	; (8003168 <HAL_RCC_ClockConfig+0x254>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a89      	ldr	r2, [pc, #548]	; (8003168 <HAL_RCC_ClockConfig+0x254>)
 8002f42:	f043 0304 	orr.w	r3, r3, #4
 8002f46:	6013      	str	r3, [r2, #0]
 8002f48:	4b87      	ldr	r3, [pc, #540]	; (8003168 <HAL_RCC_ClockConfig+0x254>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f023 0201 	bic.w	r2, r3, #1
 8002f50:	4985      	ldr	r1, [pc, #532]	; (8003168 <HAL_RCC_ClockConfig+0x254>)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f58:	4b83      	ldr	r3, [pc, #524]	; (8003168 <HAL_RCC_ClockConfig+0x254>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	683a      	ldr	r2, [r7, #0]
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d001      	beq.n	8002f6a <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e0f9      	b.n	800315e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d008      	beq.n	8002f88 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f76:	4b7d      	ldr	r3, [pc, #500]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	497a      	ldr	r1, [pc, #488]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0301 	and.w	r3, r3, #1
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	f000 808e 	beq.w	80030b2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d107      	bne.n	8002fae <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f9e:	4b73      	ldr	r3, [pc, #460]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d121      	bne.n	8002fee <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e0d7      	b.n	800315e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	2b03      	cmp	r3, #3
 8002fb4:	d107      	bne.n	8002fc6 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fb6:	4b6d      	ldr	r3, [pc, #436]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d115      	bne.n	8002fee <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e0cb      	b.n	800315e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d107      	bne.n	8002fde <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002fce:	4b67      	ldr	r3, [pc, #412]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d109      	bne.n	8002fee <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e0bf      	b.n	800315e <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002fde:	4b63      	ldr	r3, [pc, #396]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e0b7      	b.n	800315e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fee:	4b5f      	ldr	r3, [pc, #380]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f023 0203 	bic.w	r2, r3, #3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	495c      	ldr	r1, [pc, #368]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003000:	f7fe fd46 	bl	8001a90 <HAL_GetTick>
 8003004:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	2b02      	cmp	r3, #2
 800300c:	d112      	bne.n	8003034 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800300e:	e00a      	b.n	8003026 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003010:	f7fe fd3e 	bl	8001a90 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	f241 3288 	movw	r2, #5000	; 0x1388
 800301e:	4293      	cmp	r3, r2
 8003020:	d901      	bls.n	8003026 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e09b      	b.n	800315e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003026:	4b51      	ldr	r3, [pc, #324]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f003 030c 	and.w	r3, r3, #12
 800302e:	2b08      	cmp	r3, #8
 8003030:	d1ee      	bne.n	8003010 <HAL_RCC_ClockConfig+0xfc>
 8003032:	e03e      	b.n	80030b2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	2b03      	cmp	r3, #3
 800303a:	d112      	bne.n	8003062 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800303c:	e00a      	b.n	8003054 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800303e:	f7fe fd27 	bl	8001a90 <HAL_GetTick>
 8003042:	4602      	mov	r2, r0
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	f241 3288 	movw	r2, #5000	; 0x1388
 800304c:	4293      	cmp	r3, r2
 800304e:	d901      	bls.n	8003054 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e084      	b.n	800315e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003054:	4b45      	ldr	r3, [pc, #276]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f003 030c 	and.w	r3, r3, #12
 800305c:	2b0c      	cmp	r3, #12
 800305e:	d1ee      	bne.n	800303e <HAL_RCC_ClockConfig+0x12a>
 8003060:	e027      	b.n	80030b2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	2b01      	cmp	r3, #1
 8003068:	d11d      	bne.n	80030a6 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800306a:	e00a      	b.n	8003082 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800306c:	f7fe fd10 	bl	8001a90 <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	f241 3288 	movw	r2, #5000	; 0x1388
 800307a:	4293      	cmp	r3, r2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e06d      	b.n	800315e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003082:	4b3a      	ldr	r3, [pc, #232]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 030c 	and.w	r3, r3, #12
 800308a:	2b04      	cmp	r3, #4
 800308c:	d1ee      	bne.n	800306c <HAL_RCC_ClockConfig+0x158>
 800308e:	e010      	b.n	80030b2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003090:	f7fe fcfe 	bl	8001a90 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	f241 3288 	movw	r2, #5000	; 0x1388
 800309e:	4293      	cmp	r3, r2
 80030a0:	d901      	bls.n	80030a6 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e05b      	b.n	800315e <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80030a6:	4b31      	ldr	r3, [pc, #196]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f003 030c 	and.w	r3, r3, #12
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1ee      	bne.n	8003090 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030b2:	4b2d      	ldr	r3, [pc, #180]	; (8003168 <HAL_RCC_ClockConfig+0x254>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	683a      	ldr	r2, [r7, #0]
 80030bc:	429a      	cmp	r2, r3
 80030be:	d219      	bcs.n	80030f4 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d105      	bne.n	80030d2 <HAL_RCC_ClockConfig+0x1be>
 80030c6:	4b28      	ldr	r3, [pc, #160]	; (8003168 <HAL_RCC_ClockConfig+0x254>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a27      	ldr	r2, [pc, #156]	; (8003168 <HAL_RCC_ClockConfig+0x254>)
 80030cc:	f043 0304 	orr.w	r3, r3, #4
 80030d0:	6013      	str	r3, [r2, #0]
 80030d2:	4b25      	ldr	r3, [pc, #148]	; (8003168 <HAL_RCC_ClockConfig+0x254>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f023 0201 	bic.w	r2, r3, #1
 80030da:	4923      	ldr	r1, [pc, #140]	; (8003168 <HAL_RCC_ClockConfig+0x254>)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	4313      	orrs	r3, r2
 80030e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030e2:	4b21      	ldr	r3, [pc, #132]	; (8003168 <HAL_RCC_ClockConfig+0x254>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	683a      	ldr	r2, [r7, #0]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d001      	beq.n	80030f4 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e034      	b.n	800315e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d008      	beq.n	8003112 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003100:	4b1a      	ldr	r3, [pc, #104]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	4917      	ldr	r1, [pc, #92]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 800310e:	4313      	orrs	r3, r2
 8003110:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0308 	and.w	r3, r3, #8
 800311a:	2b00      	cmp	r3, #0
 800311c:	d009      	beq.n	8003132 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800311e:	4b13      	ldr	r3, [pc, #76]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	490f      	ldr	r1, [pc, #60]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 800312e:	4313      	orrs	r3, r2
 8003130:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003132:	f000 f823 	bl	800317c <HAL_RCC_GetSysClockFreq>
 8003136:	4602      	mov	r2, r0
 8003138:	4b0c      	ldr	r3, [pc, #48]	; (800316c <HAL_RCC_ClockConfig+0x258>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	091b      	lsrs	r3, r3, #4
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	490b      	ldr	r1, [pc, #44]	; (8003170 <HAL_RCC_ClockConfig+0x25c>)
 8003144:	5ccb      	ldrb	r3, [r1, r3]
 8003146:	fa22 f303 	lsr.w	r3, r2, r3
 800314a:	4a0a      	ldr	r2, [pc, #40]	; (8003174 <HAL_RCC_ClockConfig+0x260>)
 800314c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800314e:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <HAL_RCC_ClockConfig+0x264>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4618      	mov	r0, r3
 8003154:	f7fe fc50 	bl	80019f8 <HAL_InitTick>
 8003158:	4603      	mov	r3, r0
 800315a:	72fb      	strb	r3, [r7, #11]

  return status;
 800315c:	7afb      	ldrb	r3, [r7, #11]
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	40023c00 	.word	0x40023c00
 800316c:	40023800 	.word	0x40023800
 8003170:	08003744 	.word	0x08003744
 8003174:	20000004 	.word	0x20000004
 8003178:	20000008 	.word	0x20000008

0800317c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800317c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003180:	b092      	sub	sp, #72	; 0x48
 8003182:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003184:	4b79      	ldr	r3, [pc, #484]	; (800336c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800318a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800318c:	f003 030c 	and.w	r3, r3, #12
 8003190:	2b0c      	cmp	r3, #12
 8003192:	d00d      	beq.n	80031b0 <HAL_RCC_GetSysClockFreq+0x34>
 8003194:	2b0c      	cmp	r3, #12
 8003196:	f200 80d5 	bhi.w	8003344 <HAL_RCC_GetSysClockFreq+0x1c8>
 800319a:	2b04      	cmp	r3, #4
 800319c:	d002      	beq.n	80031a4 <HAL_RCC_GetSysClockFreq+0x28>
 800319e:	2b08      	cmp	r3, #8
 80031a0:	d003      	beq.n	80031aa <HAL_RCC_GetSysClockFreq+0x2e>
 80031a2:	e0cf      	b.n	8003344 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031a4:	4b72      	ldr	r3, [pc, #456]	; (8003370 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80031a6:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80031a8:	e0da      	b.n	8003360 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031aa:	4b72      	ldr	r3, [pc, #456]	; (8003374 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80031ac:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80031ae:	e0d7      	b.n	8003360 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80031b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031b2:	0c9b      	lsrs	r3, r3, #18
 80031b4:	f003 020f 	and.w	r2, r3, #15
 80031b8:	4b6f      	ldr	r3, [pc, #444]	; (8003378 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80031ba:	5c9b      	ldrb	r3, [r3, r2]
 80031bc:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80031be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031c0:	0d9b      	lsrs	r3, r3, #22
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	3301      	adds	r3, #1
 80031c8:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031ca:	4b68      	ldr	r3, [pc, #416]	; (800336c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d05d      	beq.n	8003292 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80031d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031d8:	2200      	movs	r2, #0
 80031da:	4618      	mov	r0, r3
 80031dc:	4611      	mov	r1, r2
 80031de:	4604      	mov	r4, r0
 80031e0:	460d      	mov	r5, r1
 80031e2:	4622      	mov	r2, r4
 80031e4:	462b      	mov	r3, r5
 80031e6:	f04f 0000 	mov.w	r0, #0
 80031ea:	f04f 0100 	mov.w	r1, #0
 80031ee:	0159      	lsls	r1, r3, #5
 80031f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031f4:	0150      	lsls	r0, r2, #5
 80031f6:	4602      	mov	r2, r0
 80031f8:	460b      	mov	r3, r1
 80031fa:	4621      	mov	r1, r4
 80031fc:	1a51      	subs	r1, r2, r1
 80031fe:	6139      	str	r1, [r7, #16]
 8003200:	4629      	mov	r1, r5
 8003202:	eb63 0301 	sbc.w	r3, r3, r1
 8003206:	617b      	str	r3, [r7, #20]
 8003208:	f04f 0200 	mov.w	r2, #0
 800320c:	f04f 0300 	mov.w	r3, #0
 8003210:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003214:	4659      	mov	r1, fp
 8003216:	018b      	lsls	r3, r1, #6
 8003218:	4651      	mov	r1, sl
 800321a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800321e:	4651      	mov	r1, sl
 8003220:	018a      	lsls	r2, r1, #6
 8003222:	46d4      	mov	ip, sl
 8003224:	ebb2 080c 	subs.w	r8, r2, ip
 8003228:	4659      	mov	r1, fp
 800322a:	eb63 0901 	sbc.w	r9, r3, r1
 800322e:	f04f 0200 	mov.w	r2, #0
 8003232:	f04f 0300 	mov.w	r3, #0
 8003236:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800323a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800323e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003242:	4690      	mov	r8, r2
 8003244:	4699      	mov	r9, r3
 8003246:	4623      	mov	r3, r4
 8003248:	eb18 0303 	adds.w	r3, r8, r3
 800324c:	60bb      	str	r3, [r7, #8]
 800324e:	462b      	mov	r3, r5
 8003250:	eb49 0303 	adc.w	r3, r9, r3
 8003254:	60fb      	str	r3, [r7, #12]
 8003256:	f04f 0200 	mov.w	r2, #0
 800325a:	f04f 0300 	mov.w	r3, #0
 800325e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003262:	4629      	mov	r1, r5
 8003264:	024b      	lsls	r3, r1, #9
 8003266:	4620      	mov	r0, r4
 8003268:	4629      	mov	r1, r5
 800326a:	4604      	mov	r4, r0
 800326c:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8003270:	4601      	mov	r1, r0
 8003272:	024a      	lsls	r2, r1, #9
 8003274:	4610      	mov	r0, r2
 8003276:	4619      	mov	r1, r3
 8003278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800327a:	2200      	movs	r2, #0
 800327c:	62bb      	str	r3, [r7, #40]	; 0x28
 800327e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003280:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003284:	f7fc ff7a 	bl	800017c <__aeabi_uldivmod>
 8003288:	4602      	mov	r2, r0
 800328a:	460b      	mov	r3, r1
 800328c:	4613      	mov	r3, r2
 800328e:	647b      	str	r3, [r7, #68]	; 0x44
 8003290:	e055      	b.n	800333e <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003294:	2200      	movs	r2, #0
 8003296:	623b      	str	r3, [r7, #32]
 8003298:	627a      	str	r2, [r7, #36]	; 0x24
 800329a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800329e:	4642      	mov	r2, r8
 80032a0:	464b      	mov	r3, r9
 80032a2:	f04f 0000 	mov.w	r0, #0
 80032a6:	f04f 0100 	mov.w	r1, #0
 80032aa:	0159      	lsls	r1, r3, #5
 80032ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032b0:	0150      	lsls	r0, r2, #5
 80032b2:	4602      	mov	r2, r0
 80032b4:	460b      	mov	r3, r1
 80032b6:	46c4      	mov	ip, r8
 80032b8:	ebb2 0a0c 	subs.w	sl, r2, ip
 80032bc:	4640      	mov	r0, r8
 80032be:	4649      	mov	r1, r9
 80032c0:	468c      	mov	ip, r1
 80032c2:	eb63 0b0c 	sbc.w	fp, r3, ip
 80032c6:	f04f 0200 	mov.w	r2, #0
 80032ca:	f04f 0300 	mov.w	r3, #0
 80032ce:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032d2:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032d6:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032da:	ebb2 040a 	subs.w	r4, r2, sl
 80032de:	eb63 050b 	sbc.w	r5, r3, fp
 80032e2:	f04f 0200 	mov.w	r2, #0
 80032e6:	f04f 0300 	mov.w	r3, #0
 80032ea:	00eb      	lsls	r3, r5, #3
 80032ec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032f0:	00e2      	lsls	r2, r4, #3
 80032f2:	4614      	mov	r4, r2
 80032f4:	461d      	mov	r5, r3
 80032f6:	4603      	mov	r3, r0
 80032f8:	18e3      	adds	r3, r4, r3
 80032fa:	603b      	str	r3, [r7, #0]
 80032fc:	460b      	mov	r3, r1
 80032fe:	eb45 0303 	adc.w	r3, r5, r3
 8003302:	607b      	str	r3, [r7, #4]
 8003304:	f04f 0200 	mov.w	r2, #0
 8003308:	f04f 0300 	mov.w	r3, #0
 800330c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003310:	4629      	mov	r1, r5
 8003312:	028b      	lsls	r3, r1, #10
 8003314:	4620      	mov	r0, r4
 8003316:	4629      	mov	r1, r5
 8003318:	4604      	mov	r4, r0
 800331a:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800331e:	4601      	mov	r1, r0
 8003320:	028a      	lsls	r2, r1, #10
 8003322:	4610      	mov	r0, r2
 8003324:	4619      	mov	r1, r3
 8003326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003328:	2200      	movs	r2, #0
 800332a:	61bb      	str	r3, [r7, #24]
 800332c:	61fa      	str	r2, [r7, #28]
 800332e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003332:	f7fc ff23 	bl	800017c <__aeabi_uldivmod>
 8003336:	4602      	mov	r2, r0
 8003338:	460b      	mov	r3, r1
 800333a:	4613      	mov	r3, r2
 800333c:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 800333e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003340:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003342:	e00d      	b.n	8003360 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003344:	4b09      	ldr	r3, [pc, #36]	; (800336c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	0b5b      	lsrs	r3, r3, #13
 800334a:	f003 0307 	and.w	r3, r3, #7
 800334e:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003352:	3301      	adds	r3, #1
 8003354:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800335e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003360:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8003362:	4618      	mov	r0, r3
 8003364:	3748      	adds	r7, #72	; 0x48
 8003366:	46bd      	mov	sp, r7
 8003368:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800336c:	40023800 	.word	0x40023800
 8003370:	00f42400 	.word	0x00f42400
 8003374:	007a1200 	.word	0x007a1200
 8003378:	08003738 	.word	0x08003738

0800337c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800337c:	b480      	push	{r7}
 800337e:	b087      	sub	sp, #28
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003384:	2300      	movs	r3, #0
 8003386:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003388:	4b29      	ldr	r3, [pc, #164]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d12c      	bne.n	80033ee <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003394:	4b26      	ldr	r3, [pc, #152]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003398:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d005      	beq.n	80033ac <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80033a0:	4b24      	ldr	r3, [pc, #144]	; (8003434 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80033a8:	617b      	str	r3, [r7, #20]
 80033aa:	e016      	b.n	80033da <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033ac:	4b20      	ldr	r3, [pc, #128]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80033ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b0:	4a1f      	ldr	r2, [pc, #124]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80033b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033b6:	6253      	str	r3, [r2, #36]	; 0x24
 80033b8:	4b1d      	ldr	r3, [pc, #116]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80033ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80033c4:	4b1b      	ldr	r3, [pc, #108]	; (8003434 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80033cc:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80033ce:	4b18      	ldr	r3, [pc, #96]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80033d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d2:	4a17      	ldr	r2, [pc, #92]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80033d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033d8:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80033e0:	d105      	bne.n	80033ee <RCC_SetFlashLatencyFromMSIRange+0x72>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80033e8:	d101      	bne.n	80033ee <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80033ea:	2301      	movs	r3, #1
 80033ec:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d105      	bne.n	8003400 <RCC_SetFlashLatencyFromMSIRange+0x84>
 80033f4:	4b10      	ldr	r3, [pc, #64]	; (8003438 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a0f      	ldr	r2, [pc, #60]	; (8003438 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033fa:	f043 0304 	orr.w	r3, r3, #4
 80033fe:	6013      	str	r3, [r2, #0]
 8003400:	4b0d      	ldr	r3, [pc, #52]	; (8003438 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f023 0201 	bic.w	r2, r3, #1
 8003408:	490b      	ldr	r1, [pc, #44]	; (8003438 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	4313      	orrs	r3, r2
 800340e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003410:	4b09      	ldr	r3, [pc, #36]	; (8003438 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0301 	and.w	r3, r3, #1
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	429a      	cmp	r2, r3
 800341c:	d001      	beq.n	8003422 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e000      	b.n	8003424 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	371c      	adds	r7, #28
 8003428:	46bd      	mov	sp, r7
 800342a:	bc80      	pop	{r7}
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	40023800 	.word	0x40023800
 8003434:	40007000 	.word	0x40007000
 8003438:	40023c00 	.word	0x40023c00

0800343c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0301 	and.w	r3, r3, #1
 800344c:	2b00      	cmp	r3, #0
 800344e:	d106      	bne.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 80ed 	beq.w	8003638 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 800345e:	2300      	movs	r3, #0
 8003460:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003462:	4b78      	ldr	r3, [pc, #480]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d10d      	bne.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800346e:	4b75      	ldr	r3, [pc, #468]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003472:	4a74      	ldr	r2, [pc, #464]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003474:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003478:	6253      	str	r3, [r2, #36]	; 0x24
 800347a:	4b72      	ldr	r3, [pc, #456]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800347c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003482:	60bb      	str	r3, [r7, #8]
 8003484:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003486:	2301      	movs	r3, #1
 8003488:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800348a:	4b6f      	ldr	r3, [pc, #444]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003492:	2b00      	cmp	r3, #0
 8003494:	d118      	bne.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003496:	4b6c      	ldr	r3, [pc, #432]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a6b      	ldr	r2, [pc, #428]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800349c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034a2:	f7fe faf5 	bl	8001a90 <HAL_GetTick>
 80034a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034a8:	e008      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034aa:	f7fe faf1 	bl	8001a90 <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b64      	cmp	r3, #100	; 0x64
 80034b6:	d901      	bls.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e0be      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034bc:	4b62      	ldr	r3, [pc, #392]	; (8003648 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d0f0      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80034c8:	4b5e      	ldr	r3, [pc, #376]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80034d0:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80034da:	68fa      	ldr	r2, [r7, #12]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d106      	bne.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80034e8:	68fa      	ldr	r2, [r7, #12]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d00f      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034f6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80034fa:	d108      	bne.n	800350e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80034fc:	4b51      	ldr	r3, [pc, #324]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003504:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003508:	d101      	bne.n	800350e <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e095      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800350e:	4b4d      	ldr	r3, [pc, #308]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003512:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003516:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d041      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	429a      	cmp	r2, r3
 800352a:	d005      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0301 	and.w	r3, r3, #1
 8003534:	2b00      	cmp	r3, #0
 8003536:	d10c      	bne.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003540:	68fa      	ldr	r2, [r7, #12]
 8003542:	429a      	cmp	r2, r3
 8003544:	d02d      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d027      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003552:	4b3c      	ldr	r3, [pc, #240]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003556:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800355a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800355c:	4b3b      	ldr	r3, [pc, #236]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800355e:	2201      	movs	r2, #1
 8003560:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003562:	4b3a      	ldr	r3, [pc, #232]	; (800364c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003568:	4a36      	ldr	r2, [pc, #216]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003574:	2b00      	cmp	r3, #0
 8003576:	d014      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003578:	f7fe fa8a 	bl	8001a90 <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800357e:	e00a      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003580:	f7fe fa86 	bl	8001a90 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	f241 3288 	movw	r2, #5000	; 0x1388
 800358e:	4293      	cmp	r3, r2
 8003590:	d901      	bls.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e051      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003596:	4b2b      	ldr	r3, [pc, #172]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800359a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d0ee      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d01a      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035b6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80035ba:	d10a      	bne.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80035bc:	4b21      	ldr	r3, [pc, #132]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80035cc:	491d      	ldr	r1, [pc, #116]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	600b      	str	r3, [r1, #0]
 80035d2:	4b1c      	ldr	r3, [pc, #112]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035de:	4919      	ldr	r1, [pc, #100]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d01a      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80035fc:	d10a      	bne.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 80035fe:	4b11      	ldr	r3, [pc, #68]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800360e:	490d      	ldr	r1, [pc, #52]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003610:	4313      	orrs	r3, r2
 8003612:	600b      	str	r3, [r1, #0]
 8003614:	4b0b      	ldr	r3, [pc, #44]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003616:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003620:	4908      	ldr	r1, [pc, #32]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003622:	4313      	orrs	r3, r2
 8003624:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003626:	7dfb      	ldrb	r3, [r7, #23]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d105      	bne.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800362c:	4b05      	ldr	r3, [pc, #20]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800362e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003630:	4a04      	ldr	r2, [pc, #16]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003632:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003636:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	40023800 	.word	0x40023800
 8003648:	40007000 	.word	0x40007000
 800364c:	424706dc 	.word	0x424706dc

08003650 <__libc_init_array>:
 8003650:	b570      	push	{r4, r5, r6, lr}
 8003652:	2600      	movs	r6, #0
 8003654:	4d0c      	ldr	r5, [pc, #48]	; (8003688 <__libc_init_array+0x38>)
 8003656:	4c0d      	ldr	r4, [pc, #52]	; (800368c <__libc_init_array+0x3c>)
 8003658:	1b64      	subs	r4, r4, r5
 800365a:	10a4      	asrs	r4, r4, #2
 800365c:	42a6      	cmp	r6, r4
 800365e:	d109      	bne.n	8003674 <__libc_init_array+0x24>
 8003660:	f000 f822 	bl	80036a8 <_init>
 8003664:	2600      	movs	r6, #0
 8003666:	4d0a      	ldr	r5, [pc, #40]	; (8003690 <__libc_init_array+0x40>)
 8003668:	4c0a      	ldr	r4, [pc, #40]	; (8003694 <__libc_init_array+0x44>)
 800366a:	1b64      	subs	r4, r4, r5
 800366c:	10a4      	asrs	r4, r4, #2
 800366e:	42a6      	cmp	r6, r4
 8003670:	d105      	bne.n	800367e <__libc_init_array+0x2e>
 8003672:	bd70      	pop	{r4, r5, r6, pc}
 8003674:	f855 3b04 	ldr.w	r3, [r5], #4
 8003678:	4798      	blx	r3
 800367a:	3601      	adds	r6, #1
 800367c:	e7ee      	b.n	800365c <__libc_init_array+0xc>
 800367e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003682:	4798      	blx	r3
 8003684:	3601      	adds	r6, #1
 8003686:	e7f2      	b.n	800366e <__libc_init_array+0x1e>
 8003688:	0800375c 	.word	0x0800375c
 800368c:	0800375c 	.word	0x0800375c
 8003690:	0800375c 	.word	0x0800375c
 8003694:	08003760 	.word	0x08003760

08003698 <memset>:
 8003698:	4603      	mov	r3, r0
 800369a:	4402      	add	r2, r0
 800369c:	4293      	cmp	r3, r2
 800369e:	d100      	bne.n	80036a2 <memset+0xa>
 80036a0:	4770      	bx	lr
 80036a2:	f803 1b01 	strb.w	r1, [r3], #1
 80036a6:	e7f9      	b.n	800369c <memset+0x4>

080036a8 <_init>:
 80036a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036aa:	bf00      	nop
 80036ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ae:	bc08      	pop	{r3}
 80036b0:	469e      	mov	lr, r3
 80036b2:	4770      	bx	lr

080036b4 <_fini>:
 80036b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036b6:	bf00      	nop
 80036b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ba:	bc08      	pop	{r3}
 80036bc:	469e      	mov	lr, r3
 80036be:	4770      	bx	lr
