                global sim_cfg_spd
                #global sim_high_acc        
		global trace_through_outputs 
		global trace_through_inputs 
		global timing_save_pin_arrival_and_transition 
		global timing_analysis_coverage 
		#global timing_analysis_coverage_fanin  
		global topo_clock_gate_allow_reconvergent_clocks 
		global topo_clock_gate_timing_resolution 
		global topo_check_clock_network 
		global topo_check_transistor_direction 
		global topo_clock_gate_strict_checking 
		global topo_check_storage_node 
		global topo_clock_propagation_strict_logic_check 
                global sim_cfg_miller_effect
                global sim_miller_use_active_load 
                global sim_miller_use_active_load_min 
                global sim_miller_direction_check 
		global sim_miller_use_extended_load 
                global sim_miller_active_load_enable_fanout_limit  
		global si_move_miller_caps_into_fets 
		global si_suppress_use_of_resistance_in_move_miller_caps 
		global sim_miller_rail_short_detection 
		global sim_miller_limit_for_decoders 
                #global sim_miller_effort_level 
                global tech_charge_step_scale_factor
                global tech_match_length_pct
                global tech_match_param_pct
                global tech_match_width_pct
                global mos_enable_lod 
                global mos_enable_wpe 
		global tech_use_current_based_vth_analysis 
                global timing_enable_mux_xor_pessimism_removal 
                global trace_disable_switching_net_logic_check 
                global timing_extended_sidebranch_analysis_level
		global sim_side_transistor_pin_load_model
                global rc_reduction_max_net_delta_delay 
                global rc_reduction_min_net_delta_delay 
                global parasitics_min_capacitance 
		global sim_cfg_min_rdiff    
                global set_enable_input_spf_skew 
		global timing_enable_skewed_mis_precharge_clock 
                global timing_enable_skewed_mis_precharge_clock
                global timing_multi_input_exit_reevaluated_nets 
                global timing_multi_input_exit_reevaluated_nets_pct  
                global timing_multi_input_max_iteration 
                global timing_multi_input_overlap_tolerance
                global si_aggressive_filtering_per_aggr 
                global si_aggressive_filtering_total 
                global si_aggressor_transition_default_fall 
                global si_aggressor_transition_default_rise
                global si_enable_aggressor_logic_pessimism_reduction 
                global si_enable_first_iteration_pessimism_reduction 
                global si_exclusion_cap_factor_max 
                global si_exclusion_cap_factor_min 
                global si_filter_per_aggr_to_average_aggr_xcap_ratio 
                global si_filter_per_aggr_xcap 
                global si_filter_per_aggr_xcap_to_gcap_ratio 
                global si_filter_total_aggr_xcap 
                global si_filter_total_aggr_xcap_to_gcap_ratio 
                global si_timing_window_overlap_tolerance
                global si_xtalk_delay_analysis_mode 
                global si_xtalk_exit_on_coupled_reevaluated_nets_pct  
                global si_xtalk_exit_on_max_delta_delay  
                global si_xtalk_exit_on_max_iteration_count  
                global si_xtalk_exit_on_min_delta_delay  
                global si_xtalk_exit_on_number_of_reevaluated_nets  
		global dcs_enable_detailed_path_reporting 
		global dcs_enable_detailed_path_reporting_complete  
		global dcs_enable_internal_coupling_caps  
		global dcs_enable_network_reduction
		global dcs_enable_si_analysis  
		global dcs_enable_si_analysis_first_iteration_only 
		global dcs_number_of_cycles 
		global dcs_simulator       
		global trace_transparent_loop_checking 
		global trace_transparent_inverting_loops 
		global pbsa_allow_reconvergent_common_net 
		global pbsa_common_net_use_same_direction_delays 
		global pbsa_differential_switching_direction  
		global pbsa_enable_chained_generated_clocks  
		global pbsa_include_common_si_deltas 
		global pbsa_min_threshold   
		global pbsa_same_common_switching_direction 
		global pbsa_same_edge_reconvergence_only  
		global pbsa_same_edge_zero_cycle_reconvergence_only 
		global model_generate_pocv_lvf  
		global tech_pocv_match_length_pct  
		global tech_pocv_match_voltage_pct  
		global timing_pocv_gate_delay_only  
		global timing_pocv_sigma    
		global timing_pocv_sigma_min 
