{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771203075579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771203075579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 15 16:51:15 2026 " "Processing started: Sun Feb 15 16:51:15 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771203075579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771203075579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DP1 -c DP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DP1 -c DP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771203075579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771203075671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771203075671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/RCAN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/RCAN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCAN-Baseline " "Found design unit 1: RCAN-Baseline" {  } { { "SourceCode/RCAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/RCAN.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079894 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCAN " "Found entity 1: RCAN" {  } { { "SourceCode/RCAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/RCAN.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771203079894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/CSAN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/CSAN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSAN-LogicFuncCSAN " "Found design unit 1: CSAN-LogicFuncCSAN" {  } { { "SourceCode/CSAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079894 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSAN " "Found entity 1: CSAN" {  } { { "SourceCode/CSAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771203079894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/Mux2cNb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/Mux2cNb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2cNb-LogicFuncMux2cNb " "Found design unit 1: Mux2cNb-LogicFuncMux2cNb" {  } { { "SourceCode/Mux2cNb.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Mux2cNb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079895 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2cNb " "Found entity 1: Mux2cNb" {  } { { "SourceCode/Mux2cNb.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Mux2cNb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771203079895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/Mux2c1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/Mux2c1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2c1b-LogicFunc " "Found design unit 1: Mux2c1b-LogicFunc" {  } { { "SourceCode/Mux2c1b.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Mux2c1b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079895 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2c1b " "Found entity 1: Mux2c1b" {  } { { "SourceCode/Mux2c1b.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Mux2c1b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771203079895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/FullAddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/FullAddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAddr-behavioural " "Found design unit 1: FullAddr-behavioural" {  } { { "SourceCode/FullAddr.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/FullAddr.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079895 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAddr " "Found entity 1: FullAddr" {  } { { "SourceCode/FullAddr.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/FullAddr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771203079895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/FA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/FA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-LogicFuncFA " "Found design unit 1: FA-LogicFuncFA" {  } { { "SourceCode/FA.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/FA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079895 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "SourceCode/FA.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/FA.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771203079895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/Utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file SourceCode/Utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Utils " "Found design unit 1: Utils" {  } { { "SourceCode/Utils.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Utils.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Utils-body " "Found design unit 2: Utils-body" {  } { { "SourceCode/Utils.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Utils.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771203079895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771203079895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RCAN " "Elaborating entity \"RCAN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771203079914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FullAddr FullAddr:U0 A:behavioural " "Elaborating entity \"FullAddr\" using architecture \"A:behavioural\" for hierarchy \"FullAddr:U0\"" {  } { { "SourceCode/RCAN.vhd" "U0" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/RCAN.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771203079921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1771203080282 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771203080457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771203080457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "328 " "Implemented 328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "129 " "Implemented 129 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771203080475 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771203080475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Implemented 133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1771203080475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771203080475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771203080479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 15 16:51:20 2026 " "Processing ended: Sun Feb 15 16:51:20 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771203080479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771203080479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771203080479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771203080479 ""}
